# Copyright (c) 2024 RapidStream Design Automation, Inc. and contributors.  All rights reserved.
# The contributor(s) of this file has/have agreed to the RapidStream Contributor License Agreement.

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jul 11 15:09:46 2024
| Host         : inglewood running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3146
+-----------+----------+---------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                         | Violations |
+-----------+----------+---------------------------------------------------------------------+------------+
| DPIP-2    | Warning  | Input pipelining                                                    | 832        |
| DPOP-3    | Warning  | PREG Output pipelining                                              | 624        |
| DPOP-4    | Warning  | MREG Output pipelining                                              | 624        |
| PDCN-1569 | Warning  | LUT equation term check                                             | 3          |
| REQP-1858 | Warning  | RAMB36E2_writefirst_collision_advisory                              | 22         |
| RTSTAT-10 | Warning  | No routable loads                                                   | 1          |
| AVAL-155  | Advisory | enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 832        |
| AVAL-156  | Advisory | enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND    | 208        |
+-----------+----------+---------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#10 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#11 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#12 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#13 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#14 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#15 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#16 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#17 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#18 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#19 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#20 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#21 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#22 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#23 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#24 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#25 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#26 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#27 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#28 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#29 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#30 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#31 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#32 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#33 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#34 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#35 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#36 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#37 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#38 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#39 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#40 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#41 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#42 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#43 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#44 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#45 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#46 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#47 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#48 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#49 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#50 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#51 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#52 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#53 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#54 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#55 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#56 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#57 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#58 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#59 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#60 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#61 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#62 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#63 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#64 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#65 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#66 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#67 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#68 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#69 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#70 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#71 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#72 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#73 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#74 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#75 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#76 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#77 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#78 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#79 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#80 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#81 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#82 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#83 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#84 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#85 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#86 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#87 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#88 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#89 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#90 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#91 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#92 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#93 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#94 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#95 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#96 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#97 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#98 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#99 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#100 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#101 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#102 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#103 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#104 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#105 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#106 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#107 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#108 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#109 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#110 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#111 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#112 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#113 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#114 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#115 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#116 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#117 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#118 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#119 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#120 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#121 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#122 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#123 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#124 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#125 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#126 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#127 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#128 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#129 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#130 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#131 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#132 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#133 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#134 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#135 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#136 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#137 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#138 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#139 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#140 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#141 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#142 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#143 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#144 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#145 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#146 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#147 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#148 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#149 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#150 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#151 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#152 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#153 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#154 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#155 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#156 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#157 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#158 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#159 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#160 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#161 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#162 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#163 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#164 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#165 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#166 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#167 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#168 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#169 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#170 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#171 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#172 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#173 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#174 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#175 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#176 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#177 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#178 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#179 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#180 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#181 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#182 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#183 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#184 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#185 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#186 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#187 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#188 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#189 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#190 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#191 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#192 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#193 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#194 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#195 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#196 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#197 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#198 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#199 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#200 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#201 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#202 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#203 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#204 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#205 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#206 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#207 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#208 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#209 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#210 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#211 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#212 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#213 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#214 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#215 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#216 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#217 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#218 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#219 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#220 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#221 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#222 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#223 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#224 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#225 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#226 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#227 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#228 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#229 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#230 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#231 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#232 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#233 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#234 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#235 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#236 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#237 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#238 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#239 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#240 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#241 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#242 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#243 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#244 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#245 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#246 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#247 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#248 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#249 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#250 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#251 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#252 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#253 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#254 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#255 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#256 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#257 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#258 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#259 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#260 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#261 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#262 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#263 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#264 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#265 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#266 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#267 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#268 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#269 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#270 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#271 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#272 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#273 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#274 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#275 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#276 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#277 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#278 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#279 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#280 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#281 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#282 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#283 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#284 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#285 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#286 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#287 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#288 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#289 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#290 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#291 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#292 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#293 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#294 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#295 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#296 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#297 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#298 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#299 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#300 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#301 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#302 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#303 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#304 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#305 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#306 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#307 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#308 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#309 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#310 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#311 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#312 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#313 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#314 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#315 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#316 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#317 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#318 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#319 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#320 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#321 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#322 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#323 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#324 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#325 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#326 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#327 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#328 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#329 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#330 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#331 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#332 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#333 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#334 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#335 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#336 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#337 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#338 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#339 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#340 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#341 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#342 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#343 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#344 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#345 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#346 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#347 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#348 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#349 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#350 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#351 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#352 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#353 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#354 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#355 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#356 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#357 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#358 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#359 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#360 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#361 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#362 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#363 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#364 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#365 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#366 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#367 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#368 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#369 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#370 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#371 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#372 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#373 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#374 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#375 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#376 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#377 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#378 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#379 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#380 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#381 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#382 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#383 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#384 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#385 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#386 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#387 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#388 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#389 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#390 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#391 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#392 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#393 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#394 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#395 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#396 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#397 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#398 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#399 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#400 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#401 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#402 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#403 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#404 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#405 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#406 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#407 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#408 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#409 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#410 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#411 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#412 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#413 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#414 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#415 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#416 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#417 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#418 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#419 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#420 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#421 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#422 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#423 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#424 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#425 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#426 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#427 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#428 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#429 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#430 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#431 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#432 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#433 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#434 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#435 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#436 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#437 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#438 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#439 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#440 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#441 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#442 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#443 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#444 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#445 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#446 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#447 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#448 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#449 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#450 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#451 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#452 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#453 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#454 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#455 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#456 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#457 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#458 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#459 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#460 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#461 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#462 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#463 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#464 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#465 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#466 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#467 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#468 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#469 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#470 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#471 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#472 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#473 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#474 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#475 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#476 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#477 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#478 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#479 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#480 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#481 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#482 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#483 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#484 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#485 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#486 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#487 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#488 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#489 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#490 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#491 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#492 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#493 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#494 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#495 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#496 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#497 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#498 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#499 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#500 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#501 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#502 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#503 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#504 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#505 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#506 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#507 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#508 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#509 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#510 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#511 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#512 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#513 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#514 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#515 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#516 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#517 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#518 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#519 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#520 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#521 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#522 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#523 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#524 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#525 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#526 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#527 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#528 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#529 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#530 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#531 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#532 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#533 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#534 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#535 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#536 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#537 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#538 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#539 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#540 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#541 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#542 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#543 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#544 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#545 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#546 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#547 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#548 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#549 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#550 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#551 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#552 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#553 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#554 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#555 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#556 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#557 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#558 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#559 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#560 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#561 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#562 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#563 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#564 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#565 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#566 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#567 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#568 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#569 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#570 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#571 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#572 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#573 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#574 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#575 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#576 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#577 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#578 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#579 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#580 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#581 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#582 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#583 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#584 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#585 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#586 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#587 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#588 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#589 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#590 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#591 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#592 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#593 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#594 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#595 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#596 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#597 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#598 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#599 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#600 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#601 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#602 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#603 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#604 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#605 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#606 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#607 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#608 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#609 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#610 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#611 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#612 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#613 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#614 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#615 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#616 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#617 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#618 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#619 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#620 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#621 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#622 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#623 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#624 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#625 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#626 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#627 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#628 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#629 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#630 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#631 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#632 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#633 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#634 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#635 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#636 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#637 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#638 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#639 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#640 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#641 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#642 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#643 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#644 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#645 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#646 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#647 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#648 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#649 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#650 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#651 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#652 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#653 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#654 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#655 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#656 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#657 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#658 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#659 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#660 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#661 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#662 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#663 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#664 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#665 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#666 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#667 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#668 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#669 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#670 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#671 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#672 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#673 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#674 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#675 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#676 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#677 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#678 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#679 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#680 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#681 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#682 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#683 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#684 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#685 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#686 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#687 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#688 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#689 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#690 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#691 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#692 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#693 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#694 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#695 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#696 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#697 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#698 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#699 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#700 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#701 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#702 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#703 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#704 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#705 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#706 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#707 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#708 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#709 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#710 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#711 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#712 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#713 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#714 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#715 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#716 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#717 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#718 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#719 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#720 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#721 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#722 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#723 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#724 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#725 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#726 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#727 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#728 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#729 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#730 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#731 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#732 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#733 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#734 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#735 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#736 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#737 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#738 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#739 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#740 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#741 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#742 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#743 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#744 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#745 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#746 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#747 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#748 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#749 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#750 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#751 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#752 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#753 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#754 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#755 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#756 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#757 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#758 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#759 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#760 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#761 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#762 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#763 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#764 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#765 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#766 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#767 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#768 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#769 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#770 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#771 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#772 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#773 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#774 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#775 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#776 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#777 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#778 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#779 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#780 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#781 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#782 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#783 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#784 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#785 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#786 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#787 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#788 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#789 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#790 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#791 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#792 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#793 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#794 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#795 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#796 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#797 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#798 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#799 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#800 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#801 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#802 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#803 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#804 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#805 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#806 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#807 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#808 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#809 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#810 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#811 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#812 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#813 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#814 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#815 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#816 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#817 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#818 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#819 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#820 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#821 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#822 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#823 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#824 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#825 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#826 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#827 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#828 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#829 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#830 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#831 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#832 Warning
Input pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-3#1 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#2 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#3 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#4 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#5 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#6 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#7 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#8 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#9 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#10 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#11 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#12 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#13 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#14 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#15 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#16 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#17 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#18 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#19 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#20 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#21 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#22 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#23 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#24 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#25 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#26 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#27 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#28 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#29 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#30 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#31 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#32 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#33 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#34 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#35 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#36 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#37 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#38 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#39 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#40 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#41 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#42 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#43 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#44 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#45 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#46 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#47 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#48 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#49 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#50 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#51 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#52 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#53 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#54 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#55 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#56 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#57 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#58 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#59 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#60 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#61 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#62 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#63 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#64 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#65 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#66 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#67 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#68 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#69 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#70 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#71 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#72 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#73 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#74 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#75 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#76 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#77 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#78 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#79 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#80 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#81 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#82 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#83 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#84 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#85 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#86 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#87 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#88 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#89 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#90 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#91 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#92 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#93 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#94 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#95 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#96 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#97 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#98 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#99 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#100 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#101 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#102 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#103 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#104 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#105 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#106 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#107 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#108 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#109 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#110 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#111 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#112 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#113 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#114 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#115 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#116 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#117 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#118 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#119 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#120 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#121 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#122 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#123 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#124 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#125 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#126 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#127 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#128 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#129 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#130 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#131 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#132 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#133 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#134 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#135 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#136 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#137 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#138 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#139 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#140 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#141 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#142 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#143 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#144 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#145 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#146 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#147 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#148 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#149 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#150 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#151 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#152 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#153 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#154 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#155 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#156 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#157 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#158 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#159 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#160 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#161 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#162 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#163 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#164 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#165 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#166 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#167 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#168 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#169 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#170 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#171 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#172 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#173 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#174 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#175 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#176 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#177 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#178 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#179 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#180 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#181 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#182 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#183 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#184 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#185 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#186 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#187 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#188 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#189 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#190 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#191 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#192 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#193 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#194 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#195 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#196 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#197 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#198 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#199 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#200 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#201 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#202 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#203 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#204 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#205 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#206 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#207 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#208 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#209 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#210 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#211 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#212 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#213 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#214 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#215 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#216 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#217 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#218 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#219 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#220 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#221 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#222 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#223 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#224 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#225 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#226 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#227 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#228 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#229 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#230 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#231 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#232 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#233 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#234 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#235 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#236 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#237 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#238 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#239 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#240 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#241 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#242 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#243 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#244 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#245 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#246 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#247 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#248 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#249 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#250 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#251 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#252 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#253 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#254 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#255 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#256 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#257 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#258 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#259 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#260 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#261 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#262 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#263 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#264 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#265 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#266 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#267 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#268 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#269 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#270 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#271 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#272 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#273 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#274 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#275 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#276 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#277 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#278 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#279 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#280 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#281 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#282 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#283 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#284 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#285 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#286 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#287 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#288 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#289 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#290 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#291 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#292 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#293 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#294 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#295 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#296 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#297 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#298 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#299 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#300 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#301 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#302 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#303 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#304 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#305 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#306 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#307 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#308 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#309 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#310 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#311 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#312 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#313 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#314 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#315 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#316 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#317 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#318 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#319 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#320 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#321 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#322 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#323 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#324 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#325 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#326 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#327 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#328 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#329 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#330 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#331 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#332 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#333 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#334 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#335 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#336 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#337 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#338 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#339 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#340 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#341 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#342 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#343 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#344 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#345 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#346 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#347 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#348 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#349 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#350 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#351 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#352 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#353 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#354 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#355 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#356 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#357 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#358 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#359 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#360 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#361 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#362 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#363 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#364 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#365 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#366 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#367 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#368 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#369 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#370 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#371 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#372 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#373 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#374 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#375 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#376 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#377 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#378 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#379 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#380 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#381 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#382 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#383 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#384 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#385 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#386 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#387 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#388 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#389 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#390 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#391 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#392 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#393 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#394 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#395 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#396 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#397 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#398 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#399 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#400 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#401 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#402 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#403 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#404 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#405 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#406 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#407 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#408 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#409 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#410 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#411 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#412 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#413 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#414 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#415 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#416 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#417 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#418 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#419 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#420 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#421 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#422 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#423 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#424 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#425 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#426 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#427 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#428 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#429 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#430 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#431 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#432 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#433 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#434 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#435 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#436 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#437 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#438 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#439 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#440 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#441 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#442 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#443 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#444 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#445 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#446 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#447 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#448 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#449 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#450 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#451 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#452 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#453 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#454 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#455 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#456 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#457 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#458 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#459 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#460 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#461 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#462 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#463 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#464 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#465 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#466 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#467 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#468 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#469 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#470 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#471 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#472 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#473 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#474 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#475 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#476 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#477 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#478 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#479 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#480 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#481 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#482 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#483 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#484 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#485 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#486 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#487 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#488 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#489 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#490 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#491 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#492 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#493 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#494 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#495 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#496 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#497 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#498 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#499 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#500 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#501 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#502 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#503 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#504 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#505 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#506 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#507 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#508 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#509 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#510 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#511 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#512 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#513 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#514 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#515 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#516 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#517 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#518 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#519 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#520 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#521 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#522 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#523 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#524 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#525 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#526 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#527 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#528 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#529 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#530 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#531 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#532 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#533 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#534 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#535 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#536 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#537 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#538 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#539 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#540 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#541 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#542 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#543 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#544 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#545 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#546 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#547 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#548 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#549 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#550 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#551 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#552 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#553 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#554 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#555 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#556 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#557 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#558 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#559 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#560 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#561 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#562 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#563 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#564 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#565 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#566 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#567 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#568 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#569 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#570 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#571 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#572 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#573 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#574 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#575 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#576 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#577 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#578 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#579 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#580 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#581 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#582 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#583 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#584 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#585 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#586 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#587 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#588 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#589 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#590 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#591 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#592 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#593 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#594 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#595 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#596 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#597 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#598 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#599 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#600 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#601 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#602 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#603 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#604 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#605 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#606 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#607 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#608 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#609 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#610 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#611 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#612 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#613 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#614 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#615 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#616 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#617 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#618 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#619 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#620 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#621 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#622 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#623 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#624 Warning
PREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-4#1 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#2 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#3 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#4 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#5 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#6 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#7 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#8 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#9 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#10 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#11 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#12 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#13 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#14 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#15 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#16 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#17 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#18 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#19 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#20 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#21 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#22 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#23 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#24 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#25 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#26 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#27 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#28 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#29 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#30 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#31 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#32 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#33 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#34 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#35 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#36 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#37 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#38 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#39 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#40 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#41 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#42 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#43 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#44 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#45 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#46 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#47 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#48 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#49 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#50 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#51 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#52 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#53 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#54 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#55 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#56 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#57 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#58 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#59 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#60 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#61 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#62 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#63 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#64 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#65 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#66 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#67 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#68 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#69 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#70 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#71 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#72 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#73 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#74 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#75 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#76 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#77 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#78 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#79 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#80 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#81 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#82 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#83 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#84 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#85 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#86 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#87 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#88 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#89 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#90 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#91 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#92 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#93 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#94 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#95 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#96 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#97 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#98 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#99 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#100 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#101 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#102 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#103 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#104 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#105 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#106 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#107 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#108 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#109 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#110 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#111 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#112 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#113 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#114 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#115 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#116 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#117 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#118 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#119 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#120 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#121 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#122 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#123 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#124 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#125 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#126 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#127 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#128 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#129 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#130 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#131 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#132 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#133 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#134 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#135 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#136 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#137 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#138 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#139 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#140 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#141 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#142 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#143 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#144 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#145 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#146 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#147 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#148 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#149 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#150 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#151 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#152 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#153 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#154 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#155 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#156 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#157 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#158 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#159 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#160 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#161 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#162 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#163 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#164 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#165 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#166 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#167 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#168 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#169 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#170 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#171 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#172 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#173 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#174 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#175 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#176 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#177 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#178 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#179 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#180 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#181 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#182 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#183 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#184 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#185 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#186 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#187 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#188 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#189 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#190 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#191 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#192 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#193 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#194 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#195 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#196 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#197 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#198 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#199 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#200 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#201 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#202 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#203 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#204 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#205 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#206 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#207 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#208 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#209 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#210 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#211 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#212 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#213 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#214 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#215 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#216 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#217 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#218 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#219 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#220 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#221 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#222 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#223 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#224 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#225 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#226 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#227 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#228 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#229 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#230 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#231 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#232 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#233 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#234 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#235 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#236 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#237 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#238 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#239 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#240 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#241 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#242 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#243 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#244 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#245 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#246 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#247 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#248 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#249 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#250 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#251 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#252 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#253 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#254 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#255 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#256 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#257 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#258 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#259 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#260 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#261 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#262 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#263 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#264 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#265 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#266 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#267 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#268 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#269 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#270 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#271 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#272 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#273 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#274 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#275 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#276 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#277 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#278 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#279 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#280 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#281 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#282 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#283 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#284 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#285 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#286 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#287 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#288 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#289 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#290 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#291 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#292 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#293 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#294 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#295 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#296 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#297 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#298 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#299 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#300 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#301 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#302 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#303 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#304 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#305 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#306 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#307 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#308 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#309 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#310 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#311 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#312 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#313 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#314 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#315 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#316 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#317 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#318 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#319 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#320 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#321 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#322 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#323 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#324 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#325 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#326 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#327 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#328 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#329 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#330 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#331 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#332 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#333 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#334 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#335 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#336 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#337 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#338 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#339 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#340 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#341 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#342 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#343 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#344 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#345 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#346 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#347 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#348 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#349 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#350 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#351 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#352 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#353 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#354 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#355 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#356 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#357 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#358 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#359 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#360 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#361 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#362 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#363 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#364 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#365 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#366 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#367 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#368 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#369 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#370 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#371 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#372 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#373 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#374 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#375 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#376 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#377 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#378 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#379 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#380 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#381 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#382 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#383 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#384 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#385 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#386 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#387 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#388 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#389 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#390 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#391 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#392 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#393 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#394 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#395 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#396 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#397 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#398 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#399 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#400 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#401 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#402 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#403 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#404 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#405 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#406 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#407 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#408 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#409 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#410 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#411 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#412 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#413 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#414 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#415 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#416 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#417 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#418 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#419 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#420 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#421 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#422 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#423 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#424 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#425 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#426 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#427 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#428 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#429 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#430 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#431 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#432 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#433 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#434 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#435 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#436 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#437 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#438 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#439 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#440 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#441 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#442 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#443 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#444 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#445 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#446 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#447 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#448 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#449 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#450 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#451 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#452 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#453 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#454 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#455 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#456 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#457 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#458 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#459 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#460 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#461 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#462 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#463 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#464 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#465 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#466 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#467 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#468 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#469 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#470 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#471 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#472 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#473 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#474 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#475 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#476 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#477 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#478 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#479 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#480 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#481 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#482 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#483 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#484 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#485 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#486 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#487 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#488 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#489 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#490 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#491 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#492 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#493 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#494 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#495 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#496 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#497 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#498 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#499 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#500 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#501 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#502 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#503 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#504 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#505 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#506 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#507 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#508 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#509 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#510 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#511 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#512 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#513 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#514 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#515 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#516 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#517 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#518 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#519 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#520 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#521 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#522 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#523 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#524 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#525 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#526 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#527 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#528 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#529 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#530 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#531 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#532 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#533 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#534 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#535 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#536 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#537 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#538 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#539 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#540 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#541 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#542 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#543 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#544 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#545 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#546 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#547 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#548 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#549 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#550 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#551 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#552 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#553 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#554 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#555 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#556 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#557 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#558 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#559 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#560 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#561 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#562 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#563 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#564 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#565 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#566 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#567 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#568 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#569 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#570 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#571 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#572 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#573 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#574 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#575 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#576 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#577 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#578 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#579 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#580 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#581 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#582 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#583 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#584 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#585 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#586 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#587 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#588 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#589 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#590 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#591 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#592 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#593 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#594 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#595 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#596 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#597 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#598 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#599 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#600 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#601 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#602 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#603 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#604 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#605 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#606 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#607 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#608 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#609 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#610 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#611 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#612 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#613 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#614 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#615 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#616 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#617 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#618 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#619 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#620 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#621 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#622 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#623 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#624 Warning
MREG Output pipelining
DSP design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check
Used physical LUT pin 'A2' of cell design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check
Used physical LUT pin 'A2' of cell design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check
Used physical LUT pin 'A3' of cell design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

REQP-1858#1 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#2 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#3 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#4 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#5 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#6 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#7 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#8 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#9 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#10 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#11 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#12 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#13 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#14 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#15 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#16 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#17 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#18 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#19 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#20 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#21 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1858#22 Warning
RAMB36E2_writefirst_collision_advisory
Synchronous clocking is detected for BRAM (design_1_i/xdma_0/inst/pcie4c_ip_i/inst/design_1_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads
112 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/xdma_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/xdma_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
design_1_i/xdma_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/xdma_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/xdma_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
design_1_i/xdma_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/xdma_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
design_1_i/xdma_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/xdma_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0]
 (the first 15 of 48 listed).
Related violations: <none>

AVAL-155#1 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#2 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#3 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#4 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#5 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#6 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#7 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#8 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#9 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#10 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#11 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#12 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#13 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#14 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#15 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#16 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#17 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#18 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#19 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#20 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#21 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#22 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#23 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#24 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#25 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#26 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#27 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#28 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#29 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#30 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#31 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#32 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#33 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#34 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#35 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#36 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#37 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#38 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#39 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#40 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#41 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#42 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#43 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#44 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#45 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#46 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#47 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#48 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#49 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#50 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#51 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#52 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#53 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#54 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#55 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#56 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#57 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#58 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#59 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#60 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#61 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#62 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#63 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#64 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#65 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#66 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#67 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#68 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#69 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#70 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#71 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#72 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#73 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#74 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#75 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#76 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#77 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#78 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#79 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#80 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#81 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#82 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#83 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#84 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#85 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#86 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#87 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#88 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#89 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#90 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#91 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#92 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#93 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#94 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#95 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#96 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#97 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#98 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#99 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#100 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#101 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#102 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#103 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#104 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#105 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#106 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#107 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#108 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#109 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#110 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#111 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#112 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#113 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#114 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#115 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#116 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#117 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#118 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#119 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#120 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#121 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#122 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#123 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#124 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#125 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#126 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#127 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#128 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#129 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#130 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#131 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#132 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#133 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#134 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#135 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#136 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#137 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#138 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#139 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#140 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#141 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#142 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#143 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#144 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#145 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#146 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#147 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#148 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#149 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#150 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#151 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#152 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#153 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#154 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#155 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#156 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#157 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#158 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#159 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#160 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#161 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#162 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#163 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#164 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#165 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#166 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#167 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#168 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#169 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#170 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#171 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#172 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#173 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#174 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#175 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#176 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#177 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#178 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#179 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#180 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#181 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#182 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#183 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#184 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#185 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#186 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#187 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#188 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#189 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#190 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#191 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#192 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#193 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#194 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#195 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#196 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#197 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#198 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#199 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#200 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#201 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#202 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#203 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#204 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#205 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#206 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#207 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#208 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#209 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#210 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#211 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#212 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#213 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#214 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#215 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#216 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#217 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#218 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#219 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#220 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#221 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#222 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#223 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#224 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#225 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#226 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#227 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#228 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#229 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#230 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#231 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#232 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#233 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#234 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#235 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#236 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#237 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#238 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#239 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#240 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#241 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#242 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#243 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#244 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#245 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#246 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#247 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#248 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#249 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#250 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#251 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#252 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#253 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#254 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#255 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#256 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#257 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#258 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#259 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#260 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#261 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#262 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#263 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#264 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#265 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#266 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#267 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#268 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#269 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#270 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#271 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#272 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#273 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#274 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#275 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#276 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#277 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#278 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#279 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#280 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#281 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#282 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#283 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#284 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#285 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#286 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#287 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#288 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#289 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#290 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#291 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#292 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#293 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#294 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#295 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#296 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#297 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#298 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#299 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#300 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#301 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#302 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#303 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#304 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#305 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#306 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#307 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#308 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#309 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#310 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#311 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#312 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#313 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#314 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#315 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#316 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#317 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#318 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#319 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#320 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#321 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#322 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#323 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#324 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#325 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#326 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#327 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#328 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#329 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#330 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#331 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#332 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#333 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#334 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#335 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#336 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#337 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#338 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#339 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#340 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#341 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#342 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#343 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#344 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#345 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#346 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#347 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#348 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#349 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#350 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#351 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#352 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#353 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#354 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#355 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#356 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#357 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#358 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#359 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#360 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#361 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#362 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#363 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#364 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#365 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#366 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#367 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#368 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#369 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#370 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#371 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#372 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#373 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#374 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#375 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#376 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#377 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#378 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#379 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#380 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#381 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#382 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#383 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#384 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#385 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#386 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#387 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#388 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#389 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#390 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#391 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#392 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#393 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#394 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#395 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#396 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#397 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#398 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#399 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#400 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#401 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#402 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#403 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#404 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#405 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#406 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#407 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#408 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#409 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#410 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#411 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#412 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#413 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#414 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#415 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#416 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#417 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#418 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#419 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#420 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#421 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#422 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#423 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#424 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#425 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#426 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#427 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#428 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#429 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#430 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#431 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#432 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#433 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#434 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#435 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#436 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#437 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#438 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#439 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#440 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#441 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#442 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#443 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#444 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#445 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#446 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#447 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#448 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#449 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#450 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#451 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#452 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#453 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#454 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#455 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#456 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#457 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#458 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#459 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#460 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#461 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#462 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#463 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#464 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#465 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#466 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#467 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#468 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#469 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#470 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#471 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#472 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#473 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#474 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#475 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#476 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#477 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#478 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#479 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#480 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#481 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#482 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#483 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#484 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#485 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#486 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#487 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#488 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#489 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#490 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#491 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#492 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#493 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#494 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#495 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#496 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#497 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#498 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#499 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#500 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#501 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#502 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#503 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#504 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#505 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#506 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#507 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#508 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#509 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#510 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#511 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#512 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#513 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#514 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#515 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#516 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#517 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#518 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#519 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#520 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#521 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#522 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#523 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#524 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#525 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#526 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#527 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#528 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#529 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#530 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#531 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#532 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#533 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#534 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#535 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#536 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#537 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#538 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#539 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#540 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#541 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#542 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#543 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#544 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#545 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#546 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#547 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#548 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#549 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#550 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#551 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#552 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#553 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#554 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#555 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#556 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#557 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#558 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#559 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#560 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#561 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#562 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#563 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#564 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#565 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#566 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#567 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#568 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#569 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#570 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#571 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#572 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#573 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#574 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#575 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#576 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#577 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#578 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#579 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#580 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#581 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#582 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#583 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#584 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#585 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#586 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#587 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#588 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#589 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#590 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#591 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#592 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#593 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#594 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#595 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#596 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#597 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#598 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#599 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#600 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#601 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#602 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#603 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#604 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#605 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#606 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#607 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#608 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#609 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#610 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#611 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#612 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#613 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#614 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#615 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#616 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#617 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#618 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#619 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#620 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#621 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#622 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#623 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#624 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#625 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#626 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#627 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#628 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#629 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#630 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#631 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#632 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#633 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#634 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#635 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#636 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#637 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#638 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#639 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#640 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#641 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#642 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#643 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#644 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#645 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#646 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#647 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#648 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#649 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#650 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#651 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#652 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#653 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#654 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#655 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#656 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#657 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#658 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#659 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#660 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#661 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#662 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#663 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#664 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#665 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#666 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#667 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#668 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#669 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#670 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#671 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#672 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#673 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#674 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#675 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#676 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#677 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#678 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#679 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#680 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#681 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#682 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#683 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#684 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#685 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#686 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#687 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#688 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#689 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#690 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#691 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#692 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#693 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#694 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#695 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#696 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#697 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#698 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#699 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#700 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#701 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#702 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#703 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#704 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#705 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#706 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#707 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#708 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#709 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#710 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#711 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#712 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#713 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#714 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#715 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#716 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#717 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#718 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#719 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#720 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#721 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#722 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#723 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#724 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#725 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#726 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#727 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#728 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#729 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#730 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#731 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#732 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#733 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#734 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#735 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#736 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#737 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#738 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#739 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#740 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#741 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#742 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#743 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#744 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#745 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#746 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#747 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#748 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#749 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#750 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#751 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#752 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#753 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#754 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#755 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#756 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#757 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#758 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#759 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#760 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#761 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#762 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#763 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#764 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#765 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#766 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#767 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#768 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#769 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#770 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#771 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#772 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#773 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#774 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#775 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#776 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#777 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#778 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#779 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#780 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#781 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#782 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#783 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#784 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#785 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#786 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#787 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#788 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#789 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#790 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#791 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#792 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#793 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#794 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#795 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#796 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#797 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#798 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#799 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#800 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#801 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U89/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#802 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U90/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#803 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U91/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#804 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U92/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#805 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U93/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#806 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U94/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#807 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U95/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#808 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fadd_32ns_32ns_32_10_full_dsp_1_U96/kernel3_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#809 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#810 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#811 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#812 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#813 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#814 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#815 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#816 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#817 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#818 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#819 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#820 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#821 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#822 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#823 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#824 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#825 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#826 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#827 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#828 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#829 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#830 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#831 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#832 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#1 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#2 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#3 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#4 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#5 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#6 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#7 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#8 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#9 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#10 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#11 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#12 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#13 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#14 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#15 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#16 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_0_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#17 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#18 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#19 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#20 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#21 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#22 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#23 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#24 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#25 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#26 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#27 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#28 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#29 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#30 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#31 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#32 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#33 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#34 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#35 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#36 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#37 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#38 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#39 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#40 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#41 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#42 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#43 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#44 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#45 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#46 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#47 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#48 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#49 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#50 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#51 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#52 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#53 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#54 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#55 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#56 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#57 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#58 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#59 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#60 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#61 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#62 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#63 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#64 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#65 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#66 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#67 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#68 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#69 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#70 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#71 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#72 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#73 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#74 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#75 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#76 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#77 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#78 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#79 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#80 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_1_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#81 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#82 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#83 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#84 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#85 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#86 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#87 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#88 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#89 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#90 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#91 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#92 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#93 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#94 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#95 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#96 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_2_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#97 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#98 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#99 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#100 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#101 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#102 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#103 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#104 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#105 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#106 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#107 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#108 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#109 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#110 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#111 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#112 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_3_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#113 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#114 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#115 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#116 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#117 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#118 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#119 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#120 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#121 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#122 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#123 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#124 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#125 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#126 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#127 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#128 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_4_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#129 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#130 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#131 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#132 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#133 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#134 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#135 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#136 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#137 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#138 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#139 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#140 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#141 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#142 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#143 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#144 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_5_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#145 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#146 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#147 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#148 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#149 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#150 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#151 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#152 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#153 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#154 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#155 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#156 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#157 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#158 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#159 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#160 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_6_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#161 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#162 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#163 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#164 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#165 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#166 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#167 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#168 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#169 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#170 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#171 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#172 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#173 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#174 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#175 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#176 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#177 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#178 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#179 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#180 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#181 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#182 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#183 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#184 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#185 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#186 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#187 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#188 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#189 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#190 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#191 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#192 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#193 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#194 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#195 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#196 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#197 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#198 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#199 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#200 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#201 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U100/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#202 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U101/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#203 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U102/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#204 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U103/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#205 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U104/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#206 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U97/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#207 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U98/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#208 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND
design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/grp_PE_fu_22/grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46/fmul_32ns_32ns_32_5_max_dsp_1_U99/kernel3_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>
