#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001876d618b80 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v000001876d686480_0 .net "Adr", 31 0, L_000001876d6d0b70;  1 drivers
v000001876d687240_0 .net "MemWrite", 0 0, L_000001876d5f9730;  1 drivers
v000001876d6860c0_0 .net "WriteData", 31 0, v000001876d6803d0_0;  1 drivers
v000001876d687740_0 .var "clk", 0 0;
v000001876d686ca0_0 .var "cycle", 31 0;
v000001876d6862a0_0 .var "reset", 0 0;
E_000001876d5f4730 .event negedge, v000001876d602d00_0;
S_000001876d61e730 .scope module, "dut" "arm_multi" 2 8, 3 75 0, S_000001876d618b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000001876d686700_0 .net "Adr", 31 0, L_000001876d6d0b70;  alias, 1 drivers
v000001876d686e80_0 .net "MemWrite", 0 0, L_000001876d5f9730;  alias, 1 drivers
v000001876d687420_0 .net "ReadData", 31 0, L_000001876d5f9340;  1 drivers
v000001876d6876a0_0 .net "WriteData", 31 0, v000001876d6803d0_0;  alias, 1 drivers
v000001876d686200_0 .net "clk", 0 0, v000001876d687740_0;  1 drivers
v000001876d686de0_0 .net "reset", 0 0, v000001876d6862a0_0;  1 drivers
S_000001876d61e8c0 .scope module, "arm" "arm" 3 91, 4 6 0, S_000001876d61e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 32 "WriteData";
    .port_info 5 /INPUT 32 "ReadData";
v000001876d685080_0 .net "ALUControl", 2 0, v000001876d677880_0;  1 drivers
v000001876d6840e0_0 .net "ALUFlags", 3 0, L_000001876d6d44f0;  1 drivers
v000001876d684680_0 .net "ALUSrcA", 1 0, L_000001876d6872e0;  1 drivers
v000001876d684fe0_0 .net "ALUSrcB", 1 0, L_000001876d6863e0;  1 drivers
v000001876d684360_0 .net "Adr", 31 0, L_000001876d6d0b70;  alias, 1 drivers
v000001876d6849a0_0 .net "AdrSrc", 0 0, L_000001876d6867a0;  1 drivers
v000001876d6847c0_0 .net "FPUControl", 1 0, v000001876d6781e0_0;  1 drivers
v000001876d684900_0 .net "FPUFlags", 3 0, L_000001876d6d37d0;  1 drivers
v000001876d685c60_0 .net "IRWrite", 0 0, L_000001876d687060;  1 drivers
v000001876d684a40_0 .net "ImmSrc", 1 0, L_000001876d5f9ab0;  1 drivers
v000001876d685e40_0 .net "Instr", 31 0, v000001876d67edc0_0;  1 drivers
v000001876d684d60_0 .net "MemWrite", 0 0, L_000001876d5f9730;  alias, 1 drivers
v000001876d685ee0_0 .net "MulWrite", 0 0, v000001876d678b70_0;  1 drivers
v000001876d683960_0 .net "PCWrite", 0 0, L_000001876d5fa290;  1 drivers
v000001876d683a00_0 .net "ReadData", 31 0, L_000001876d5f9340;  alias, 1 drivers
v000001876d684ea0_0 .net "RegSrc", 1 0, L_000001876d6d2dd0;  1 drivers
v000001876d685120_0 .net "RegWrite", 0 0, L_000001876d5f9f80;  1 drivers
v000001876d686fc0_0 .net "ResSrc", 0 0, v000001876d67a290_0;  1 drivers
v000001876d687380_0 .net "ResultSrc", 1 0, L_000001876d6871a0;  1 drivers
v000001876d687100_0 .net "WriteData", 31 0, v000001876d6803d0_0;  alias, 1 drivers
v000001876d686c00_0 .net "clk", 0 0, v000001876d687740_0;  alias, 1 drivers
v000001876d6874c0_0 .net "reset", 0 0, v000001876d6862a0_0;  alias, 1 drivers
L_000001876d6d20b0 .part v000001876d67edc0_0, 12, 20;
L_000001876d6d2970 .part v000001876d67edc0_0, 4, 4;
S_000001876d51c060 .scope module, "c" "controller" 4 38, 5 4 0, S_000001876d61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "IRWrite";
    .port_info 8 /OUTPUT 1 "AdrSrc";
    .port_info 9 /OUTPUT 2 "RegSrc";
    .port_info 10 /OUTPUT 2 "ALUSrcA";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ImmSrc";
    .port_info 14 /OUTPUT 3 "ALUControl";
    .port_info 15 /INPUT 4 "FPUFlags";
    .port_info 16 /OUTPUT 2 "FPUControl";
    .port_info 17 /OUTPUT 1 "ResSrc";
    .port_info 18 /OUTPUT 1 "MulWrite";
    .port_info 19 /INPUT 4 "MulOp";
v000001876d67a470_0 .net "ALUControl", 2 0, v000001876d677880_0;  alias, 1 drivers
v000001876d678cb0_0 .net "ALUFlags", 3 0, L_000001876d6d44f0;  alias, 1 drivers
v000001876d679890_0 .net "ALUSrcA", 1 0, L_000001876d6872e0;  alias, 1 drivers
v000001876d679b10_0 .net "ALUSrcB", 1 0, L_000001876d6863e0;  alias, 1 drivers
v000001876d67a6f0_0 .net "AdrSrc", 0 0, L_000001876d6867a0;  alias, 1 drivers
v000001876d678d50_0 .net "FPUControl", 1 0, v000001876d6781e0_0;  alias, 1 drivers
v000001876d678f30_0 .net "FPUFlagW", 1 0, v000001876d678280_0;  1 drivers
v000001876d678850_0 .net "FPUFlags", 3 0, L_000001876d6d37d0;  alias, 1 drivers
v000001876d679750_0 .net "FlagW", 1 0, v000001876d678460_0;  1 drivers
v000001876d678a30_0 .net "IRWrite", 0 0, L_000001876d687060;  alias, 1 drivers
v000001876d679430_0 .net "ImmSrc", 1 0, L_000001876d5f9ab0;  alias, 1 drivers
v000001876d678fd0_0 .net "Instr", 31 12, L_000001876d6d20b0;  1 drivers
v000001876d6799d0_0 .net "MemW", 0 0, L_000001876d686160;  1 drivers
v000001876d679bb0_0 .net "MemWrite", 0 0, L_000001876d5f9730;  alias, 1 drivers
v000001876d679070_0 .net "MulOp", 3 0, L_000001876d6d2970;  1 drivers
v000001876d679a70_0 .net "MulWrite", 0 0, v000001876d678b70_0;  alias, 1 drivers
v000001876d679110_0 .net "NextPC", 0 0, L_000001876d686d40;  1 drivers
v000001876d6788f0_0 .net "PCS", 0 0, L_000001876d5f95e0;  1 drivers
v000001876d67a510_0 .net "PCWrite", 0 0, L_000001876d5fa290;  alias, 1 drivers
v000001876d6794d0_0 .net "RegSrc", 1 0, L_000001876d6d2dd0;  alias, 1 drivers
v000001876d6797f0_0 .net "RegW", 0 0, L_000001876d6868e0;  1 drivers
v000001876d679570_0 .net "RegWrite", 0 0, L_000001876d5f9f80;  alias, 1 drivers
v000001876d678990_0 .net "ResSrc", 0 0, v000001876d67a290_0;  alias, 1 drivers
v000001876d679c50_0 .net "ResultSrc", 1 0, L_000001876d6871a0;  alias, 1 drivers
v000001876d678ad0_0 .net "clk", 0 0, v000001876d687740_0;  alias, 1 drivers
v000001876d6796b0_0 .net "reset", 0 0, v000001876d6862a0_0;  alias, 1 drivers
L_000001876d6d1750 .part L_000001876d6d20b0, 14, 2;
L_000001876d6d0df0 .part L_000001876d6d20b0, 8, 6;
L_000001876d6d17f0 .part L_000001876d6d20b0, 0, 4;
L_000001876d6d2c90 .part L_000001876d6d20b0, 16, 4;
S_000001876d51c340 .scope module, "cl" "condlogic" 5 79, 6 6 0, S_000001876d51c060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "NextPC";
    .port_info 7 /INPUT 1 "RegW";
    .port_info 8 /INPUT 1 "MemW";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "MemWrite";
    .port_info 12 /INPUT 1 "ResSrc";
    .port_info 13 /INPUT 2 "FPUFlagW";
    .port_info 14 /INPUT 4 "FPUFlags";
L_000001876d5fa0d0 .functor AND 1, L_000001876d5f95e0, v000001876d601ea0_0, C4<1>, C4<1>;
L_000001876d5fa290 .functor OR 1, L_000001876d686d40, L_000001876d5fa0d0, C4<0>, C4<0>;
L_000001876d5f9f80 .functor AND 1, L_000001876d6868e0, v000001876d601ea0_0, C4<1>, C4<1>;
L_000001876d5f9730 .functor AND 1, L_000001876d686160, v000001876d601ea0_0, C4<1>, C4<1>;
v000001876d5db1f0_0 .net "ALUFlags", 3 0, L_000001876d6d44f0;  alias, 1 drivers
v000001876d5db290_0 .net "Cond", 3 0, L_000001876d6d2c90;  1 drivers
v000001876d5db790_0 .net "CondEx", 0 0, v000001876d601540_0;  1 drivers
v000001876d5ece30_0 .net "CondExReg", 0 0, v000001876d601ea0_0;  1 drivers
v000001876d5ed470_0 .net "FPUFlagW", 1 0, v000001876d678280_0;  alias, 1 drivers
v000001876d5eced0_0 .net "FPUFlags", 3 0, L_000001876d6d37d0;  alias, 1 drivers
v000001876d5ecf70_0 .net "FlagW", 1 0, v000001876d678460_0;  alias, 1 drivers
v000001876d52bb40_0 .net "FlagWmux", 1 0, L_000001876d6d0fd0;  1 drivers
v000001876d52b320_0 .net "FlagWrite", 1 0, L_000001876d6d0990;  1 drivers
v000001876d676b60_0 .net "Flags", 3 0, L_000001876d6d14d0;  1 drivers
v000001876d677600_0 .net "Flagsmux", 3 0, L_000001876d6d2ab0;  1 drivers
v000001876d677ba0_0 .net "MemW", 0 0, L_000001876d686160;  alias, 1 drivers
v000001876d6776a0_0 .net "MemWrite", 0 0, L_000001876d5f9730;  alias, 1 drivers
v000001876d677740_0 .net "NextPC", 0 0, L_000001876d686d40;  alias, 1 drivers
v000001876d677c40_0 .net "PCS", 0 0, L_000001876d5f95e0;  alias, 1 drivers
v000001876d676ac0_0 .net "PCWrite", 0 0, L_000001876d5fa290;  alias, 1 drivers
v000001876d677ec0_0 .net "RegW", 0 0, L_000001876d6868e0;  alias, 1 drivers
v000001876d6772e0_0 .net "RegWrite", 0 0, L_000001876d5f9f80;  alias, 1 drivers
v000001876d676e80_0 .net "ResSrc", 0 0, v000001876d67a290_0;  alias, 1 drivers
v000001876d678320_0 .net *"_ivl_0", 31 0, L_000001876d6d2650;  1 drivers
v000001876d676fc0_0 .net *"_ivl_25", 0 0, L_000001876d5fa0d0;  1 drivers
L_000001876d688960 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001876d676de0_0 .net *"_ivl_3", 30 0, L_000001876d688960;  1 drivers
L_000001876d6889a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001876d677d80_0 .net/2u *"_ivl_4", 31 0, L_000001876d6889a8;  1 drivers
v000001876d677380_0 .net *"_ivl_6", 0 0, L_000001876d6d19d0;  1 drivers
L_000001876d6889f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001876d678000_0 .net/2u *"_ivl_8", 1 0, L_000001876d6889f0;  1 drivers
v000001876d677240_0 .net "clk", 0 0, v000001876d687740_0;  alias, 1 drivers
v000001876d6783c0_0 .net "reset", 0 0, v000001876d6862a0_0;  alias, 1 drivers
L_000001876d6d2650 .concat [ 1 31 0 0], v000001876d601540_0, L_000001876d688960;
L_000001876d6d19d0 .cmp/eq 32, L_000001876d6d2650, L_000001876d6889a8;
L_000001876d6d0990 .functor MUXZ 2, L_000001876d6889f0, L_000001876d6d0fd0, L_000001876d6d19d0, C4<>;
L_000001876d6d0ad0 .part L_000001876d6d0990, 0, 1;
L_000001876d6d0e90 .part L_000001876d6d2ab0, 0, 2;
L_000001876d6d2fb0 .part L_000001876d6d0990, 1, 1;
L_000001876d6d1a70 .part L_000001876d6d2ab0, 2, 2;
L_000001876d6d14d0 .concat8 [ 2 2 0 0], v000001876d600fa0_0, v000001876d601680_0;
S_000001876d519be0 .scope module, "cc" "condcheck" 6 91, 7 4 0, S_000001876d51c340;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_000001876d5f9650 .functor BUFZ 4, L_000001876d6d14d0, C4<0000>, C4<0000>, C4<0000>;
L_000001876d5f99d0 .functor XNOR 1, L_000001876d6d2bf0, L_000001876d6d1070, C4<0>, C4<0>;
v000001876d601360_0 .net "Cond", 3 0, L_000001876d6d2c90;  alias, 1 drivers
v000001876d601540_0 .var "CondEx", 0 0;
v000001876d6023a0_0 .net "Flags", 3 0, L_000001876d6d14d0;  alias, 1 drivers
v000001876d601900_0 .net *"_ivl_6", 3 0, L_000001876d5f9650;  1 drivers
v000001876d6026c0_0 .net "carry", 0 0, L_000001876d6d08f0;  1 drivers
v000001876d601b80_0 .net "ge", 0 0, L_000001876d5f99d0;  1 drivers
v000001876d602940_0 .net "neg", 0 0, L_000001876d6d2bf0;  1 drivers
v000001876d601c20_0 .net "overflow", 0 0, L_000001876d6d1070;  1 drivers
v000001876d600f00_0 .net "zero", 0 0, L_000001876d6d11b0;  1 drivers
E_000001876d5f5bb0/0 .event anyedge, v000001876d601360_0, v000001876d600f00_0, v000001876d6026c0_0, v000001876d602940_0;
E_000001876d5f5bb0/1 .event anyedge, v000001876d601c20_0, v000001876d601b80_0;
E_000001876d5f5bb0 .event/or E_000001876d5f5bb0/0, E_000001876d5f5bb0/1;
L_000001876d6d2bf0 .part L_000001876d5f9650, 3, 1;
L_000001876d6d11b0 .part L_000001876d5f9650, 2, 1;
L_000001876d6d08f0 .part L_000001876d5f9650, 1, 1;
L_000001876d6d1070 .part L_000001876d5f9650, 0, 1;
S_000001876d519d70 .scope module, "condexreg" "flopr" 6 84, 8 1 0, S_000001876d51c340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
P_000001876d5f5370 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000000001>;
v000001876d602d00_0 .net "clk", 0 0, v000001876d687740_0;  alias, 1 drivers
v000001876d601cc0_0 .net "d", 0 0, v000001876d601540_0;  alias, 1 drivers
v000001876d601ea0_0 .var "q", 0 0;
v000001876d602bc0_0 .net "reset", 0 0, v000001876d6862a0_0;  alias, 1 drivers
E_000001876d5f5c30 .event posedge, v000001876d602bc0_0, v000001876d602d00_0;
S_000001876d52d250 .scope module, "flagsreg0" "flopenr" 6 68, 9 1 0, S_000001876d51c340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_000001876d5f4ef0 .param/l "WIDTH" 0 9 8, +C4<00000000000000000000000000000010>;
v000001876d601d60_0 .net "clk", 0 0, v000001876d687740_0;  alias, 1 drivers
v000001876d602c60_0 .net "d", 1 0, L_000001876d6d0e90;  1 drivers
v000001876d601f40_0 .net "en", 0 0, L_000001876d6d0ad0;  1 drivers
v000001876d600fa0_0 .var "q", 1 0;
v000001876d6010e0_0 .net "reset", 0 0, v000001876d6862a0_0;  alias, 1 drivers
S_000001876d52d3e0 .scope module, "flagsreg1" "flopenr" 6 76, 9 1 0, S_000001876d51c340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_000001876d5f53b0 .param/l "WIDTH" 0 9 8, +C4<00000000000000000000000000000010>;
v000001876d601180_0 .net "clk", 0 0, v000001876d687740_0;  alias, 1 drivers
v000001876d601220_0 .net "d", 1 0, L_000001876d6d1a70;  1 drivers
v000001876d6015e0_0 .net "en", 0 0, L_000001876d6d2fb0;  1 drivers
v000001876d601680_0 .var "q", 1 0;
v000001876d601720_0 .net "reset", 0 0, v000001876d6862a0_0;  alias, 1 drivers
S_000001876d52d570 .scope module, "muxFlagW" "mux2" 6 46, 10 1 0, S_000001876d51c340;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "d0";
    .port_info 1 /INPUT 2 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 2 "y";
P_000001876d5f4c70 .param/l "WIDTH" 0 10 7, +C4<00000000000000000000000000000010>;
v000001876d6017c0_0 .net "d0", 1 0, v000001876d678460_0;  alias, 1 drivers
v000001876d5daed0_0 .net "d1", 1 0, v000001876d678280_0;  alias, 1 drivers
v000001876d5daa70_0 .net "s", 0 0, v000001876d67a290_0;  alias, 1 drivers
v000001876d5db150_0 .net "y", 1 0, L_000001876d6d0fd0;  alias, 1 drivers
L_000001876d6d0fd0 .functor MUXZ 2, v000001876d678460_0, v000001876d678280_0, v000001876d67a290_0, C4<>;
S_000001876d5609e0 .scope module, "muxFlags" "mux2" 6 52, 10 1 0, S_000001876d51c340;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_000001876d5f53f0 .param/l "WIDTH" 0 10 7, +C4<00000000000000000000000000000100>;
v000001876d5dbe70_0 .net "d0", 3 0, L_000001876d6d44f0;  alias, 1 drivers
v000001876d5da1b0_0 .net "d1", 3 0, L_000001876d6d37d0;  alias, 1 drivers
v000001876d5db470_0 .net "s", 0 0, v000001876d67a290_0;  alias, 1 drivers
v000001876d5db510_0 .net "y", 3 0, L_000001876d6d2ab0;  alias, 1 drivers
L_000001876d6d2ab0 .functor MUXZ 4, L_000001876d6d44f0, L_000001876d6d37d0, v000001876d67a290_0, C4<>;
S_000001876d560b70 .scope module, "dec" "decode" 5 54, 11 3 0, S_000001876d51c060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /INPUT 4 "Rd";
    .port_info 5 /OUTPUT 2 "FlagW";
    .port_info 6 /OUTPUT 1 "PCS";
    .port_info 7 /OUTPUT 1 "NextPC";
    .port_info 8 /OUTPUT 1 "RegW";
    .port_info 9 /OUTPUT 1 "MemW";
    .port_info 10 /OUTPUT 1 "IRWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ALUSrcA";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 2 "ImmSrc";
    .port_info 16 /OUTPUT 2 "RegSrc";
    .port_info 17 /OUTPUT 3 "ALUControl";
    .port_info 18 /OUTPUT 2 "FPUControl";
    .port_info 19 /OUTPUT 1 "ResSrc";
    .port_info 20 /OUTPUT 2 "FPUFlagW";
    .port_info 21 /INPUT 4 "MulOp";
    .port_info 22 /OUTPUT 1 "MulWrite";
L_000001876d5fa4c0 .functor AND 1, L_000001876d686980, L_000001876d6868e0, C4<1>, C4<1>;
L_000001876d5f95e0 .functor OR 1, L_000001876d5fa4c0, L_000001876d686f20, C4<0>, C4<0>;
L_000001876d5f9ab0 .functor BUFZ 2, L_000001876d6d1750, C4<00>, C4<00>, C4<00>;
v000001876d677880_0 .var "ALUControl", 2 0;
v000001876d677920_0 .net "ALUOp", 0 0, L_000001876d686520;  1 drivers
v000001876d6779c0_0 .net "ALUSrcA", 1 0, L_000001876d6872e0;  alias, 1 drivers
v000001876d676840_0 .net "ALUSrcB", 1 0, L_000001876d6863e0;  alias, 1 drivers
v000001876d677e20_0 .net "AdrSrc", 0 0, L_000001876d6867a0;  alias, 1 drivers
v000001876d677a60_0 .net "Branch", 0 0, L_000001876d686f20;  1 drivers
v000001876d6781e0_0 .var "FPUControl", 1 0;
v000001876d678280_0 .var "FPUFlagW", 1 0;
v000001876d678460_0 .var "FlagW", 1 0;
v000001876d678500_0 .net "Funct", 5 0, L_000001876d6d0df0;  1 drivers
v000001876d6785a0_0 .net "IRWrite", 0 0, L_000001876d687060;  alias, 1 drivers
v000001876d6768e0_0 .net "ImmSrc", 1 0, L_000001876d5f9ab0;  alias, 1 drivers
v000001876d676980_0 .net "MemW", 0 0, L_000001876d686160;  alias, 1 drivers
v000001876d676a20_0 .net "MulOp", 3 0, L_000001876d6d2970;  alias, 1 drivers
v000001876d678b70_0 .var "MulWrite", 0 0;
v000001876d678e90_0 .net "NextPC", 0 0, L_000001876d686d40;  alias, 1 drivers
v000001876d678c10_0 .net "Op", 1 0, L_000001876d6d1750;  1 drivers
v000001876d679930_0 .net "PCS", 0 0, L_000001876d5f95e0;  alias, 1 drivers
v000001876d678df0_0 .net "Rd", 3 0, L_000001876d6d17f0;  1 drivers
v000001876d679250_0 .net "RegSrc", 1 0, L_000001876d6d2dd0;  alias, 1 drivers
v000001876d67a650_0 .net "RegW", 0 0, L_000001876d6868e0;  alias, 1 drivers
v000001876d67a290_0 .var "ResSrc", 0 0;
v000001876d67a1f0_0 .net "ResultSrc", 1 0, L_000001876d6871a0;  alias, 1 drivers
L_000001876d688888 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001876d67a330_0 .net/2u *"_ivl_0", 3 0, L_000001876d688888;  1 drivers
L_000001876d6888d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001876d67a5b0_0 .net/2u *"_ivl_12", 1 0, L_000001876d6888d0;  1 drivers
v000001876d6792f0_0 .net *"_ivl_14", 0 0, L_000001876d686a20;  1 drivers
L_000001876d688918 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001876d67a0b0_0 .net/2u *"_ivl_19", 1 0, L_000001876d688918;  1 drivers
v000001876d67a3d0_0 .net *"_ivl_2", 0 0, L_000001876d686980;  1 drivers
v000001876d679ed0_0 .net *"_ivl_21", 0 0, L_000001876d6d0d50;  1 drivers
v000001876d679f70_0 .net *"_ivl_4", 0 0, L_000001876d5fa4c0;  1 drivers
v000001876d679390_0 .net "clk", 0 0, v000001876d687740_0;  alias, 1 drivers
v000001876d6791b0_0 .net "reset", 0 0, v000001876d6862a0_0;  alias, 1 drivers
E_000001876d5f4cb0/0 .event anyedge, v000001876d677f60_0, v000001876d676d40_0, v000001876d676a20_0, v000001876d677420_0;
E_000001876d5f4cb0/1 .event anyedge, v000001876d677880_0;
E_000001876d5f4cb0 .event/or E_000001876d5f4cb0/0, E_000001876d5f4cb0/1;
L_000001876d686980 .cmp/eq 4, L_000001876d6d17f0, L_000001876d688888;
L_000001876d686a20 .cmp/eq 2, L_000001876d6d1750, L_000001876d6888d0;
L_000001876d6d2dd0 .concat8 [ 1 1 0 0], L_000001876d6d0d50, L_000001876d686a20;
L_000001876d6d0d50 .cmp/eq 2, L_000001876d6d1750, L_000001876d688918;
S_000001876d55f480 .scope module, "fsm" "mainfsm" 11 56, 12 1 0, S_000001876d560b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /OUTPUT 1 "IRWrite";
    .port_info 5 /OUTPUT 1 "AdrSrc";
    .port_info 6 /OUTPUT 2 "ALUSrcA";
    .port_info 7 /OUTPUT 2 "ALUSrcB";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "NextPC";
    .port_info 10 /OUTPUT 1 "RegW";
    .port_info 11 /OUTPUT 1 "MemW";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "ALUOp";
P_000001876d55f610 .param/l "ALUWB" 1 12 43, C4<1000>;
P_000001876d55f648 .param/l "BRANCH" 1 12 44, C4<1001>;
P_000001876d55f680 .param/l "DECODE" 1 12 36, C4<0001>;
P_000001876d55f6b8 .param/l "EXECUTEI" 1 12 42, C4<0111>;
P_000001876d55f6f0 .param/l "EXECUTER" 1 12 41, C4<0110>;
P_000001876d55f728 .param/l "FETCH" 1 12 35, C4<0000>;
P_000001876d55f760 .param/l "MEMADR" 1 12 37, C4<0010>;
P_000001876d55f798 .param/l "MEMREAD" 1 12 38, C4<0011>;
P_000001876d55f7d0 .param/l "MEMWB" 1 12 39, C4<0100>;
P_000001876d55f808 .param/l "MEMWRITE" 1 12 40, C4<0101>;
P_000001876d55f840 .param/l "UNKNOWN" 1 12 45, C4<1010>;
v000001876d677f60_0 .net "ALUOp", 0 0, L_000001876d686520;  alias, 1 drivers
v000001876d676f20_0 .net "ALUSrcA", 1 0, L_000001876d6872e0;  alias, 1 drivers
v000001876d6780a0_0 .net "ALUSrcB", 1 0, L_000001876d6863e0;  alias, 1 drivers
v000001876d676c00_0 .net "AdrSrc", 0 0, L_000001876d6867a0;  alias, 1 drivers
v000001876d6786e0_0 .net "Branch", 0 0, L_000001876d686f20;  alias, 1 drivers
v000001876d677420_0 .net "Funct", 5 0, L_000001876d6d0df0;  alias, 1 drivers
v000001876d676ca0_0 .net "IRWrite", 0 0, L_000001876d687060;  alias, 1 drivers
v000001876d677060_0 .net "MemW", 0 0, L_000001876d686160;  alias, 1 drivers
v000001876d6774c0_0 .net "NextPC", 0 0, L_000001876d686d40;  alias, 1 drivers
v000001876d676d40_0 .net "Op", 1 0, L_000001876d6d1750;  alias, 1 drivers
v000001876d677100_0 .net "RegW", 0 0, L_000001876d6868e0;  alias, 1 drivers
v000001876d6771a0_0 .net "ResultSrc", 1 0, L_000001876d6871a0;  alias, 1 drivers
v000001876d677560_0 .net *"_ivl_12", 12 0, v000001876d677ce0_0;  1 drivers
v000001876d678140_0 .net "clk", 0 0, v000001876d687740_0;  alias, 1 drivers
v000001876d677ce0_0 .var "controls", 12 0;
v000001876d677b00_0 .var "nextstate", 3 0;
v000001876d678640_0 .net "reset", 0 0, v000001876d6862a0_0;  alias, 1 drivers
v000001876d6777e0_0 .var "state", 3 0;
E_000001876d5f4cf0 .event anyedge, v000001876d6777e0_0;
E_000001876d5f4d30 .event anyedge, v000001876d6777e0_0, v000001876d676d40_0, v000001876d677420_0;
L_000001876d686d40 .part v000001876d677ce0_0, 12, 1;
L_000001876d686f20 .part v000001876d677ce0_0, 11, 1;
L_000001876d686160 .part v000001876d677ce0_0, 10, 1;
L_000001876d6868e0 .part v000001876d677ce0_0, 9, 1;
L_000001876d687060 .part v000001876d677ce0_0, 8, 1;
L_000001876d6867a0 .part v000001876d677ce0_0, 7, 1;
L_000001876d6871a0 .part v000001876d677ce0_0, 5, 2;
L_000001876d6872e0 .part v000001876d677ce0_0, 3, 2;
L_000001876d6863e0 .part v000001876d677ce0_0, 1, 2;
L_000001876d686520 .part v000001876d677ce0_0, 0, 1;
S_000001876d525260 .scope module, "dp" "datapath" 4 60, 13 16 0, S_000001876d61e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "Adr";
    .port_info 3 /OUTPUT 32 "WriteData";
    .port_info 4 /INPUT 32 "ReadData";
    .port_info 5 /OUTPUT 32 "Instr";
    .port_info 6 /OUTPUT 4 "ALUFlags";
    .port_info 7 /INPUT 1 "PCWrite";
    .port_info 8 /INPUT 1 "RegWrite";
    .port_info 9 /INPUT 1 "IRWrite";
    .port_info 10 /INPUT 1 "AdrSrc";
    .port_info 11 /INPUT 2 "RegSrc";
    .port_info 12 /INPUT 2 "ALUSrcA";
    .port_info 13 /INPUT 2 "ALUSrcB";
    .port_info 14 /INPUT 2 "ResultSrc";
    .port_info 15 /INPUT 2 "ImmSrc";
    .port_info 16 /INPUT 3 "ALUControl";
    .port_info 17 /INPUT 1 "ResSrc";
    .port_info 18 /INPUT 2 "FPUControl";
    .port_info 19 /OUTPUT 4 "FPUFlags";
    .port_info 20 /INPUT 1 "MulWrite";
v000001876d6856c0_0 .net "A", 31 0, v000001876d680bf0_0;  1 drivers
v000001876d684b80_0 .net "ALUControl", 2 0, v000001876d677880_0;  alias, 1 drivers
v000001876d683aa0_0 .net "ALUFlags", 3 0, L_000001876d6d44f0;  alias, 1 drivers
v000001876d6838c0_0 .net "ALUOut", 31 0, v000001876d67aae0_0;  1 drivers
v000001876d685f80_0 .net "ALUResult1", 31 0, v000001876d679d90_0;  1 drivers
v000001876d6845e0_0 .net "ALUResult2", 31 0, v000001876d679e30_0;  1 drivers
v000001876d6844a0_0 .net "ALUSrcA", 1 0, L_000001876d6872e0;  alias, 1 drivers
v000001876d6854e0_0 .net "ALUSrcB", 1 0, L_000001876d6863e0;  alias, 1 drivers
v000001876d685bc0_0 .net "Adr", 31 0, L_000001876d6d0b70;  alias, 1 drivers
v000001876d6842c0_0 .net "AdrSrc", 0 0, L_000001876d6867a0;  alias, 1 drivers
v000001876d683be0_0 .net "Data", 31 0, v000001876d67df60_0;  1 drivers
v000001876d685260_0 .net "ExtImm", 31 0, v000001876d67dba0_0;  1 drivers
v000001876d683fa0_0 .net "FPUControl", 1 0, v000001876d6781e0_0;  alias, 1 drivers
v000001876d685da0_0 .net "FPUFlags", 3 0, L_000001876d6d37d0;  alias, 1 drivers
v000001876d685760_0 .net "FPUResult", 31 0, v000001876d67de20_0;  1 drivers
v000001876d685440_0 .net "IRWrite", 0 0, L_000001876d687060;  alias, 1 drivers
v000001876d685800_0 .net "ImmSrc", 1 0, L_000001876d5f9ab0;  alias, 1 drivers
v000001876d684540_0 .net "Instr", 31 0, v000001876d67edc0_0;  alias, 1 drivers
v000001876d683c80_0 .net "MulWrite", 0 0, v000001876d678b70_0;  alias, 1 drivers
v000001876d685580_0 .net "OpResult", 31 0, L_000001876d6d3910;  1 drivers
v000001876d685620_0 .net "PC", 31 0, v000001876d67e1e0_0;  1 drivers
v000001876d6858a0_0 .net "PCWrite", 0 0, L_000001876d5fa290;  alias, 1 drivers
v000001876d683e60_0 .net "RA1", 3 0, L_000001876d6d0c10;  1 drivers
v000001876d685300_0 .net "RA2", 3 0, L_000001876d6d0cb0;  1 drivers
v000001876d684400_0 .net "RD1", 31 0, L_000001876d6d2470;  1 drivers
v000001876d684cc0_0 .net "RD2", 31 0, L_000001876d6d2d30;  1 drivers
v000001876d685940_0 .net "ReadData", 31 0, L_000001876d5f9340;  alias, 1 drivers
v000001876d6859e0_0 .net "RegSrc", 1 0, L_000001876d6d2dd0;  alias, 1 drivers
v000001876d684f40_0 .net "RegWrite", 0 0, L_000001876d5f9f80;  alias, 1 drivers
v000001876d684040_0 .net "ResSrc", 0 0, v000001876d67a290_0;  alias, 1 drivers
v000001876d683b40_0 .net "Result", 31 0, L_000001876d6d41d0;  1 drivers
v000001876d684c20_0 .net "ResultSrc", 1 0, L_000001876d6871a0;  alias, 1 drivers
v000001876d6853a0_0 .net "SrcA", 31 0, L_000001876d6d26f0;  1 drivers
v000001876d685a80_0 .net "SrcB", 31 0, L_000001876d6d1b10;  1 drivers
v000001876d685b20_0 .net "WriteData", 31 0, v000001876d6803d0_0;  alias, 1 drivers
v000001876d6851c0_0 .net "clk", 0 0, v000001876d687740_0;  alias, 1 drivers
v000001876d684860_0 .net "reset", 0 0, v000001876d6862a0_0;  alias, 1 drivers
L_000001876d6d1610 .part v000001876d67edc0_0, 16, 4;
L_000001876d6d1bb0 .part L_000001876d6d2dd0, 0, 1;
L_000001876d6d21f0 .part v000001876d67edc0_0, 0, 4;
L_000001876d6d0f30 .part v000001876d67edc0_0, 12, 4;
L_000001876d6d1110 .part L_000001876d6d2dd0, 1, 1;
L_000001876d6d1430 .part v000001876d67edc0_0, 12, 4;
L_000001876d6d1570 .part v000001876d67edc0_0, 8, 4;
L_000001876d6d16b0 .part v000001876d67edc0_0, 0, 24;
S_000001876d525550 .scope module, "alu" "alu" 13 169, 14 1 0, S_000001876d525260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result1";
    .port_info 4 /OUTPUT 32 "Result2";
    .port_info 5 /OUTPUT 4 "ALUFlags";
L_000001876d5fa840 .functor BUFZ 32, L_000001876d6d26f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001876d5f9ce0 .functor BUFZ 32, L_000001876d6d1b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001876d5fa8b0 .functor NOT 33, L_000001876d6d1ed0, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_000001876d688d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001876d5f97a0 .functor XNOR 1, L_000001876d6d2510, L_000001876d688d50, C4<0>, C4<0>;
L_000001876d5f91f0 .functor AND 1, L_000001876d5f97a0, L_000001876d6d25b0, C4<1>, C4<1>;
L_000001876d688d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001876d5fa300 .functor XNOR 1, L_000001876d6d2830, L_000001876d688d98, C4<0>, C4<0>;
L_000001876d5f92d0 .functor XOR 1, L_000001876d6d28d0, L_000001876d6d3a50, C4<0>, C4<0>;
L_000001876d5f8d20 .functor AND 1, L_000001876d5fa300, L_000001876d5f92d0, C4<1>, C4<1>;
L_000001876d5f9180 .functor XOR 1, L_000001876d6d4450, L_000001876d6d30f0, C4<0>, C4<0>;
L_000001876d5f9260 .functor XOR 1, L_000001876d5f9180, L_000001876d6d3730, C4<0>, C4<0>;
L_000001876d5f9a40 .functor NOT 1, L_000001876d5f9260, C4<0>, C4<0>, C4<0>;
L_000001876d5f9c70 .functor AND 1, L_000001876d5f8d20, L_000001876d5f9a40, C4<1>, C4<1>;
v000001876d679610_0 .net "ALUControl", 2 0, v000001876d677880_0;  alias, 1 drivers
v000001876d679cf0_0 .net "ALUFlags", 3 0, L_000001876d6d44f0;  alias, 1 drivers
v000001876d679d90_0 .var "Result1", 31 0;
v000001876d679e30_0 .var "Result2", 31 0;
v000001876d67a150_0 .net *"_ivl_10", 32 0, L_000001876d6d1ed0;  1 drivers
L_000001876d688c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001876d67a010_0 .net *"_ivl_13", 0 0, L_000001876d688c30;  1 drivers
v000001876d67bbc0_0 .net *"_ivl_14", 32 0, L_000001876d5fa8b0;  1 drivers
v000001876d67b6c0_0 .net *"_ivl_16", 32 0, L_000001876d6d1f70;  1 drivers
L_000001876d688c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001876d67ab80_0 .net *"_ivl_19", 0 0, L_000001876d688c78;  1 drivers
v000001876d67ac20_0 .net *"_ivl_20", 32 0, L_000001876d6d2010;  1 drivers
v000001876d67c5c0_0 .net *"_ivl_22", 32 0, L_000001876d6d3050;  1 drivers
v000001876d67b760_0 .net *"_ivl_25", 0 0, L_000001876d6d2150;  1 drivers
v000001876d67b120_0 .net *"_ivl_26", 32 0, L_000001876d6d2290;  1 drivers
L_000001876d688cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001876d67bee0_0 .net *"_ivl_29", 31 0, L_000001876d688cc0;  1 drivers
L_000001876d688d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001876d67b300_0 .net/2u *"_ivl_34", 31 0, L_000001876d688d08;  1 drivers
v000001876d67be40_0 .net *"_ivl_39", 0 0, L_000001876d6d2510;  1 drivers
v000001876d67a9a0_0 .net *"_ivl_4", 32 0, L_000001876d6d1cf0;  1 drivers
v000001876d67ae00_0 .net/2u *"_ivl_40", 0 0, L_000001876d688d50;  1 drivers
v000001876d67bda0_0 .net *"_ivl_42", 0 0, L_000001876d5f97a0;  1 drivers
v000001876d67ad60_0 .net *"_ivl_45", 0 0, L_000001876d6d25b0;  1 drivers
v000001876d67c020_0 .net *"_ivl_49", 0 0, L_000001876d6d2830;  1 drivers
v000001876d67b260_0 .net/2u *"_ivl_50", 0 0, L_000001876d688d98;  1 drivers
v000001876d67b800_0 .net *"_ivl_52", 0 0, L_000001876d5fa300;  1 drivers
v000001876d67b940_0 .net *"_ivl_55", 0 0, L_000001876d6d28d0;  1 drivers
v000001876d67b8a0_0 .net *"_ivl_57", 0 0, L_000001876d6d3a50;  1 drivers
v000001876d67b440_0 .net *"_ivl_58", 0 0, L_000001876d5f92d0;  1 drivers
v000001876d67c660_0 .net *"_ivl_60", 0 0, L_000001876d5f8d20;  1 drivers
v000001876d67bc60_0 .net *"_ivl_63", 0 0, L_000001876d6d4450;  1 drivers
v000001876d67b580_0 .net *"_ivl_65", 0 0, L_000001876d6d30f0;  1 drivers
v000001876d67b1c0_0 .net *"_ivl_66", 0 0, L_000001876d5f9180;  1 drivers
v000001876d67b3a0_0 .net *"_ivl_69", 0 0, L_000001876d6d3730;  1 drivers
L_000001876d688be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001876d67b4e0_0 .net *"_ivl_7", 0 0, L_000001876d688be8;  1 drivers
v000001876d67b9e0_0 .net *"_ivl_70", 0 0, L_000001876d5f9260;  1 drivers
v000001876d67ba80_0 .net *"_ivl_72", 0 0, L_000001876d5f9a40;  1 drivers
v000001876d67bb20_0 .net *"_ivl_9", 0 0, L_000001876d6d1e30;  1 drivers
v000001876d67b620_0 .net "a", 31 0, L_000001876d6d26f0;  alias, 1 drivers
v000001876d67aea0_0 .net "b", 31 0, L_000001876d6d1b10;  alias, 1 drivers
v000001876d67bd00_0 .net "carry", 0 0, L_000001876d5f91f0;  1 drivers
v000001876d67af40_0 .net "neg", 0 0, L_000001876d6d2a10;  1 drivers
v000001876d67c2a0_0 .net "overflow", 0 0, L_000001876d5f9c70;  1 drivers
v000001876d67bf80_0 .net/s "signed_a", 31 0, L_000001876d5fa840;  1 drivers
v000001876d67c0c0_0 .net/s "signed_b", 31 0, L_000001876d5f9ce0;  1 drivers
v000001876d67c480_0 .net "sum", 32 0, L_000001876d6d2330;  1 drivers
v000001876d67c160_0 .net "zero", 0 0, L_000001876d6d23d0;  1 drivers
E_000001876d5f4db0/0 .event anyedge, v000001876d677880_0, v000001876d67c480_0, v000001876d67b620_0, v000001876d67aea0_0;
E_000001876d5f4db0/1 .event anyedge, v000001876d67bf80_0, v000001876d67c0c0_0;
E_000001876d5f4db0 .event/or E_000001876d5f4db0/0, E_000001876d5f4db0/1;
L_000001876d6d1cf0 .concat [ 32 1 0 0], L_000001876d6d26f0, L_000001876d688be8;
L_000001876d6d1e30 .part v000001876d677880_0, 0, 1;
L_000001876d6d1ed0 .concat [ 32 1 0 0], L_000001876d6d1b10, L_000001876d688c30;
L_000001876d6d1f70 .concat [ 32 1 0 0], L_000001876d6d1b10, L_000001876d688c78;
L_000001876d6d2010 .functor MUXZ 33, L_000001876d6d1f70, L_000001876d5fa8b0, L_000001876d6d1e30, C4<>;
L_000001876d6d3050 .arith/sum 33, L_000001876d6d1cf0, L_000001876d6d2010;
L_000001876d6d2150 .part v000001876d677880_0, 0, 1;
L_000001876d6d2290 .concat [ 1 32 0 0], L_000001876d6d2150, L_000001876d688cc0;
L_000001876d6d2330 .arith/sum 33, L_000001876d6d3050, L_000001876d6d2290;
L_000001876d6d2a10 .part v000001876d679d90_0, 31, 1;
L_000001876d6d23d0 .cmp/eq 32, v000001876d679d90_0, L_000001876d688d08;
L_000001876d6d2510 .part v000001876d677880_0, 1, 1;
L_000001876d6d25b0 .part L_000001876d6d2330, 32, 1;
L_000001876d6d2830 .part v000001876d677880_0, 1, 1;
L_000001876d6d28d0 .part L_000001876d6d2330, 31, 1;
L_000001876d6d3a50 .part L_000001876d6d26f0, 31, 1;
L_000001876d6d4450 .part v000001876d677880_0, 0, 1;
L_000001876d6d30f0 .part L_000001876d6d26f0, 31, 1;
L_000001876d6d3730 .part L_000001876d6d1b10, 31, 1;
L_000001876d6d44f0 .concat [ 1 1 1 1], L_000001876d5f9c70, L_000001876d5f91f0, L_000001876d6d23d0, L_000001876d6d2a10;
S_000001876d4efd10 .scope module, "aluoutmux" "mux3" 13 196, 15 1 0, S_000001876d525260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001876d5f4d70 .param/l "WIDTH" 0 15 8, +C4<00000000000000000000000000100000>;
v000001876d67c200_0 .net *"_ivl_1", 0 0, L_000001876d6d4130;  1 drivers
v000001876d67c340_0 .net *"_ivl_3", 0 0, L_000001876d6d3690;  1 drivers
v000001876d67c3e0_0 .net *"_ivl_4", 31 0, L_000001876d6d3e10;  1 drivers
v000001876d67c520_0 .net "d0", 31 0, v000001876d67aae0_0;  alias, 1 drivers
v000001876d67c700_0 .net "d1", 31 0, v000001876d67df60_0;  alias, 1 drivers
v000001876d67a860_0 .net "d2", 31 0, L_000001876d6d3910;  alias, 1 drivers
v000001876d67afe0_0 .net "s", 1 0, L_000001876d6871a0;  alias, 1 drivers
v000001876d67acc0_0 .net "y", 31 0, L_000001876d6d41d0;  alias, 1 drivers
L_000001876d6d4130 .part L_000001876d6871a0, 1, 1;
L_000001876d6d3690 .part L_000001876d6871a0, 0, 1;
L_000001876d6d3e10 .functor MUXZ 32, v000001876d67aae0_0, v000001876d67df60_0, L_000001876d6d3690, C4<>;
L_000001876d6d41d0 .functor MUXZ 32, L_000001876d6d3e10, L_000001876d6d3910, L_000001876d6d4130, C4<>;
S_000001876d67d040 .scope module, "aluoutreg" "flopr" 13 190, 8 1 0, S_000001876d525260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001876d5f60b0 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v000001876d67a900_0 .net "clk", 0 0, v000001876d687740_0;  alias, 1 drivers
v000001876d67aa40_0 .net "d", 31 0, L_000001876d6d3910;  alias, 1 drivers
v000001876d67aae0_0 .var "q", 31 0;
v000001876d67b080_0 .net "reset", 0 0, v000001876d6862a0_0;  alias, 1 drivers
S_000001876d67d360 .scope module, "datareg" "flopr" 13 106, 8 1 0, S_000001876d525260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001876d5f6430 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v000001876d67f220_0 .net "clk", 0 0, v000001876d687740_0;  alias, 1 drivers
v000001876d67dd80_0 .net "d", 31 0, L_000001876d5f9340;  alias, 1 drivers
v000001876d67df60_0 .var "q", 31 0;
v000001876d67efa0_0 .net "reset", 0 0, v000001876d6862a0_0;  alias, 1 drivers
S_000001876d67ceb0 .scope module, "ext" "extend" 13 138, 16 1 0, S_000001876d525260;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v000001876d67dba0_0 .var "ExtImm", 31 0;
v000001876d67e6e0_0 .net "ImmSrc", 1 0, L_000001876d5f9ab0;  alias, 1 drivers
v000001876d67ec80_0 .net "Instr", 23 0, L_000001876d6d16b0;  1 drivers
E_000001876d5f6470 .event anyedge, v000001876d6768e0_0, v000001876d67ec80_0;
S_000001876d67d4f0 .scope module, "fpu" "fpu" 13 177, 17 1 0, S_000001876d525260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "FPUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "FPUFlags";
v000001876d67eaa0_0 .net "FPUControl", 1 0, v000001876d6781e0_0;  alias, 1 drivers
v000001876d67f040_0 .net "FPUFlags", 3 0, L_000001876d6d37d0;  alias, 1 drivers
v000001876d67de20_0 .var "Result", 31 0;
L_000001876d688e70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001876d67f0e0_0 .net/2u *"_ivl_12", 31 0, L_000001876d688e70;  1 drivers
v000001876d67f400_0 .net *"_ivl_5", 0 0, L_000001876d6d3b90;  1 drivers
v000001876d67e960_0 .net *"_ivl_7", 0 0, L_000001876d6d4770;  1 drivers
v000001876d67e780_0 .net *"_ivl_9", 0 0, L_000001876d6d3870;  1 drivers
v000001876d67e460_0 .net "a", 31 0, L_000001876d6d26f0;  alias, 1 drivers
v000001876d67f680_0 .var "aux", 31 0;
v000001876d67e3c0_0 .var "aux2", 47 0;
v000001876d67dec0_0 .net "b", 31 0, L_000001876d6d1b10;  alias, 1 drivers
L_000001876d688de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001876d67f720_0 .net "carry", 0 0, L_000001876d688de0;  1 drivers
v000001876d67e280_0 .var "control", 1 0;
v000001876d67e500_0 .var "expoA", 31 0;
v000001876d67e8c0_0 .var "expoB", 31 0;
v000001876d67e820_0 .var "expoR", 31 0;
v000001876d67ea00_0 .var "mantA", 31 0;
v000001876d67e320_0 .var "mantAshift", 31 0;
v000001876d67e5a0_0 .var "mantB", 31 0;
v000001876d67f2c0_0 .var "mantBshift", 31 0;
v000001876d67dc40_0 .var "mantR", 31 0;
v000001876d67eb40_0 .net "neg", 0 0, L_000001876d6d3370;  1 drivers
L_000001876d688e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001876d67db00_0 .net "overflow", 0 0, L_000001876d688e28;  1 drivers
v000001876d67e640_0 .var "productoPosible", 47 0;
v000001876d67ebe0_0 .var "signA", 0 0;
v000001876d67f4a0_0 .var "signB", 0 0;
v000001876d67ef00_0 .var "signR", 0 0;
v000001876d67f180_0 .var "sumaResta", 0 0;
v000001876d67d880_0 .net "zero", 0 0, L_000001876d6d4630;  1 drivers
E_000001876d5f6170/0 .event anyedge, v000001876d6781e0_0, v000001876d67b620_0, v000001876d67aea0_0, v000001876d67f4a0_0;
E_000001876d5f6170/1 .event anyedge, v000001876d67ebe0_0, v000001876d67e8c0_0, v000001876d67e500_0, v000001876d67e5a0_0;
E_000001876d5f6170/2 .event anyedge, v000001876d67ea00_0, v000001876d67f180_0, v000001876d67dc40_0, v000001876d67e3c0_0;
E_000001876d5f6170/3 .event anyedge, v000001876d67f680_0, v000001876d67e820_0, v000001876d67e280_0, v000001876d67e320_0;
E_000001876d5f6170/4 .event anyedge, v000001876d67f2c0_0, v000001876d67e640_0, v000001876d67ef00_0;
E_000001876d5f6170 .event/or E_000001876d5f6170/0, E_000001876d5f6170/1, E_000001876d5f6170/2, E_000001876d5f6170/3, E_000001876d5f6170/4;
L_000001876d6d3b90 .part v000001876d6781e0_0, 0, 1;
L_000001876d6d4770 .part v000001876d67de20_0, 31, 1;
L_000001876d6d3870 .part v000001876d67de20_0, 15, 1;
L_000001876d6d3370 .functor MUXZ 1, L_000001876d6d3870, L_000001876d6d4770, L_000001876d6d3b90, C4<>;
L_000001876d6d4630 .cmp/eq 32, v000001876d67de20_0, L_000001876d688e70;
L_000001876d6d37d0 .concat [ 1 1 1 1], L_000001876d688e28, L_000001876d688de0, L_000001876d6d4630, L_000001876d6d3370;
S_000001876d67cd20 .scope module, "instrreg" "flopenr" 13 99, 9 1 0, S_000001876d525260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000001876d5f5db0 .param/l "WIDTH" 0 9 8, +C4<00000000000000000000000000100000>;
v000001876d67f360_0 .net "clk", 0 0, v000001876d687740_0;  alias, 1 drivers
v000001876d67d920_0 .net "d", 31 0, L_000001876d5f9340;  alias, 1 drivers
v000001876d67ed20_0 .net "en", 0 0, L_000001876d687060;  alias, 1 drivers
v000001876d67edc0_0 .var "q", 31 0;
v000001876d67d9c0_0 .net "reset", 0 0, v000001876d6862a0_0;  alias, 1 drivers
S_000001876d67cb90 .scope module, "pcmux" "mux2" 13 93, 10 1 0, S_000001876d525260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001876d5f61f0 .param/l "WIDTH" 0 10 7, +C4<00000000000000000000000000100000>;
v000001876d67ee60_0 .net "d0", 31 0, v000001876d67e1e0_0;  alias, 1 drivers
v000001876d67f540_0 .net "d1", 31 0, L_000001876d6d41d0;  alias, 1 drivers
v000001876d67f5e0_0 .net "s", 0 0, L_000001876d6867a0;  alias, 1 drivers
v000001876d67da60_0 .net "y", 31 0, L_000001876d6d0b70;  alias, 1 drivers
L_000001876d6d0b70 .functor MUXZ 32, v000001876d67e1e0_0, L_000001876d6d41d0, L_000001876d6867a0, C4<>;
S_000001876d67d1d0 .scope module, "pcreg" "flopenr" 13 86, 9 1 0, S_000001876d525260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000001876d5f5e70 .param/l "WIDTH" 0 9 8, +C4<00000000000000000000000000100000>;
v000001876d67dce0_0 .net "clk", 0 0, v000001876d687740_0;  alias, 1 drivers
v000001876d67e0a0_0 .net "d", 31 0, L_000001876d6d41d0;  alias, 1 drivers
v000001876d67e140_0 .net "en", 0 0, L_000001876d5fa290;  alias, 1 drivers
v000001876d67e1e0_0 .var "q", 31 0;
v000001876d6805b0_0 .net "reset", 0 0, v000001876d6862a0_0;  alias, 1 drivers
S_000001876d67d680 .scope module, "ra1mux" "mux2" 13 112, 10 1 0, S_000001876d525260;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_000001876d5f69b0 .param/l "WIDTH" 0 10 7, +C4<00000000000000000000000000000100>;
v000001876d67fb10_0 .net "d0", 3 0, L_000001876d6d1610;  1 drivers
L_000001876d688a38 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001876d680510_0 .net "d1", 3 0, L_000001876d688a38;  1 drivers
v000001876d6814b0_0 .net "s", 0 0, L_000001876d6d1bb0;  1 drivers
v000001876d680fb0_0 .net "y", 3 0, L_000001876d6d0c10;  alias, 1 drivers
L_000001876d6d0c10 .functor MUXZ 4, L_000001876d6d1610, L_000001876d688a38, L_000001876d6d1bb0, C4<>;
S_000001876d67c870 .scope module, "ra2mux" "mux2" 13 118, 10 1 0, S_000001876d525260;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_000001876d5f66f0 .param/l "WIDTH" 0 10 7, +C4<00000000000000000000000000000100>;
v000001876d681050_0 .net "d0", 3 0, L_000001876d6d21f0;  1 drivers
v000001876d680d30_0 .net "d1", 3 0, L_000001876d6d0f30;  1 drivers
v000001876d680f10_0 .net "s", 0 0, L_000001876d6d1110;  1 drivers
v000001876d681410_0 .net "y", 3 0, L_000001876d6d0cb0;  alias, 1 drivers
L_000001876d6d0cb0 .functor MUXZ 4, L_000001876d6d21f0, L_000001876d6d0f30, L_000001876d6d1110, C4<>;
S_000001876d67ca00 .scope module, "rd1reg" "flopr" 13 143, 8 1 0, S_000001876d525260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001876d5f5d30 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v000001876d681550_0 .net "clk", 0 0, v000001876d687740_0;  alias, 1 drivers
v000001876d680330_0 .net "d", 31 0, L_000001876d6d2470;  alias, 1 drivers
v000001876d680bf0_0 .var "q", 31 0;
v000001876d67ff70_0 .net "reset", 0 0, v000001876d6862a0_0;  alias, 1 drivers
S_000001876d682b60 .scope module, "rd2reg" "flopr" 13 149, 8 1 0, S_000001876d525260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001876d5f5ff0 .param/l "WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
v000001876d680150_0 .net "clk", 0 0, v000001876d687740_0;  alias, 1 drivers
v000001876d67f890_0 .net "d", 31 0, L_000001876d6d2d30;  alias, 1 drivers
v000001876d6803d0_0 .var "q", 31 0;
v000001876d6815f0_0 .net "reset", 0 0, v000001876d6862a0_0;  alias, 1 drivers
S_000001876d681d50 .scope module, "resSrcmux" "mux2" 13 184, 10 1 0, S_000001876d525260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001876d5f67f0 .param/l "WIDTH" 0 10 7, +C4<00000000000000000000000000100000>;
v000001876d6810f0_0 .net "d0", 31 0, v000001876d679d90_0;  alias, 1 drivers
v000001876d681690_0 .net "d1", 31 0, v000001876d67de20_0;  alias, 1 drivers
v000001876d680a10_0 .net "s", 0 0, v000001876d67a290_0;  alias, 1 drivers
v000001876d67f9d0_0 .net "y", 31 0, L_000001876d6d3910;  alias, 1 drivers
L_000001876d6d3910 .functor MUXZ 32, v000001876d679d90_0, v000001876d67de20_0, v000001876d67a290_0, C4<>;
S_000001876d6818a0 .scope module, "rf" "regfile" 13 124, 18 1 0, S_000001876d525260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 1 "we4";
    .port_info 3 /INPUT 4 "ra1";
    .port_info 4 /INPUT 4 "ra2";
    .port_info 5 /INPUT 4 "wa3";
    .port_info 6 /INPUT 4 "wa4";
    .port_info 7 /INPUT 32 "wd3";
    .port_info 8 /INPUT 32 "wd4";
    .port_info 9 /INPUT 32 "r15";
    .port_info 10 /OUTPUT 32 "rd1";
    .port_info 11 /OUTPUT 32 "rd2";
L_000001876d688a80 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001876d67fe30_0 .net/2u *"_ivl_0", 3 0, L_000001876d688a80;  1 drivers
L_000001876d688b10 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001876d67fd90_0 .net/2u *"_ivl_12", 3 0, L_000001876d688b10;  1 drivers
v000001876d680470_0 .net *"_ivl_14", 0 0, L_000001876d6d2790;  1 drivers
v000001876d680970_0 .net *"_ivl_16", 31 0, L_000001876d6d1c50;  1 drivers
v000001876d6808d0_0 .net *"_ivl_18", 5 0, L_000001876d6d1390;  1 drivers
v000001876d6800b0_0 .net *"_ivl_2", 0 0, L_000001876d6d0a30;  1 drivers
L_000001876d688b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001876d681190_0 .net *"_ivl_21", 1 0, L_000001876d688b58;  1 drivers
v000001876d680650_0 .net *"_ivl_4", 31 0, L_000001876d6d1250;  1 drivers
v000001876d681730_0 .net *"_ivl_6", 5 0, L_000001876d6d12f0;  1 drivers
L_000001876d688ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001876d67fcf0_0 .net *"_ivl_9", 1 0, L_000001876d688ac8;  1 drivers
v000001876d680790_0 .net "clk", 0 0, v000001876d687740_0;  alias, 1 drivers
v000001876d67f930_0 .net "r15", 31 0, L_000001876d6d41d0;  alias, 1 drivers
v000001876d680ab0_0 .net "ra1", 3 0, L_000001876d6d0c10;  alias, 1 drivers
v000001876d6812d0_0 .net "ra2", 3 0, L_000001876d6d0cb0;  alias, 1 drivers
v000001876d67fa70_0 .net "rd1", 31 0, L_000001876d6d2470;  alias, 1 drivers
v000001876d681370_0 .net "rd2", 31 0, L_000001876d6d2d30;  alias, 1 drivers
v000001876d67fbb0 .array "rf", 0 14, 31 0;
v000001876d680b50_0 .net "wa3", 3 0, L_000001876d6d1430;  1 drivers
v000001876d67fed0_0 .net "wa4", 3 0, L_000001876d6d1570;  1 drivers
v000001876d67fc50_0 .net "wd3", 31 0, L_000001876d6d41d0;  alias, 1 drivers
v000001876d680010_0 .net "wd4", 31 0, v000001876d679e30_0;  alias, 1 drivers
v000001876d6801f0_0 .net "we3", 0 0, L_000001876d5f9f80;  alias, 1 drivers
v000001876d680dd0_0 .net "we4", 0 0, v000001876d678b70_0;  alias, 1 drivers
E_000001876d5f6230 .event posedge, v000001876d602d00_0;
L_000001876d6d0a30 .cmp/eq 4, L_000001876d6d0c10, L_000001876d688a80;
L_000001876d6d1250 .array/port v000001876d67fbb0, L_000001876d6d12f0;
L_000001876d6d12f0 .concat [ 4 2 0 0], L_000001876d6d0c10, L_000001876d688ac8;
L_000001876d6d2470 .functor MUXZ 32, L_000001876d6d1250, L_000001876d6d41d0, L_000001876d6d0a30, C4<>;
L_000001876d6d2790 .cmp/eq 4, L_000001876d6d0cb0, L_000001876d688b10;
L_000001876d6d1c50 .array/port v000001876d67fbb0, L_000001876d6d1390;
L_000001876d6d1390 .concat [ 4 2 0 0], L_000001876d6d0cb0, L_000001876d688b58;
L_000001876d6d2d30 .functor MUXZ 32, L_000001876d6d1c50, L_000001876d6d41d0, L_000001876d6d2790, C4<>;
S_000001876d682200 .scope module, "srcAmux" "mux3" 13 155, 15 1 0, S_000001876d525260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001876d5f64b0 .param/l "WIDTH" 0 15 8, +C4<00000000000000000000000000100000>;
v000001876d680290_0 .net *"_ivl_1", 0 0, L_000001876d6d1890;  1 drivers
v000001876d6806f0_0 .net *"_ivl_3", 0 0, L_000001876d6d1d90;  1 drivers
v000001876d680830_0 .net *"_ivl_4", 31 0, L_000001876d6d2b50;  1 drivers
v000001876d680c90_0 .net "d0", 31 0, v000001876d680bf0_0;  alias, 1 drivers
v000001876d681230_0 .net "d1", 31 0, v000001876d67e1e0_0;  alias, 1 drivers
v000001876d680e70_0 .net "d2", 31 0, v000001876d67aae0_0;  alias, 1 drivers
v000001876d684180_0 .net "s", 1 0, L_000001876d6872e0;  alias, 1 drivers
v000001876d683d20_0 .net "y", 31 0, L_000001876d6d26f0;  alias, 1 drivers
L_000001876d6d1890 .part L_000001876d6872e0, 1, 1;
L_000001876d6d1d90 .part L_000001876d6872e0, 0, 1;
L_000001876d6d2b50 .functor MUXZ 32, v000001876d680bf0_0, v000001876d67e1e0_0, L_000001876d6d1d90, C4<>;
L_000001876d6d26f0 .functor MUXZ 32, L_000001876d6d2b50, v000001876d67aae0_0, L_000001876d6d1890, C4<>;
S_000001876d6829d0 .scope module, "srcBmux" "mux3" 13 162, 15 1 0, S_000001876d525260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001876d5f6b70 .param/l "WIDTH" 0 15 8, +C4<00000000000000000000000000100000>;
v000001876d683dc0_0 .net *"_ivl_1", 0 0, L_000001876d6d2e70;  1 drivers
v000001876d684720_0 .net *"_ivl_3", 0 0, L_000001876d6d1930;  1 drivers
v000001876d686020_0 .net *"_ivl_4", 31 0, L_000001876d6d2f10;  1 drivers
v000001876d684220_0 .net "d0", 31 0, v000001876d6803d0_0;  alias, 1 drivers
v000001876d683f00_0 .net "d1", 31 0, v000001876d67dba0_0;  alias, 1 drivers
L_000001876d688ba0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001876d684e00_0 .net "d2", 31 0, L_000001876d688ba0;  1 drivers
v000001876d685d00_0 .net "s", 1 0, L_000001876d6863e0;  alias, 1 drivers
v000001876d684ae0_0 .net "y", 31 0, L_000001876d6d1b10;  alias, 1 drivers
L_000001876d6d2e70 .part L_000001876d6863e0, 1, 1;
L_000001876d6d1930 .part L_000001876d6863e0, 0, 1;
L_000001876d6d2f10 .functor MUXZ 32, v000001876d6803d0_0, v000001876d67dba0_0, L_000001876d6d1930, C4<>;
L_000001876d6d1b10 .functor MUXZ 32, L_000001876d6d2f10, L_000001876d688ba0, L_000001876d6d2e70, C4<>;
S_000001876d682cf0 .scope module, "mem" "mem" 3 99, 19 1 0, S_000001876d61e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001876d5f9340 .functor BUFZ 32, L_000001876d6d4270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001876d6865c0 .array "RAM", 0 63, 31 0;
v000001876d687560_0 .net *"_ivl_0", 31 0, L_000001876d6d4270;  1 drivers
v000001876d686840_0 .net *"_ivl_3", 29 0, L_000001876d6d4590;  1 drivers
v000001876d686b60_0 .net "a", 31 0, L_000001876d6d0b70;  alias, 1 drivers
v000001876d686660_0 .net "clk", 0 0, v000001876d687740_0;  alias, 1 drivers
v000001876d686340_0 .net "rd", 31 0, L_000001876d5f9340;  alias, 1 drivers
v000001876d686ac0_0 .net "wd", 31 0, v000001876d6803d0_0;  alias, 1 drivers
v000001876d687600_0 .net "we", 0 0, L_000001876d5f9730;  alias, 1 drivers
L_000001876d6d4270 .array/port v000001876d6865c0, L_000001876d6d4590;
L_000001876d6d4590 .part L_000001876d6d0b70, 2, 30;
    .scope S_000001876d55f480;
T_0 ;
    %wait E_000001876d5f5c30;
    %load/vec4 v000001876d678640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001876d6777e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001876d677b00_0;
    %assign/vec4 v000001876d6777e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001876d55f480;
T_1 ;
    %wait E_000001876d5f4d30;
    %load/vec4 v000001876d6777e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_1.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_1.7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_1.8, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_1.9, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
    %jmp T_1.11;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
    %jmp T_1.11;
T_1.1 ;
    %load/vec4 v000001876d676d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
    %jmp T_1.17;
T_1.12 ;
    %load/vec4 v000001876d677420_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
T_1.19 ;
    %jmp T_1.17;
T_1.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
    %jmp T_1.17;
T_1.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
    %jmp T_1.17;
T_1.15 ;
    %load/vec4 v000001876d677420_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
T_1.21 ;
    %jmp T_1.17;
T_1.17 ;
    %pop/vec4 1;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v000001876d677420_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
    %jmp T_1.25;
T_1.22 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
    %jmp T_1.25;
T_1.23 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %jmp T_1.11;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
    %jmp T_1.11;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001876d677b00_0, 0, 4;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001876d55f480;
T_2 ;
    %wait E_000001876d5f4cf0;
    %load/vec4 v000001876d6777e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v000001876d677ce0_0, 0, 13;
    %jmp T_2.11;
T_2.0 ;
    %pushi/vec4 4428, 0, 13;
    %store/vec4 v000001876d677ce0_0, 0, 13;
    %jmp T_2.11;
T_2.1 ;
    %pushi/vec4 76, 0, 13;
    %store/vec4 v000001876d677ce0_0, 0, 13;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 65, 0, 13;
    %store/vec4 v000001876d677ce0_0, 0, 13;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 67, 0, 13;
    %store/vec4 v000001876d677ce0_0, 0, 13;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 514, 0, 13;
    %store/vec4 v000001876d677ce0_0, 0, 13;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 66, 0, 13;
    %store/vec4 v000001876d677ce0_0, 0, 13;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 130, 0, 13;
    %store/vec4 v000001876d677ce0_0, 0, 13;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 1154, 0, 13;
    %store/vec4 v000001876d677ce0_0, 0, 13;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 674, 0, 13;
    %store/vec4 v000001876d677ce0_0, 0, 13;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2130, 0, 13;
    %store/vec4 v000001876d677ce0_0, 0, 13;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001876d560b70;
T_3 ;
    %wait E_000001876d5f4cb0;
    %load/vec4 v000001876d677920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001876d678c10_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000001876d676a20_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v000001876d678500_0;
    %parti/s 3, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001876d677880_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001876d678b70_0, 0, 1;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001876d677880_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001876d678b70_0, 0, 1;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001876d677880_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001876d678b70_0, 0, 1;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001876d677880_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001876d678b70_0, 0, 1;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001876d678500_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001876d677880_0, 0, 3;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001876d677880_0, 0, 3;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001876d677880_0, 0, 3;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001876d677880_0, 0, 3;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001876d677880_0, 0, 3;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001876d678b70_0, 0, 1;
T_3.5 ;
    %load/vec4 v000001876d678500_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001876d678460_0, 4, 1;
    %load/vec4 v000001876d678500_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001876d677880_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001876d677880_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001876d678460_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001876d67a290_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001876d6781e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001876d678280_0, 0, 2;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001876d678c10_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.17, 4;
    %load/vec4 v000001876d678500_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001876d6781e0_0, 0, 2;
    %jmp T_3.24;
T_3.19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001876d6781e0_0, 0, 2;
    %jmp T_3.24;
T_3.20 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001876d6781e0_0, 0, 2;
    %jmp T_3.24;
T_3.21 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001876d6781e0_0, 0, 2;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001876d6781e0_0, 0, 2;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %load/vec4 v000001876d678500_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001876d678280_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001876d678280_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001876d67a290_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001876d677880_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001876d678460_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001876d678b70_0, 0, 1;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001876d677880_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001876d678460_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001876d6781e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001876d678280_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001876d67a290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001876d678b70_0, 0, 1;
T_3.18 ;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001876d677880_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001876d678460_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001876d6781e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001876d678280_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001876d67a290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001876d678b70_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001876d52d250;
T_4 ;
    %wait E_000001876d5f5c30;
    %load/vec4 v000001876d6010e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001876d600fa0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001876d601f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001876d602c60_0;
    %assign/vec4 v000001876d600fa0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001876d52d3e0;
T_5 ;
    %wait E_000001876d5f5c30;
    %load/vec4 v000001876d601720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001876d601680_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001876d6015e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001876d601220_0;
    %assign/vec4 v000001876d601680_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001876d519d70;
T_6 ;
    %wait E_000001876d5f5c30;
    %load/vec4 v000001876d602bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001876d601ea0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001876d601cc0_0;
    %assign/vec4 v000001876d601ea0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001876d519be0;
T_7 ;
    %wait E_000001876d5f5bb0;
    %load/vec4 v000001876d601360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001876d601540_0, 0, 1;
    %jmp T_7.16;
T_7.0 ;
    %load/vec4 v000001876d600f00_0;
    %store/vec4 v000001876d601540_0, 0, 1;
    %jmp T_7.16;
T_7.1 ;
    %load/vec4 v000001876d600f00_0;
    %inv;
    %store/vec4 v000001876d601540_0, 0, 1;
    %jmp T_7.16;
T_7.2 ;
    %load/vec4 v000001876d6026c0_0;
    %store/vec4 v000001876d601540_0, 0, 1;
    %jmp T_7.16;
T_7.3 ;
    %load/vec4 v000001876d6026c0_0;
    %inv;
    %store/vec4 v000001876d601540_0, 0, 1;
    %jmp T_7.16;
T_7.4 ;
    %load/vec4 v000001876d602940_0;
    %store/vec4 v000001876d601540_0, 0, 1;
    %jmp T_7.16;
T_7.5 ;
    %load/vec4 v000001876d602940_0;
    %inv;
    %store/vec4 v000001876d601540_0, 0, 1;
    %jmp T_7.16;
T_7.6 ;
    %load/vec4 v000001876d601c20_0;
    %store/vec4 v000001876d601540_0, 0, 1;
    %jmp T_7.16;
T_7.7 ;
    %load/vec4 v000001876d601c20_0;
    %inv;
    %store/vec4 v000001876d601540_0, 0, 1;
    %jmp T_7.16;
T_7.8 ;
    %load/vec4 v000001876d6026c0_0;
    %load/vec4 v000001876d600f00_0;
    %inv;
    %and;
    %store/vec4 v000001876d601540_0, 0, 1;
    %jmp T_7.16;
T_7.9 ;
    %load/vec4 v000001876d6026c0_0;
    %load/vec4 v000001876d600f00_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v000001876d601540_0, 0, 1;
    %jmp T_7.16;
T_7.10 ;
    %load/vec4 v000001876d601b80_0;
    %store/vec4 v000001876d601540_0, 0, 1;
    %jmp T_7.16;
T_7.11 ;
    %load/vec4 v000001876d601b80_0;
    %inv;
    %store/vec4 v000001876d601540_0, 0, 1;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v000001876d600f00_0;
    %inv;
    %load/vec4 v000001876d601b80_0;
    %and;
    %store/vec4 v000001876d601540_0, 0, 1;
    %jmp T_7.16;
T_7.13 ;
    %load/vec4 v000001876d600f00_0;
    %inv;
    %load/vec4 v000001876d601b80_0;
    %and;
    %inv;
    %store/vec4 v000001876d601540_0, 0, 1;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001876d601540_0, 0, 1;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001876d67d1d0;
T_8 ;
    %wait E_000001876d5f5c30;
    %load/vec4 v000001876d6805b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001876d67e1e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001876d67e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001876d67e0a0_0;
    %assign/vec4 v000001876d67e1e0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001876d67cd20;
T_9 ;
    %wait E_000001876d5f5c30;
    %load/vec4 v000001876d67d9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001876d67edc0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001876d67ed20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001876d67d920_0;
    %assign/vec4 v000001876d67edc0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001876d67d360;
T_10 ;
    %wait E_000001876d5f5c30;
    %load/vec4 v000001876d67efa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001876d67df60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001876d67dd80_0;
    %assign/vec4 v000001876d67df60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001876d6818a0;
T_11 ;
    %wait E_000001876d5f6230;
    %load/vec4 v000001876d6801f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001876d67fc50_0;
    %load/vec4 v000001876d680b50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001876d67fbb0, 0, 4;
T_11.0 ;
    %load/vec4 v000001876d680dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001876d680010_0;
    %load/vec4 v000001876d67fed0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001876d67fbb0, 0, 4;
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001876d67ceb0;
T_12 ;
    %wait E_000001876d5f6470;
    %load/vec4 v000001876d67e6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001876d67dba0_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001876d67ec80_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001876d67dba0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001876d67ec80_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001876d67dba0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v000001876d67ec80_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v000001876d67ec80_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v000001876d67dba0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001876d67ca00;
T_13 ;
    %wait E_000001876d5f5c30;
    %load/vec4 v000001876d67ff70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001876d680bf0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001876d680330_0;
    %assign/vec4 v000001876d680bf0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001876d682b60;
T_14 ;
    %wait E_000001876d5f5c30;
    %load/vec4 v000001876d6815f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001876d6803d0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001876d67f890_0;
    %assign/vec4 v000001876d6803d0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001876d525550;
T_15 ;
    %wait E_000001876d5f4db0;
    %load/vec4 v000001876d679610_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/x;
    %jmp/1 T_15.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_15.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_15.2, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_15.3, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/x;
    %jmp/1 T_15.4, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_15.5, 4;
    %jmp T_15.6;
T_15.0 ;
    %load/vec4 v000001876d67c480_0;
    %pad/u 32;
    %store/vec4 v000001876d679d90_0, 0, 32;
    %jmp T_15.6;
T_15.1 ;
    %load/vec4 v000001876d67b620_0;
    %load/vec4 v000001876d67aea0_0;
    %and;
    %store/vec4 v000001876d679d90_0, 0, 32;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v000001876d67b620_0;
    %load/vec4 v000001876d67aea0_0;
    %or;
    %store/vec4 v000001876d679d90_0, 0, 32;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v000001876d67b620_0;
    %load/vec4 v000001876d67aea0_0;
    %mul;
    %store/vec4 v000001876d679d90_0, 0, 32;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v000001876d67b620_0;
    %pad/u 64;
    %load/vec4 v000001876d67aea0_0;
    %pad/u 64;
    %mul;
    %split/vec4 32;
    %store/vec4 v000001876d679e30_0, 0, 32;
    %store/vec4 v000001876d679d90_0, 0, 32;
    %jmp T_15.6;
T_15.5 ;
    %load/vec4 v000001876d67bf80_0;
    %pad/s 64;
    %load/vec4 v000001876d67c0c0_0;
    %pad/s 64;
    %mul;
    %split/vec4 32;
    %store/vec4 v000001876d679e30_0, 0, 32;
    %store/vec4 v000001876d679d90_0, 0, 32;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001876d67d4f0;
T_16 ;
    %wait E_000001876d5f6170;
    %load/vec4 v000001876d67eaa0_0;
    %store/vec4 v000001876d67e280_0, 0, 2;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %load/vec4 v000001876d67e460_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v000001876d67e460_0;
    %parti/s 1, 15, 5;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v000001876d67ebe0_0, 0, 1;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.2, 8;
    %load/vec4 v000001876d67dec0_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_16.3, 8;
T_16.2 ; End of true expr.
    %load/vec4 v000001876d67dec0_0;
    %parti/s 1, 15, 5;
    %jmp/0 T_16.3, 8;
 ; End of false expr.
    %blend;
T_16.3;
    %store/vec4 v000001876d67f4a0_0, 0, 1;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.4, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001876d67e460_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.5, 8;
T_16.4 ; End of true expr.
    %pushi/vec4 0, 0, 27;
    %load/vec4 v000001876d67e460_0;
    %parti/s 5, 10, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_16.5, 8;
 ; End of false expr.
    %blend;
T_16.5;
    %store/vec4 v000001876d67e500_0, 0, 32;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.6, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001876d67dec0_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.7, 8;
T_16.6 ; End of true expr.
    %pushi/vec4 0, 0, 27;
    %load/vec4 v000001876d67dec0_0;
    %parti/s 5, 10, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_16.7, 8;
 ; End of false expr.
    %blend;
T_16.7;
    %store/vec4 v000001876d67e8c0_0, 0, 32;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.8, 8;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v000001876d67e460_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.9, 8;
T_16.8 ; End of true expr.
    %pushi/vec4 1, 0, 22;
    %load/vec4 v000001876d67e460_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_16.9, 8;
 ; End of false expr.
    %blend;
T_16.9;
    %store/vec4 v000001876d67ea00_0, 0, 32;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.10, 8;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v000001876d67dec0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.11, 8;
T_16.10 ; End of true expr.
    %pushi/vec4 1, 0, 22;
    %load/vec4 v000001876d67dec0_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_16.11, 8;
 ; End of false expr.
    %blend;
T_16.11;
    %store/vec4 v000001876d67e5a0_0, 0, 32;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 1, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %load/vec4 v000001876d67e460_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001876d67dec0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001876d67e460_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001876d67dec0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.14, 9;
    %load/vec4 v000001876d67e460_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.16, 8;
    %load/vec4 v000001876d67f4a0_0;
    %jmp/1 T_16.17, 8;
T_16.16 ; End of true expr.
    %load/vec4 v000001876d67ebe0_0;
    %jmp/0 T_16.17, 8;
 ; End of false expr.
    %blend;
T_16.17;
    %store/vec4 v000001876d67ef00_0, 0, 1;
    %load/vec4 v000001876d67e460_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.18, 8;
    %load/vec4 v000001876d67e8c0_0;
    %jmp/1 T_16.19, 8;
T_16.18 ; End of true expr.
    %load/vec4 v000001876d67e500_0;
    %jmp/0 T_16.19, 8;
 ; End of false expr.
    %blend;
T_16.19;
    %store/vec4 v000001876d67e820_0, 0, 32;
    %load/vec4 v000001876d67e460_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.20, 8;
    %load/vec4 v000001876d67e5a0_0;
    %jmp/1 T_16.21, 8;
T_16.20 ; End of true expr.
    %load/vec4 v000001876d67ea00_0;
    %jmp/0 T_16.21, 8;
 ; End of false expr.
    %blend;
T_16.21;
    %store/vec4 v000001876d67dc40_0, 0, 32;
    %jmp T_16.15;
T_16.14 ;
    %load/vec4 v000001876d67e460_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001876d67dec0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001876d67ebe0_0;
    %load/vec4 v000001876d67f4a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001876d67e500_0;
    %load/vec4 v000001876d67e8c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001876d67ea00_0;
    %load/vec4 v000001876d67e5a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.22, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001876d67ef00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001876d67e820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001876d67dc40_0, 0, 32;
    %jmp T_16.23;
T_16.22 ;
    %load/vec4 v000001876d67e8c0_0;
    %load/vec4 v000001876d67e500_0;
    %cmp/u;
    %jmp/0xz  T_16.24, 5;
    %load/vec4 v000001876d67e500_0;
    %store/vec4 v000001876d67e820_0, 0, 32;
    %load/vec4 v000001876d67e5a0_0;
    %load/vec4 v000001876d67e500_0;
    %load/vec4 v000001876d67e8c0_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001876d67e5a0_0, 0, 32;
    %jmp T_16.25;
T_16.24 ;
    %load/vec4 v000001876d67e8c0_0;
    %store/vec4 v000001876d67e820_0, 0, 32;
    %load/vec4 v000001876d67ea00_0;
    %load/vec4 v000001876d67e8c0_0;
    %load/vec4 v000001876d67e500_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001876d67ea00_0, 0, 32;
T_16.25 ;
    %load/vec4 v000001876d67ebe0_0;
    %load/vec4 v000001876d67f4a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v000001876d67f180_0, 0, 1;
    %load/vec4 v000001876d67f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.26, 8;
    %load/vec4 v000001876d67e5a0_0;
    %load/vec4 v000001876d67ea00_0;
    %cmp/u;
    %jmp/0xz  T_16.28, 5;
    %load/vec4 v000001876d67ea00_0;
    %load/vec4 v000001876d67e5a0_0;
    %sub;
    %store/vec4 v000001876d67dc40_0, 0, 32;
    %load/vec4 v000001876d67ebe0_0;
    %store/vec4 v000001876d67ef00_0, 0, 1;
    %jmp T_16.29;
T_16.28 ;
    %load/vec4 v000001876d67e5a0_0;
    %load/vec4 v000001876d67ea00_0;
    %sub;
    %store/vec4 v000001876d67dc40_0, 0, 32;
    %load/vec4 v000001876d67f4a0_0;
    %store/vec4 v000001876d67ef00_0, 0, 1;
T_16.29 ;
    %jmp T_16.27;
T_16.26 ;
    %load/vec4 v000001876d67ea00_0;
    %load/vec4 v000001876d67e5a0_0;
    %add;
    %store/vec4 v000001876d67dc40_0, 0, 32;
    %load/vec4 v000001876d67ebe0_0;
    %store/vec4 v000001876d67ef00_0, 0, 1;
T_16.27 ;
    %load/vec4 v000001876d67f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.30, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001876d67f680_0, 0, 32;
    %load/vec4 v000001876d67dc40_0;
    %pad/u 48;
    %store/vec4 v000001876d67e3c0_0, 0, 48;
T_16.32 ;
    %load/vec4 v000001876d67e3c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_16.33, 8;
    %load/vec4 v000001876d67e3c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001876d67e3c0_0, 0, 48;
    %load/vec4 v000001876d67f680_0;
    %addi 1, 0, 32;
    %store/vec4 v000001876d67f680_0, 0, 32;
    %jmp T_16.32;
T_16.33 ;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v000001876d67f680_0;
    %sub;
    %store/vec4 v000001876d67f680_0, 0, 32;
    %load/vec4 v000001876d67dc40_0;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.34, 8;
    %pushi/vec4 23, 0, 32;
    %jmp/1 T_16.35, 8;
T_16.34 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_16.35, 8;
 ; End of false expr.
    %blend;
T_16.35;
    %load/vec4 v000001876d67f680_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001876d67dc40_0, 0, 32;
    %load/vec4 v000001876d67e820_0;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.36, 8;
    %pushi/vec4 23, 0, 32;
    %jmp/1 T_16.37, 8;
T_16.36 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_16.37, 8;
 ; End of false expr.
    %blend;
T_16.37;
    %load/vec4 v000001876d67f680_0;
    %sub;
    %sub;
    %store/vec4 v000001876d67e820_0, 0, 32;
    %jmp T_16.31;
T_16.30 ;
    %load/vec4 v000001876d67e280_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001876d67dc40_0;
    %parti/s 1, 24, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001876d67e280_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v000001876d67dc40_0;
    %parti/s 1, 11, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.38, 9;
    %load/vec4 v000001876d67dc40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001876d67dc40_0, 0, 32;
    %load/vec4 v000001876d67e820_0;
    %addi 1, 0, 32;
    %store/vec4 v000001876d67e820_0, 0, 32;
T_16.38 ;
T_16.31 ;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.40, 8;
    %load/vec4 v000001876d67dc40_0;
    %parti/s 23, 0, 2;
    %pad/u 32;
    %jmp/1 T_16.41, 8;
T_16.40 ; End of true expr.
    %load/vec4 v000001876d67dc40_0;
    %parti/s 10, 0, 2;
    %pad/u 32;
    %jmp/0 T_16.41, 8;
 ; End of false expr.
    %blend;
T_16.41;
    %store/vec4 v000001876d67dc40_0, 0, 32;
T_16.23 ;
T_16.15 ;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v000001876d67e460_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000001876d67dec0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_16.42, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001876d67ef00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001876d67e820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001876d67dc40_0, 0, 32;
    %jmp T_16.43;
T_16.42 ;
    %load/vec4 v000001876d67e500_0;
    %load/vec4 v000001876d67e8c0_0;
    %add;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.44, 8;
    %pushi/vec4 127, 0, 32;
    %jmp/1 T_16.45, 8;
T_16.44 ; End of true expr.
    %pushi/vec4 15, 0, 32;
    %jmp/0 T_16.45, 8;
 ; End of false expr.
    %blend;
T_16.45;
    %sub;
    %store/vec4 v000001876d67e820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001876d67e320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001876d67f2c0_0, 0, 32;
T_16.46 ;
    %load/vec4 v000001876d67ea00_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_16.47, 8;
    %load/vec4 v000001876d67ea00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001876d67ea00_0, 0, 32;
    %load/vec4 v000001876d67e320_0;
    %addi 1, 0, 32;
    %store/vec4 v000001876d67e320_0, 0, 32;
    %jmp T_16.46;
T_16.47 ;
T_16.48 ;
    %load/vec4 v000001876d67e5a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_16.49, 8;
    %load/vec4 v000001876d67e5a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001876d67e5a0_0, 0, 32;
    %load/vec4 v000001876d67f2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001876d67f2c0_0, 0, 32;
    %jmp T_16.48;
T_16.49 ;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.50, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001876d67ea00_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001876d67e5a0_0;
    %concat/vec4; draw_concat_vec4
    %mul;
    %store/vec4 v000001876d67e640_0, 0, 48;
    %jmp T_16.51;
T_16.50 ;
    %load/vec4 v000001876d67ea00_0;
    %pad/u 48;
    %load/vec4 v000001876d67e5a0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v000001876d67e640_0, 0, 48;
T_16.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001876d67f680_0, 0, 32;
    %load/vec4 v000001876d67e640_0;
    %store/vec4 v000001876d67e3c0_0, 0, 48;
T_16.52 ;
    %load/vec4 v000001876d67e3c0_0;
    %parti/s 1, 47, 7;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_16.53, 8;
    %load/vec4 v000001876d67e3c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001876d67e3c0_0, 0, 48;
    %load/vec4 v000001876d67f680_0;
    %addi 1, 0, 32;
    %store/vec4 v000001876d67f680_0, 0, 32;
    %jmp T_16.52;
T_16.53 ;
    %pushi/vec4 47, 0, 32;
    %load/vec4 v000001876d67f680_0;
    %sub;
    %store/vec4 v000001876d67f680_0, 0, 32;
    %load/vec4 v000001876d67f680_0;
    %addi 1, 0, 32;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.56, 8;
    %pushi/vec4 23, 0, 32;
    %jmp/1 T_16.57, 8;
T_16.56 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_16.57, 8;
 ; End of false expr.
    %blend;
T_16.57;
    %load/vec4 v000001876d67e320_0;
    %sub;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.58, 8;
    %pushi/vec4 23, 0, 32;
    %jmp/1 T_16.59, 8;
T_16.58 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_16.59, 8;
 ; End of false expr.
    %blend;
T_16.59;
    %add;
    %load/vec4 v000001876d67f2c0_0;
    %sub;
    %sub;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_16.54, 5;
    %load/vec4 v000001876d67e820_0;
    %addi 1, 0, 32;
    %store/vec4 v000001876d67e820_0, 0, 32;
T_16.54 ;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.62, 8;
    %pushi/vec4 23, 0, 32;
    %jmp/1 T_16.63, 8;
T_16.62 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_16.63, 8;
 ; End of false expr.
    %blend;
T_16.63;
    %load/vec4 v000001876d67f680_0;
    %cmp/u;
    %jmp/0xz  T_16.60, 5;
    %load/vec4 v000001876d67e640_0;
    %load/vec4 v000001876d67f680_0;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.64, 8;
    %pushi/vec4 23, 0, 32;
    %jmp/1 T_16.65, 8;
T_16.64 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_16.65, 8;
 ; End of false expr.
    %blend;
T_16.65;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001876d67e640_0, 0, 48;
T_16.60 ;
    %load/vec4 v000001876d67f680_0;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.68, 8;
    %pushi/vec4 23, 0, 32;
    %jmp/1 T_16.69, 8;
T_16.68 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_16.69, 8;
 ; End of false expr.
    %blend;
T_16.69;
    %cmp/u;
    %jmp/0xz  T_16.66, 5;
    %load/vec4 v000001876d67e640_0;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.70, 8;
    %pushi/vec4 23, 0, 32;
    %jmp/1 T_16.71, 8;
T_16.70 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_16.71, 8;
 ; End of false expr.
    %blend;
T_16.71;
    %load/vec4 v000001876d67f680_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001876d67e640_0, 0, 48;
T_16.66 ;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.72, 8;
    %load/vec4 v000001876d67e640_0;
    %parti/s 23, 0, 2;
    %pad/u 32;
    %jmp/1 T_16.73, 8;
T_16.72 ; End of true expr.
    %load/vec4 v000001876d67e640_0;
    %parti/s 10, 0, 2;
    %pad/u 32;
    %jmp/0 T_16.73, 8;
 ; End of false expr.
    %blend;
T_16.73;
    %store/vec4 v000001876d67dc40_0, 0, 32;
    %load/vec4 v000001876d67ebe0_0;
    %load/vec4 v000001876d67f4a0_0;
    %xor;
    %store/vec4 v000001876d67ef00_0, 0, 1;
T_16.43 ;
T_16.13 ;
    %load/vec4 v000001876d67eaa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.74, 8;
    %load/vec4 v000001876d67ef00_0;
    %load/vec4 v000001876d67e820_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001876d67dc40_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.75, 8;
T_16.74 ; End of true expr.
    %load/vec4 v000001876d67ef00_0;
    %load/vec4 v000001876d67e820_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001876d67dc40_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %jmp/0 T_16.75, 8;
 ; End of false expr.
    %blend;
T_16.75;
    %store/vec4 v000001876d67de20_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001876d67d040;
T_17 ;
    %wait E_000001876d5f5c30;
    %load/vec4 v000001876d67b080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001876d67aae0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001876d67aa40_0;
    %assign/vec4 v000001876d67aae0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001876d682cf0;
T_18 ;
    %vpi_call 19 14 "$readmemh", "memfile3.asm", v000001876d6865c0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_000001876d682cf0;
T_19 ;
    %wait E_000001876d5f6230;
    %load/vec4 v000001876d687600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000001876d686ac0_0;
    %load/vec4 v000001876d686b60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001876d6865c0, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001876d618b80;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001876d6862a0_0, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001876d686ca0_0, 0, 32;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001876d6862a0_0, 0;
    %end;
    .thread T_20;
    .scope S_000001876d618b80;
T_21 ;
    %load/vec4 v000001876d6862a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000001876d686ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001876d686ca0_0, 0, 32;
T_21.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001876d687740_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001876d687740_0, 0;
    %delay 5, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_000001876d618b80;
T_22 ;
    %wait E_000001876d5f4730;
    %load/vec4 v000001876d687240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000001876d686480_0;
    %dup/vec4;
    %pushi/vec4 200, 0, 32;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 204, 0, 32;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 208, 0, 32;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 212, 0, 32;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 216, 0, 32;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 220, 0, 32;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 224, 0, 32;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 228, 0, 32;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 232, 0, 32;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %vpi_call 2 109 "$display", "Simulation failed default" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 111 "$finish" {0 0 0};
    %jmp T_22.12;
T_22.2 ;
    %load/vec4 v000001876d6860c0_0;
    %cmpi/ne 1166403072, 0, 32;
    %jmp/0xz  T_22.13, 6;
    %vpi_call 2 37 "$display", "Simulation failed VADD" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
T_22.13 ;
    %jmp T_22.12;
T_22.3 ;
    %load/vec4 v000001876d6860c0_0;
    %cmpi/ne 1170786048, 0, 32;
    %jmp/0xz  T_22.15, 6;
    %vpi_call 2 44 "$display", "Simulation failed VMUL" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
T_22.15 ;
    %jmp T_22.12;
T_22.4 ;
    %load/vec4 v000001876d6860c0_0;
    %cmpi/ne 2623978496, 0, 32;
    %jmp/0xz  T_22.17, 6;
    %vpi_call 2 51 "$display", "Simulation failed UMULL 1" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
T_22.17 ;
    %jmp T_22.12;
T_22.5 ;
    %load/vec4 v000001876d6860c0_0;
    %cmpi/ne 1073741824, 0, 32;
    %jmp/0xz  T_22.19, 6;
    %vpi_call 2 58 "$display", "Simulation failed UMULL 2" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
T_22.19 ;
    %jmp T_22.12;
T_22.6 ;
    %load/vec4 v000001876d6860c0_0;
    %cmpi/ne 197945088, 0, 32;
    %jmp/0xz  T_22.21, 6;
    %vpi_call 2 65 "$display", "Simulation failed SMULL 1" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 67 "$finish" {0 0 0};
T_22.21 ;
    %jmp T_22.12;
T_22.7 ;
    %load/vec4 v000001876d6860c0_0;
    %cmpi/ne 1073741824, 0, 32;
    %jmp/0xz  T_22.23, 6;
    %vpi_call 2 72 "$display", "Simulation failed SMULL 2" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
T_22.23 ;
    %jmp T_22.12;
T_22.8 ;
    %load/vec4 v000001876d6860c0_0;
    %cmpi/ne 16448, 0, 32;
    %jmp/0xz  T_22.25, 6;
    %vpi_call 2 79 "$display", "Simulation failed VADDH" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 81 "$finish" {0 0 0};
T_22.25 ;
    %jmp T_22.12;
T_22.9 ;
    %load/vec4 v000001876d6860c0_0;
    %cmpi/ne 14976, 0, 32;
    %jmp/0xz  T_22.27, 6;
    %vpi_call 2 86 "$display", "Simulation failed VMULH" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 88 "$finish" {0 0 0};
    %jmp T_22.28;
T_22.27 ;
    %vpi_call 2 91 "$display", "Simulation succeeded" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 93 "$finish" {0 0 0};
T_22.28 ;
    %jmp T_22.12;
T_22.10 ;
    %load/vec4 v000001876d6860c0_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_22.29, 6;
    %vpi_call 2 98 "$display", "Simulation failed VADDS" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 100 "$finish" {0 0 0};
    %jmp T_22.30;
T_22.29 ;
    %load/vec4 v000001876d6860c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.31, 6;
    %vpi_call 2 103 "$display", "Simulation succeeded" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 105 "$finish" {0 0 0};
T_22.31 ;
T_22.30 ;
    %jmp T_22.12;
T_22.12 ;
    %pop/vec4 1;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001876d618b80;
T_23 ;
    %vpi_call 2 116 "$dumpfile", "arm_multi.vcd" {0 0 0};
    %vpi_call 2 117 "$dumpvars" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    ".\arm_multi.v";
    "./arm.v";
    "./controller.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopr.v";
    "./flopenr.v";
    "./mux2.v";
    "./decode.v";
    "./mainfsm.v";
    "./datapath.v";
    "./alu.v";
    "./mux3.v";
    "./extend.v";
    "./fpu.v";
    "./regfile.v";
    "./mem.v";
