DSCH 2.6c
VERSION 11/19/2021 11:18:27 PM
BB(1,1,159,69)
SYM  #button1
BB(1,1,10,9)
TITLE 5 5  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(2,2,6,6,r)
VIS 1
PIN(10,5,0.000,0.000)A
LIG(9,5,10,5)
LIG(1,9,1,1)
LIG(9,9,1,9)
LIG(9,1,9,9)
LIG(1,1,9,1)
LIG(2,8,2,2)
LIG(8,8,2,8)
LIG(8,2,8,8)
LIG(2,2,8,2)
FSYM
SYM  #button2
BB(1,21,10,29)
TITLE 5 25  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(2,22,6,6,r)
VIS 1
PIN(10,25,0.000,0.000)B
LIG(9,25,10,25)
LIG(1,29,1,21)
LIG(9,29,1,29)
LIG(9,21,9,29)
LIG(1,21,9,21)
LIG(2,28,2,22)
LIG(8,28,2,28)
LIG(8,22,8,28)
LIG(2,22,8,22)
FSYM
SYM  #button3
BB(1,41,10,49)
TITLE 5 45  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(2,42,6,6,r)
VIS 1
PIN(10,45,0.000,0.000)C
LIG(9,45,10,45)
LIG(1,49,1,41)
LIG(9,49,1,49)
LIG(9,41,9,49)
LIG(1,41,9,41)
LIG(2,48,2,42)
LIG(8,48,2,48)
LIG(8,42,8,48)
LIG(2,42,8,42)
FSYM
SYM  #button4
BB(1,61,10,69)
TITLE 5 65  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(2,62,6,6,r)
VIS 1
PIN(10,65,0.000,0.000)P
LIG(9,65,10,65)
LIG(1,69,1,61)
LIG(9,69,1,69)
LIG(9,61,9,69)
LIG(1,61,9,61)
LIG(2,68,2,62)
LIG(8,68,2,68)
LIG(8,62,8,68)
LIG(2,62,8,62)
FSYM
SYM  #xor2
BB(50,5,85,25)
TITLE 67 15  #^
MODEL 602
PROP                                                                                                                                                                                                           
REC(-45,-5,0,0,)
VIS 0
PIN(50,10,0.000,0.000)a
PIN(50,20,0.000,0.000)b
PIN(85,15,0.090,0.070)out
LIG(58,22,54,25)
LIG(62,22,58,25)
LIG(78,15,85,15)
LIG(77,17,74,21)
LIG(78,15,77,17)
LIG(77,13,78,15)
LIG(74,9,77,13)
LIG(69,6,74,9)
LIG(74,21,69,24)
LIG(69,24,58,25)
LIG(58,5,69,6)
LIG(64,18,62,22)
LIG(58,5,62,8)
LIG(62,8,64,12)
LIG(64,12,65,15)
LIG(65,15,64,18)
LIG(54,5,58,8)
LIG(58,8,60,12)
LIG(60,12,61,15)
LIG(61,15,60,18)
LIG(60,18,58,22)
LIG(50,10,59,10)
LIG(50,20,59,20)
VLG  xor xor2(out,a,b);
FSYM
SYM  #xor2
BB(50,45,85,65)
TITLE 67 55  #^
MODEL 602
PROP                                                                                                                                                                                                           
REC(-20,-5,0,0,)
VIS 0
PIN(50,50,0.000,0.000)a
PIN(50,60,0.000,0.000)b
PIN(85,55,0.090,0.070)out
LIG(58,62,54,65)
LIG(62,62,58,65)
LIG(78,55,85,55)
LIG(77,57,74,61)
LIG(78,55,77,57)
LIG(77,53,78,55)
LIG(74,49,77,53)
LIG(69,46,74,49)
LIG(74,61,69,64)
LIG(69,64,58,65)
LIG(58,45,69,46)
LIG(64,58,62,62)
LIG(58,45,62,48)
LIG(62,48,64,52)
LIG(64,52,65,55)
LIG(65,55,64,58)
LIG(54,45,58,48)
LIG(58,48,60,52)
LIG(60,52,61,55)
LIG(61,55,60,58)
LIG(60,58,58,62)
LIG(50,50,59,50)
LIG(50,60,59,60)
VLG  xor xor2(out,a,b);
FSYM
SYM  #xor2
BB(110,25,145,45)
TITLE 127 35  #^
MODEL 602
PROP                                                                                                                                                                                                           
REC(25,5,0,0,)
VIS 0
PIN(110,30,0.000,0.000)a
PIN(110,40,0.000,0.000)b
PIN(145,35,0.090,0.070)out
LIG(118,42,114,45)
LIG(122,42,118,45)
LIG(138,35,145,35)
LIG(137,37,134,41)
LIG(138,35,137,37)
LIG(137,33,138,35)
LIG(134,29,137,33)
LIG(129,26,134,29)
LIG(134,41,129,44)
LIG(129,44,118,45)
LIG(118,25,129,26)
LIG(124,38,122,42)
LIG(118,25,122,28)
LIG(122,28,124,32)
LIG(124,32,125,35)
LIG(125,35,124,38)
LIG(114,25,118,28)
LIG(118,28,120,32)
LIG(120,32,121,35)
LIG(121,35,120,38)
LIG(120,38,118,42)
LIG(110,30,119,30)
LIG(110,40,119,40)
VLG  xor xor2(out,a,b);
FSYM
SYM  #light1
BB(153,20,159,34)
TITLE 155 34  #light
MODEL 49
PROP                                                                                                                                                                                                           
REC(154,21,4,4,r)
VIS 1
PIN(155,35,0.000,0.000)Error
LIG(158,26,158,21)
LIG(158,21,157,20)
LIG(154,21,154,26)
LIG(157,31,157,28)
LIG(156,31,159,31)
LIG(156,33,158,31)
LIG(157,33,159,31)
LIG(153,28,159,28)
LIG(155,28,155,35)
LIG(153,26,153,28)
LIG(159,26,153,26)
LIG(159,28,159,26)
LIG(155,20,154,21)
LIG(157,20,155,20)
FSYM
LIG(50,10,40,10)
LIG(40,10,40,5)
LIG(40,5,10,5)
LIG(50,20,40,20)
LIG(40,20,40,25)
LIG(40,25,10,25)
LIG(50,50,40,50)
LIG(40,50,40,45)
LIG(40,45,10,45)
LIG(50,60,40,60)
LIG(40,60,40,65)
LIG(40,65,10,65)
LIG(110,30,100,30)
LIG(100,30,100,15)
LIG(100,15,85,15)
LIG(110,40,100,40)
LIG(100,40,100,55)
LIG(100,55,85,55)
LIG(145,35,155,35)
FFIG D:\Academic\2.1 Semester\Digital Logic Design(CSE-205)\Circuit Design\Even_Parity_Checker.sch
