{"sha": "2ac7a566e85dfe93e57db70410a7f6045387efa1", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MmFjN2E1NjZlODVkZmU5M2U1N2RiNzA0MTBhN2Y2MDQ1Mzg3ZWZhMQ==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-10-14T08:33:01Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-10-14T08:33:01Z"}, "message": "AVX-512. 65/n. Add rest of VI1-AVX2: mul insn pattern.\n\ngcc/\n\t* config/i386/sse.md\n\t(define_expand \"mul<mode>3<mask_name>\"): Add masking.\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\n\nFrom-SVN: r216182", "tree": {"sha": "a912ea1f0e49ba06582a6baf6bc7f6d66df5b11f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/a912ea1f0e49ba06582a6baf6bc7f6d66df5b11f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/2ac7a566e85dfe93e57db70410a7f6045387efa1", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2ac7a566e85dfe93e57db70410a7f6045387efa1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2ac7a566e85dfe93e57db70410a7f6045387efa1", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2ac7a566e85dfe93e57db70410a7f6045387efa1/comments", "author": null, "committer": null, "parents": [{"sha": "d281ef4281b3948df177898bccd54cd267f522a4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d281ef4281b3948df177898bccd54cd267f522a4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d281ef4281b3948df177898bccd54cd267f522a4"}], "stats": {"total": 16, "additions": 14, "deletions": 2}, "files": [{"sha": "646ec011671193d3c38895cceb0c41f1c640411c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2ac7a566e85dfe93e57db70410a7f6045387efa1/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2ac7a566e85dfe93e57db70410a7f6045387efa1/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=2ac7a566e85dfe93e57db70410a7f6045387efa1", "patch": "@@ -1,3 +1,15 @@\n+2014-10-14  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/sse.md\n+\t(define_expand \"mul<mode>3<mask_name>\"): Add masking.\n+\n 2014-10-14  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n \t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n \t    Anna Tikhonova  <anna.tikhonova@intel.com>"}, {"sha": "18614ca67ad296004c22f4e0523a6631d6fd9ff3", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2ac7a566e85dfe93e57db70410a7f6045387efa1/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2ac7a566e85dfe93e57db70410a7f6045387efa1/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=2ac7a566e85dfe93e57db70410a7f6045387efa1", "patch": "@@ -9125,11 +9125,11 @@\n    (set_attr \"prefix\" \"orig,maybe_evex\")\n    (set_attr \"mode\" \"TI\")])\n \n-(define_expand \"mul<mode>3\"\n+(define_expand \"mul<mode>3<mask_name>\"\n   [(set (match_operand:VI1_AVX2 0 \"register_operand\")\n \t(mult:VI1_AVX2 (match_operand:VI1_AVX2 1 \"register_operand\")\n \t\t       (match_operand:VI1_AVX2 2 \"register_operand\")))]\n-  \"TARGET_SSE2\"\n+  \"TARGET_SSE2 && <mask_mode512bit_condition> && <mask_avx512bw_condition>\"\n {\n   ix86_expand_vecop_qihi (MULT, operands[0], operands[1], operands[2]);\n   DONE;"}]}