{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607300477425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607300477432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 09:21:17 2020 " "Processing started: Mon Dec 07 09:21:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607300477432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607300477432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MP -c MP " "Command: quartus_map --read_settings_files=on --write_settings_files=off MP -c MP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607300477432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607300477778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp.v 1 1 " "Found 1 design units, including 1 entities, in source file mp.v" { { "Info" "ISGN_ENTITY_NAME" "1 MP " "Found entity 1: MP" {  } { { "MP.v" "" { Text "C:/Users/jjaa7/Desktop/MP/MP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607300485071 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "gates.v " "Can't analyze file -- file gates.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607300485074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "ALU.v" "" { Text "C:/Users/jjaa7/Desktop/MP/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607300485075 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MUL.v(50) " "Verilog HDL information at MUL.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "MUL.v" "" { Text "C:/Users/jjaa7/Desktop/MP/MUL.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607300485076 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUL.v(117) " "Verilog HDL warning at MUL.v(117): extended using \"x\" or \"z\"" {  } { { "MUL.v" "" { Text "C:/Users/jjaa7/Desktop/MP/MUL.v" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607300485076 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUL.v(118) " "Verilog HDL warning at MUL.v(118): extended using \"x\" or \"z\"" {  } { { "MUL.v" "" { Text "C:/Users/jjaa7/Desktop/MP/MUL.v" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607300485076 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MUL.v(64) " "Verilog HDL information at MUL.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "MUL.v" "" { Text "C:/Users/jjaa7/Desktop/MP/MUL.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607300485076 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MUL.v(160) " "Verilog HDL information at MUL.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "MUL.v" "" { Text "C:/Users/jjaa7/Desktop/MP/MUL.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607300485076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "add ADD MUL.v(135) " "Verilog HDL Declaration information at MUL.v(135): object \"add\" differs only in case from object \"ADD\" in the same scope" {  } { { "MUL.v" "" { Text "C:/Users/jjaa7/Desktop/MP/MUL.v" 135 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607300485076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sub SUB MUL.v(135) " "Verilog HDL Declaration information at MUL.v(135): object \"sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "MUL.v" "" { Text "C:/Users/jjaa7/Desktop/MP/MUL.v" 135 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607300485076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 3 3 " "Found 3 design units, including 3 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "MUL.v" "" { Text "C:/Users/jjaa7/Desktop/MP/MUL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485077 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUL_NS " "Found entity 2: MUL_NS" {  } { { "MUL.v" "" { Text "C:/Users/jjaa7/Desktop/MP/MUL.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485077 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUL_OUT " "Found entity 3: MUL_OUT" {  } { { "MUL.v" "" { Text "C:/Users/jjaa7/Desktop/MP/MUL.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607300485077 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RF.v(35) " "Verilog HDL warning at RF.v(35): extended using \"x\" or \"z\"" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607300485078 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RF.v(79) " "Verilog HDL warning at RF.v(79): extended using \"x\" or \"z\"" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607300485078 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RF.v(128) " "Verilog HDL warning at RF.v(128): extended using \"x\" or \"z\"" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607300485078 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RF.v(173) " "Verilog HDL warning at RF.v(173): extended using \"x\" or \"z\"" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 173 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607300485078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 18 18 " "Found 18 design units, including 18 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file_10_D " "Found entity 1: Register_file_10_D" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""} { "Info" "ISGN_ENTITY_NAME" "2 _16_to_10_decoder_D " "Found entity 2: _16_to_10_decoder_D" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""} { "Info" "ISGN_ENTITY_NAME" "3 write_operation_10_D " "Found entity 3: write_operation_10_D" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""} { "Info" "ISGN_ENTITY_NAME" "4 _10_to_1_MUX_D " "Found entity 4: _10_to_1_MUX_D" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""} { "Info" "ISGN_ENTITY_NAME" "5 read_operation_10_D " "Found entity 5: read_operation_10_D" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""} { "Info" "ISGN_ENTITY_NAME" "6 Register_file_10_I " "Found entity 6: Register_file_10_I" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""} { "Info" "ISGN_ENTITY_NAME" "7 _16_to_10_decoder_I " "Found entity 7: _16_to_10_decoder_I" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""} { "Info" "ISGN_ENTITY_NAME" "8 write_operation_10_I " "Found entity 8: write_operation_10_I" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""} { "Info" "ISGN_ENTITY_NAME" "9 _10_to_1_MUX_I " "Found entity 9: _10_to_1_MUX_I" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""} { "Info" "ISGN_ENTITY_NAME" "10 read_operation_10_I " "Found entity 10: read_operation_10_I" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""} { "Info" "ISGN_ENTITY_NAME" "11 Register_file_3 " "Found entity 11: Register_file_3" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""} { "Info" "ISGN_ENTITY_NAME" "12 write_operation_3 " "Found entity 12: write_operation_3" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""} { "Info" "ISGN_ENTITY_NAME" "13 read_operation_3 " "Found entity 13: read_operation_3" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""} { "Info" "ISGN_ENTITY_NAME" "14 _dff_r_en " "Found entity 14: _dff_r_en" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""} { "Info" "ISGN_ENTITY_NAME" "15 register8_r_en " "Found entity 15: register8_r_en" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""} { "Info" "ISGN_ENTITY_NAME" "16 register64_r_en " "Found entity 16: register64_r_en" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""} { "Info" "ISGN_ENTITY_NAME" "17 register64_10 " "Found entity 17: register64_10" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""} { "Info" "ISGN_ENTITY_NAME" "18 register64_3 " "Found entity 18: register64_3" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607300485079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607300485079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_result MP.v(20) " "Verilog HDL Implicit Net warning at MP.v(20): created implicit net for \"ALU_result\"" {  } { { "MP.v" "" { Text "C:/Users/jjaa7/Desktop/MP/MP.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607300485079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MUL_result MP.v(20) " "Verilog HDL Implicit Net warning at MP.v(20): created implicit net for \"MUL_result\"" {  } { { "MP.v" "" { Text "C:/Users/jjaa7/Desktop/MP/MP.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607300485079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_result ALU.v(16) " "Verilog HDL Implicit Net warning at ALU.v(16): created implicit net for \"ALU_result\"" {  } { { "ALU.v" "" { Text "C:/Users/jjaa7/Desktop/MP/ALU.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607300485079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rAddr RF.v(15) " "Verilog HDL Implicit Net warning at RF.v(15): created implicit net for \"rAddr\"" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607300485079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Addr RF.v(47) " "Verilog HDL Implicit Net warning at RF.v(47): created implicit net for \"Addr\"" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607300485079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rAddr RF.v(108) " "Verilog HDL Implicit Net warning at RF.v(108): created implicit net for \"rAddr\"" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607300485080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rAddr RF.v(201) " "Verilog HDL Implicit Net warning at RF.v(201): created implicit net for \"rAddr\"" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607300485080 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wData RF.v(40) " "Verilog HDL error at RF.v(40): object \"wData\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 40 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1607300485080 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rData RF.v(40) " "Verilog HDL error at RF.v(40): object \"rData\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 40 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1607300485080 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "to_reg RF.v(43) " "Verilog HDL Module Declaration error at RF.v(43): top module port \"to_reg\" is not found in the port list" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 43 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1607300485080 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "from_reg8 RF.v(15) " "Verilog HDL error at RF.v(15): object \"from_reg8\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1607300485080 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "from_reg9 RF.v(15) " "Verilog HDL error at RF.v(15): object \"from_reg9\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1607300485080 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_addr RF.v(133) " "Verilog HDL error at RF.v(133): object \"S_addr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 133 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1607300485080 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wData RF.v(133) " "Verilog HDL error at RF.v(133): object \"wData\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 133 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1607300485080 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rData RF.v(133) " "Verilog HDL error at RF.v(133): object \"rData\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 133 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1607300485080 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Addr RF.v(135) " "Verilog HDL Module Declaration error at RF.v(135): top module port \"Addr\" is not found in the port list" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 135 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1607300485080 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "to_reg RF.v(136) " "Verilog HDL Module Declaration error at RF.v(136): top module port \"to_reg\" is not found in the port list" {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 136 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1607300485081 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "from_reg8 RF.v(108) " "Verilog HDL error at RF.v(108): object \"from_reg8\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 108 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1607300485081 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "from_reg9 RF.v(108) " "Verilog HDL error at RF.v(108): object \"from_reg9\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RF.v" "" { Text "C:/Users/jjaa7/Desktop/MP/RF.v" 108 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1607300485081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jjaa7/Desktop/MP/output_files/MP.map.smsg " "Generated suppressed messages file C:/Users/jjaa7/Desktop/MP/output_files/MP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607300485100 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4953 " "Peak virtual memory: 4953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607300485167 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 07 09:21:25 2020 " "Processing ended: Mon Dec 07 09:21:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607300485167 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607300485167 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607300485167 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607300485167 ""}
