Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Jun 12 00:12:39 2023
| Host         : yutong-virtual-machine running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file soc_wrapper_timing_summary_routed.rpt -pb soc_wrapper_timing_summary_routed.pb -rpx soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.367        0.000                      0                80544        0.007        0.000                      0                80364        9.500        0.000                       0                 27892  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk_fpga_0         {0.000 11.000}       22.000          45.455          
  sclk             {0.000 22.000}       44.000          22.727          
clk_fpga_1         {0.000 500.000}      1000.000        1.000           
riscv_jtag_tck     {0.000 50.000}       100.000         10.000          
riscv_rmii_refclk  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0               0.452        0.000                      0                58876        0.007        0.000                      0                58811        9.750        0.000                       0                 26965  
  sclk                  11.668        0.000                      0                    1        9.668        0.000                      0                    1                                                                          
clk_fpga_1             973.072        0.000                      0                   65        0.204        0.000                      0                   65      499.500        0.000                       0                    67  
riscv_jtag_tck          21.260        0.000                      0                 1434        0.140        0.000                      0                 1319       48.750        0.000                       0                   614  
riscv_rmii_refclk        6.009        0.000                      0                  352        0.038        0.000                      0                  352        9.500        0.000                       0                   246  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sclk          clk_fpga_0          0.367        0.000                      0                    3       14.514        0.000                      0                    3  
clk_fpga_0    sclk                7.337        0.000                      0                    3        9.337        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.025        0.000                      0                19138        0.217        0.000                      0                19138  
**async_default**  clk_fpga_1         clk_fpga_1             981.148        0.000                      0                   64        0.943        0.000                      0                   64  
**async_default**  riscv_jtag_tck     riscv_jtag_tck          91.711        0.000                      0                  371        0.739        0.000                      0                  371  
**async_default**  riscv_rmii_refclk  riscv_rmii_refclk       16.088        0.000                      0                  241        0.462        0.000                      0                  241  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.138ns  (logic 6.531ns (30.897%)  route 14.607ns (69.103%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=6 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 24.709 - 22.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.753     3.047    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/clk
                  RAMB18_X3Y20         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X3Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                                    2.454     5.501 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/DOADO[5]
                                       net (fo=1, routed)           1.205     6.707    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/tag_out[5]
    Routing       SLICE_X54Y50                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14/I0
    Routing       SLICE_X54Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.831 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14/O
                                       net (fo=1, routed)           0.000     6.831    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14_n_0
    Routing       SLICE_X54Y50                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7/S[1]
    Routing       SLICE_X54Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     7.364 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7/CO[3]
                                       net (fo=1, routed)           0.000     7.364    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7_n_0
    Routing       SLICE_X54Y51                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_6/CI
    Routing       SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.481 f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_6/CO[3]
                                       net (fo=5, routed)           1.203     8.684    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/hit0
    Routing       SLICE_X55Y57                                                      f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2/I5
    Placement     SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2/O
                                       net (fo=2, routed)           0.589     9.397    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2_n_0
    Placement     SLICE_X55Y57                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/mr2wb_store_xes_fault_i_2/I1
    Placement     SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.124     9.521 f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/mr2wb_store_xes_fault_i_2/O
                                       net (fo=103, routed)         0.615    10.136    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/dmem_busy
    Placement     SLICE_X60Y59                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/ma2mr_fence_i_i_3/I4
    Placement     SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.124    10.260 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/ma2mr_fence_i_i_3/O
                                       net (fo=8, routed)           0.703    10.963    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mr_dpu_hazard
    Placement     SLICE_X64Y61                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mstatus_mpie_i_14/I0
    Routing       SLICE_X64Y61         LUT3 (Prop_lut3_I0_O)        0.118    11.081 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mstatus_mpie_i_14/O
                                       net (fo=4, routed)           0.876    11.957    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_csr_hazard03_out
    Routing       SLICE_X80Y63                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_insn_valid_i_6/I3
    Routing       SLICE_X80Y63         LUT4 (Prop_lut4_I3_O)        0.326    12.283 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_insn_valid_i_6/O
                                       net (fo=4, routed)           0.321    12.603    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_reg_0
    Routing       SLICE_X81Y64                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32/I4
    Routing       SLICE_X81Y64         LUT5 (Prop_lut5_I4_O)        0.124    12.727 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32/O
                                       net (fo=1, routed)           0.433    13.161    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32_n_0
    Routing       SLICE_X81Y64                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_20/I3
    Routing       SLICE_X81Y64         LUT4 (Prop_lut4_I3_O)        0.124    13.285 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_20/O
                                       net (fo=1, routed)           0.434    13.719    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_touch_satp
    Routing       SLICE_X81Y65                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15/I3
    Routing       SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.124    13.843 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15/O
                                       net (fo=1, routed)           0.154    13.997    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15_n_0
    Routing       SLICE_X81Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12/I0
    Placement     SLICE_X81Y65         LUT3 (Prop_lut3_I0_O)        0.124    14.121 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12/O
                                       net (fo=2, routed)           0.507    14.628    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12_n_0
    Placement     SLICE_X80Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9/I0
    Routing       SLICE_X80Y65         LUT6 (Prop_lut6_I0_O)        0.124    14.752 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9/O
                                       net (fo=30, routed)          0.573    15.325    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9_n_0
    Routing       SLICE_X80Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_5/I3
    Placement     SLICE_X80Y65         LUT6 (Prop_lut6_I3_O)        0.124    15.449 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_5/O
                                       net (fo=175, routed)         0.746    16.195    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_trap_en
    Placement     SLICE_X81Y69                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/I2
    Placement     SLICE_X81Y69         LUT3 (Prop_lut3_I2_O)        0.118    16.313 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/O
                                       net (fo=8, routed)           0.609    16.922    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wptr_reg[1]_4[0]
    Placement     SLICE_X81Y68                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7/I1
    Placement     SLICE_X81Y68         LUT6 (Prop_lut6_I1_O)        0.326    17.248 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7/O
                                       net (fo=13, routed)          0.690    17.938    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7_n_0
    Placement     SLICE_X81Y69                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_9/I0
    Placement     SLICE_X81Y69         LUT2 (Prop_lut2_I0_O)        0.119    18.057 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_9/O
                                       net (fo=10, routed)          0.935    18.992    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_mret
    Placement     SLICE_X67Y71                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_rd_i_4/I2
    Routing       SLICE_X67Y71         LUT3 (Prop_lut3_I2_O)        0.332    19.324 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_rd_i_4/O
                                       net (fo=178, routed)         1.065    20.389    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_eret_en
    Routing       SLICE_X60Y71                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4/I0
    Placement     SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.150    20.539 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4/O
                                       net (fo=3, routed)           0.549    21.088    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4_n_0
    Placement     SLICE_X65Y77                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11/I4
    Placement     SLICE_X65Y77         LUT6 (Prop_lut6_I4_O)        0.326    21.414 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11/O
                                       net (fo=32, routed)          1.097    22.511    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11_n_0
    Placement     SLICE_X64Y83                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[48]_i_2/I2
    Placement     SLICE_X64Y83         LUT6 (Prop_lut6_I2_O)        0.124    22.635 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[48]_i_2/O
                                       net (fo=2, routed)           0.727    23.361    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[48]
    Placement     SLICE_X57Y84                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_117/I0
    Placement     SLICE_X57Y84         LUT3 (Prop_lut3_I0_O)        0.124    23.485 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_117/O
                                       net (fo=1, routed)           0.577    24.062    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_net_236
    Placement     SLICE_X57Y83                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_215/I5
    Routing       SLICE_X57Y83         LUT6 (Prop_lut6_I5_O)        0.124    24.186 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_215/O
                                       net (fo=1, routed)           0.000    24.186    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_239
    Routing       SLICE_X57Y83         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[48]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.530    24.709    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
                  SLICE_X57Y83         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[48]/C
                                       clock pessimism              0.229    24.938    
                                       clock uncertainty           -0.332    24.606    
                  SLICE_X57Y83         FDRE (Setup_fdre_C_D)        0.032    24.638    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[48]
  ---------------------------------------------------------------------------------
                                       required time                         24.638    
                                       arrival time                         -24.186    
  ---------------------------------------------------------------------------------
                                       slack                                  0.452    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.129ns  (logic 6.531ns (30.910%)  route 14.598ns (69.090%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=6 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 24.718 - 22.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.753     3.047    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/clk
                  RAMB18_X3Y20         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X3Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                                    2.454     5.501 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/DOADO[5]
                                       net (fo=1, routed)           1.205     6.707    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/tag_out[5]
    Routing       SLICE_X54Y50                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14/I0
    Routing       SLICE_X54Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.831 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14/O
                                       net (fo=1, routed)           0.000     6.831    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14_n_0
    Routing       SLICE_X54Y50                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7/S[1]
    Routing       SLICE_X54Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     7.364 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7/CO[3]
                                       net (fo=1, routed)           0.000     7.364    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7_n_0
    Routing       SLICE_X54Y51                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_6/CI
    Routing       SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.481 f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_6/CO[3]
                                       net (fo=5, routed)           1.203     8.684    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/hit0
    Routing       SLICE_X55Y57                                                      f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2/I5
    Placement     SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2/O
                                       net (fo=2, routed)           0.589     9.397    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2_n_0
    Placement     SLICE_X55Y57                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/mr2wb_store_xes_fault_i_2/I1
    Placement     SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.124     9.521 f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/mr2wb_store_xes_fault_i_2/O
                                       net (fo=103, routed)         0.615    10.136    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/dmem_busy
    Placement     SLICE_X60Y59                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/ma2mr_fence_i_i_3/I4
    Placement     SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.124    10.260 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/ma2mr_fence_i_i_3/O
                                       net (fo=8, routed)           0.703    10.963    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mr_dpu_hazard
    Placement     SLICE_X64Y61                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mstatus_mpie_i_14/I0
    Routing       SLICE_X64Y61         LUT3 (Prop_lut3_I0_O)        0.118    11.081 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mstatus_mpie_i_14/O
                                       net (fo=4, routed)           0.876    11.957    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_csr_hazard03_out
    Routing       SLICE_X80Y63                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_insn_valid_i_6/I3
    Routing       SLICE_X80Y63         LUT4 (Prop_lut4_I3_O)        0.326    12.283 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_insn_valid_i_6/O
                                       net (fo=4, routed)           0.321    12.603    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_reg_0
    Routing       SLICE_X81Y64                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32/I4
    Routing       SLICE_X81Y64         LUT5 (Prop_lut5_I4_O)        0.124    12.727 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32/O
                                       net (fo=1, routed)           0.433    13.161    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32_n_0
    Routing       SLICE_X81Y64                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_20/I3
    Routing       SLICE_X81Y64         LUT4 (Prop_lut4_I3_O)        0.124    13.285 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_20/O
                                       net (fo=1, routed)           0.434    13.719    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_touch_satp
    Routing       SLICE_X81Y65                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15/I3
    Routing       SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.124    13.843 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15/O
                                       net (fo=1, routed)           0.154    13.997    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15_n_0
    Routing       SLICE_X81Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12/I0
    Placement     SLICE_X81Y65         LUT3 (Prop_lut3_I0_O)        0.124    14.121 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12/O
                                       net (fo=2, routed)           0.507    14.628    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12_n_0
    Placement     SLICE_X80Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9/I0
    Routing       SLICE_X80Y65         LUT6 (Prop_lut6_I0_O)        0.124    14.752 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9/O
                                       net (fo=30, routed)          0.573    15.325    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9_n_0
    Routing       SLICE_X80Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_5/I3
    Placement     SLICE_X80Y65         LUT6 (Prop_lut6_I3_O)        0.124    15.449 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_5/O
                                       net (fo=175, routed)         0.746    16.195    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_trap_en
    Placement     SLICE_X81Y69                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/I2
    Placement     SLICE_X81Y69         LUT3 (Prop_lut3_I2_O)        0.118    16.313 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/O
                                       net (fo=8, routed)           0.609    16.922    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wptr_reg[1]_4[0]
    Placement     SLICE_X81Y68                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7/I1
    Placement     SLICE_X81Y68         LUT6 (Prop_lut6_I1_O)        0.326    17.248 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7/O
                                       net (fo=13, routed)          0.690    17.938    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7_n_0
    Placement     SLICE_X81Y69                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_9/I0
    Placement     SLICE_X81Y69         LUT2 (Prop_lut2_I0_O)        0.119    18.057 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_9/O
                                       net (fo=10, routed)          0.935    18.992    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_mret
    Placement     SLICE_X67Y71                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_rd_i_4/I2
    Routing       SLICE_X67Y71         LUT3 (Prop_lut3_I2_O)        0.332    19.324 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_rd_i_4/O
                                       net (fo=178, routed)         1.065    20.389    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_eret_en
    Routing       SLICE_X60Y71                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4/I0
    Placement     SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.150    20.539 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4/O
                                       net (fo=3, routed)           0.549    21.088    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4_n_0
    Placement     SLICE_X65Y77                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11/I4
    Placement     SLICE_X65Y77         LUT6 (Prop_lut6_I4_O)        0.326    21.414 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11/O
                                       net (fo=32, routed)          0.902    22.317    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11_n_0
    Placement     SLICE_X66Y81                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[58]_i_2/I2
    Placement     SLICE_X66Y81         LUT6 (Prop_lut6_I2_O)        0.124    22.441 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[58]_i_2/O
                                       net (fo=2, routed)           0.999    23.439    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[58]
    Placement     SLICE_X80Y84                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_128/I0
    Routing       SLICE_X80Y84         LUT3 (Prop_lut3_I0_O)        0.124    23.563 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_128/O
                                       net (fo=1, routed)           0.490    24.053    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_net_247
    Routing       SLICE_X80Y84                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_226/I5
    Routing       SLICE_X80Y84         LUT6 (Prop_lut6_I5_O)        0.124    24.177 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_226/O
                                       net (fo=1, routed)           0.000    24.177    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_229
    Routing       SLICE_X80Y84         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[58]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.539    24.718    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
                  SLICE_X80Y84         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[58]/C
                                       clock pessimism              0.229    24.947    
                                       clock uncertainty           -0.332    24.615    
                  SLICE_X80Y84         FDRE (Setup_fdre_C_D)        0.031    24.646    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[58]
  ---------------------------------------------------------------------------------
                                       required time                         24.646    
                                       arrival time                         -24.177    
  ---------------------------------------------------------------------------------
                                       slack                                  0.469    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 6.531ns (30.919%)  route 14.592ns (69.081%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=6 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 24.714 - 22.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.753     3.047    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/clk
                  RAMB18_X3Y20         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X3Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                                    2.454     5.501 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/DOADO[5]
                                       net (fo=1, routed)           1.205     6.707    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/tag_out[5]
    Routing       SLICE_X54Y50                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14/I0
    Routing       SLICE_X54Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.831 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14/O
                                       net (fo=1, routed)           0.000     6.831    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14_n_0
    Routing       SLICE_X54Y50                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7/S[1]
    Routing       SLICE_X54Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     7.364 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7/CO[3]
                                       net (fo=1, routed)           0.000     7.364    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7_n_0
    Routing       SLICE_X54Y51                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_6/CI
    Routing       SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.481 f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_6/CO[3]
                                       net (fo=5, routed)           1.203     8.684    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/hit0
    Routing       SLICE_X55Y57                                                      f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2/I5
    Placement     SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2/O
                                       net (fo=2, routed)           0.589     9.397    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2_n_0
    Placement     SLICE_X55Y57                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/mr2wb_store_xes_fault_i_2/I1
    Placement     SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.124     9.521 f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/mr2wb_store_xes_fault_i_2/O
                                       net (fo=103, routed)         0.615    10.136    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/dmem_busy
    Placement     SLICE_X60Y59                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/ma2mr_fence_i_i_3/I4
    Placement     SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.124    10.260 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/ma2mr_fence_i_i_3/O
                                       net (fo=8, routed)           0.703    10.963    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mr_dpu_hazard
    Placement     SLICE_X64Y61                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mstatus_mpie_i_14/I0
    Routing       SLICE_X64Y61         LUT3 (Prop_lut3_I0_O)        0.118    11.081 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mstatus_mpie_i_14/O
                                       net (fo=4, routed)           0.876    11.957    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_csr_hazard03_out
    Routing       SLICE_X80Y63                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_insn_valid_i_6/I3
    Routing       SLICE_X80Y63         LUT4 (Prop_lut4_I3_O)        0.326    12.283 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_insn_valid_i_6/O
                                       net (fo=4, routed)           0.321    12.603    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_reg_0
    Routing       SLICE_X81Y64                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32/I4
    Routing       SLICE_X81Y64         LUT5 (Prop_lut5_I4_O)        0.124    12.727 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32/O
                                       net (fo=1, routed)           0.433    13.161    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32_n_0
    Routing       SLICE_X81Y64                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_20/I3
    Routing       SLICE_X81Y64         LUT4 (Prop_lut4_I3_O)        0.124    13.285 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_20/O
                                       net (fo=1, routed)           0.434    13.719    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_touch_satp
    Routing       SLICE_X81Y65                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15/I3
    Routing       SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.124    13.843 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15/O
                                       net (fo=1, routed)           0.154    13.997    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15_n_0
    Routing       SLICE_X81Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12/I0
    Placement     SLICE_X81Y65         LUT3 (Prop_lut3_I0_O)        0.124    14.121 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12/O
                                       net (fo=2, routed)           0.507    14.628    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12_n_0
    Placement     SLICE_X80Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9/I0
    Routing       SLICE_X80Y65         LUT6 (Prop_lut6_I0_O)        0.124    14.752 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9/O
                                       net (fo=30, routed)          0.573    15.325    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9_n_0
    Routing       SLICE_X80Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_5/I3
    Placement     SLICE_X80Y65         LUT6 (Prop_lut6_I3_O)        0.124    15.449 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_5/O
                                       net (fo=175, routed)         0.746    16.195    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_trap_en
    Placement     SLICE_X81Y69                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/I2
    Placement     SLICE_X81Y69         LUT3 (Prop_lut3_I2_O)        0.118    16.313 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/O
                                       net (fo=8, routed)           0.609    16.922    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wptr_reg[1]_4[0]
    Placement     SLICE_X81Y68                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7/I1
    Placement     SLICE_X81Y68         LUT6 (Prop_lut6_I1_O)        0.326    17.248 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7/O
                                       net (fo=13, routed)          0.690    17.938    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7_n_0
    Placement     SLICE_X81Y69                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_9/I0
    Placement     SLICE_X81Y69         LUT2 (Prop_lut2_I0_O)        0.119    18.057 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_9/O
                                       net (fo=10, routed)          0.935    18.992    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_mret
    Placement     SLICE_X67Y71                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_rd_i_4/I2
    Routing       SLICE_X67Y71         LUT3 (Prop_lut3_I2_O)        0.332    19.324 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_rd_i_4/O
                                       net (fo=178, routed)         1.065    20.389    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_eret_en
    Routing       SLICE_X60Y71                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4/I0
    Placement     SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.150    20.539 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4/O
                                       net (fo=3, routed)           0.549    21.088    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4_n_0
    Placement     SLICE_X65Y77                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11/I4
    Placement     SLICE_X65Y77         LUT6 (Prop_lut6_I4_O)        0.326    21.414 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11/O
                                       net (fo=32, routed)          1.106    22.520    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11_n_0
    Placement     SLICE_X61Y81                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[49]_i_2/I2
    Placement     SLICE_X61Y81         LUT6 (Prop_lut6_I2_O)        0.124    22.644 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[49]_i_2/O
                                       net (fo=2, routed)           0.785    23.430    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[49]
    Placement     SLICE_X60Y86                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_118/I0
    Placement     SLICE_X60Y86         LUT3 (Prop_lut3_I0_O)        0.124    23.554 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_118/O
                                       net (fo=1, routed)           0.493    24.046    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_net_237
    Placement     SLICE_X60Y86                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_216/I5
    Routing       SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    24.170 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_216/O
                                       net (fo=1, routed)           0.000    24.170    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_238
    Routing       SLICE_X60Y86         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[49]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.535    24.714    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
                  SLICE_X60Y86         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[49]/C
                                       clock pessimism              0.229    24.943    
                                       clock uncertainty           -0.332    24.611    
                  SLICE_X60Y86         FDRE (Setup_fdre_C_D)        0.029    24.640    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[49]
  ---------------------------------------------------------------------------------
                                       required time                         24.640    
                                       arrival time                         -24.170    
  ---------------------------------------------------------------------------------
                                       slack                                  0.470    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.054ns  (logic 6.531ns (31.021%)  route 14.523ns (68.979%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=6 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 24.716 - 22.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.753     3.047    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/clk
                  RAMB18_X3Y20         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X3Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                                    2.454     5.501 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/DOADO[5]
                                       net (fo=1, routed)           1.205     6.707    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/tag_out[5]
    Routing       SLICE_X54Y50                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14/I0
    Routing       SLICE_X54Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.831 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14/O
                                       net (fo=1, routed)           0.000     6.831    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14_n_0
    Routing       SLICE_X54Y50                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7/S[1]
    Routing       SLICE_X54Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     7.364 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7/CO[3]
                                       net (fo=1, routed)           0.000     7.364    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7_n_0
    Routing       SLICE_X54Y51                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_6/CI
    Routing       SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.481 f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_6/CO[3]
                                       net (fo=5, routed)           1.203     8.684    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/hit0
    Routing       SLICE_X55Y57                                                      f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2/I5
    Placement     SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2/O
                                       net (fo=2, routed)           0.589     9.397    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2_n_0
    Placement     SLICE_X55Y57                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/mr2wb_store_xes_fault_i_2/I1
    Placement     SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.124     9.521 f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/mr2wb_store_xes_fault_i_2/O
                                       net (fo=103, routed)         0.615    10.136    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/dmem_busy
    Placement     SLICE_X60Y59                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/ma2mr_fence_i_i_3/I4
    Placement     SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.124    10.260 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/ma2mr_fence_i_i_3/O
                                       net (fo=8, routed)           0.703    10.963    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mr_dpu_hazard
    Placement     SLICE_X64Y61                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mstatus_mpie_i_14/I0
    Routing       SLICE_X64Y61         LUT3 (Prop_lut3_I0_O)        0.118    11.081 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mstatus_mpie_i_14/O
                                       net (fo=4, routed)           0.876    11.957    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_csr_hazard03_out
    Routing       SLICE_X80Y63                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_insn_valid_i_6/I3
    Routing       SLICE_X80Y63         LUT4 (Prop_lut4_I3_O)        0.326    12.283 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_insn_valid_i_6/O
                                       net (fo=4, routed)           0.321    12.603    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_reg_0
    Routing       SLICE_X81Y64                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32/I4
    Routing       SLICE_X81Y64         LUT5 (Prop_lut5_I4_O)        0.124    12.727 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32/O
                                       net (fo=1, routed)           0.433    13.161    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32_n_0
    Routing       SLICE_X81Y64                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_20/I3
    Routing       SLICE_X81Y64         LUT4 (Prop_lut4_I3_O)        0.124    13.285 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_20/O
                                       net (fo=1, routed)           0.434    13.719    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_touch_satp
    Routing       SLICE_X81Y65                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15/I3
    Routing       SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.124    13.843 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15/O
                                       net (fo=1, routed)           0.154    13.997    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15_n_0
    Routing       SLICE_X81Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12/I0
    Placement     SLICE_X81Y65         LUT3 (Prop_lut3_I0_O)        0.124    14.121 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12/O
                                       net (fo=2, routed)           0.507    14.628    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12_n_0
    Placement     SLICE_X80Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9/I0
    Routing       SLICE_X80Y65         LUT6 (Prop_lut6_I0_O)        0.124    14.752 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9/O
                                       net (fo=30, routed)          0.573    15.325    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9_n_0
    Routing       SLICE_X80Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_5/I3
    Placement     SLICE_X80Y65         LUT6 (Prop_lut6_I3_O)        0.124    15.449 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_5/O
                                       net (fo=175, routed)         0.746    16.195    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_trap_en
    Placement     SLICE_X81Y69                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/I2
    Placement     SLICE_X81Y69         LUT3 (Prop_lut3_I2_O)        0.118    16.313 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/O
                                       net (fo=8, routed)           0.609    16.922    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wptr_reg[1]_4[0]
    Placement     SLICE_X81Y68                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7/I1
    Placement     SLICE_X81Y68         LUT6 (Prop_lut6_I1_O)        0.326    17.248 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7/O
                                       net (fo=13, routed)          0.690    17.938    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7_n_0
    Placement     SLICE_X81Y69                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_9/I0
    Placement     SLICE_X81Y69         LUT2 (Prop_lut2_I0_O)        0.119    18.057 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_9/O
                                       net (fo=10, routed)          0.935    18.992    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_mret
    Placement     SLICE_X67Y71                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_rd_i_4/I2
    Routing       SLICE_X67Y71         LUT3 (Prop_lut3_I2_O)        0.332    19.324 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_rd_i_4/O
                                       net (fo=178, routed)         1.065    20.389    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_eret_en
    Routing       SLICE_X60Y71                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4/I0
    Placement     SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.150    20.539 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4/O
                                       net (fo=3, routed)           0.549    21.088    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4_n_0
    Placement     SLICE_X65Y77                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11/I4
    Placement     SLICE_X65Y77         LUT6 (Prop_lut6_I4_O)        0.326    21.414 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11/O
                                       net (fo=32, routed)          0.967    22.381    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11_n_0
    Placement     SLICE_X66Y82                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[50]_i_2/I2
    Placement     SLICE_X66Y82         LUT6 (Prop_lut6_I2_O)        0.124    22.505 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[50]_i_2/O
                                       net (fo=2, routed)           0.904    23.409    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[50]
    Placement     SLICE_X80Y82                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_119/I0
    Routing       SLICE_X80Y82         LUT3 (Prop_lut3_I0_O)        0.124    23.533 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_119/O
                                       net (fo=1, routed)           0.444    23.977    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_net_238
    Routing       SLICE_X80Y82                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_217/I5
    Routing       SLICE_X80Y82         LUT6 (Prop_lut6_I5_O)        0.124    24.101 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_217/O
                                       net (fo=1, routed)           0.000    24.101    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_237
    Routing       SLICE_X80Y82         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[50]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.537    24.716    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
                  SLICE_X80Y82         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[50]/C
                                       clock pessimism              0.229    24.945    
                                       clock uncertainty           -0.332    24.613    
                  SLICE_X80Y82         FDRE (Setup_fdre_C_D)        0.029    24.642    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[50]
  ---------------------------------------------------------------------------------
                                       required time                         24.642    
                                       arrival time                         -24.101    
  ---------------------------------------------------------------------------------
                                       slack                                  0.541    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[126]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.153ns  (logic 6.725ns (31.793%)  route 14.428ns (68.207%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns = ( 27.331 - 22.000 ) 
    Source Clock Delay      (SCD):    5.791ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       2.222     3.516    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
                  SLICE_X54Y69                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/I0
                  SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.640 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                                       net (fo=7776, routed)        2.152     5.791    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
                  SLICE_X69Y42         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[19]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X69Y42         FDCE (Prop_fdce_C_Q)         0.456     6.247 f  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[19]/Q
                                       net (fo=3, routed)           1.188     7.435    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_14_0[19]
    Routing       SLICE_X67Y45                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_36/I0
    Routing       SLICE_X67Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_36/O
                                       net (fo=1, routed)           0.000     7.559    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_36_n_0
    Routing       SLICE_X67Y45                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_15/I0
    Routing       SLICE_X67Y45         MUXF7 (Prop_muxf7_I0_O)      0.238     7.797 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_15/O
                                       net (fo=1, routed)           0.825     8.622    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_15_n_0
    Routing       SLICE_X70Y45                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_4/I1
    Placement     SLICE_X70Y45         LUT6 (Prop_lut6_I1_O)        0.298     8.920 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_4/O
                                       net (fo=128, routed)         1.072     9.992    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_4_n_0
    Placement     SLICE_X73Y40                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5/I3
    Routing       SLICE_X73Y40         LUT4 (Prop_lut4_I3_O)        0.124    10.116 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5/O
                                       net (fo=1, routed)           0.407    10.523    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5_n_0
    Routing       SLICE_X73Y40                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_1/I5
    Routing       SLICE_X73Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.647 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_1/O
                                       net (fo=15, routed)          1.639    12.286    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/id2exe_rs2_data_reg[0]
    Routing       SLICE_X94Y18                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[4]_i_3/I0
    Placement     SLICE_X94Y18         LUT1 (Prop_lut1_I0_O)        0.124    12.410 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[4]_i_3/O
                                       net (fo=1, routed)           0.471    12.880    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/p_0_in__1[0]
    Placement     SLICE_X94Y20                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[4]_i_2/CYINIT
    Routing       SLICE_X94Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                                    0.595    13.475 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[4]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    13.475    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu_n_224
    Routing       SLICE_X94Y21                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2/CI
    Routing       SLICE_X94Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    13.592 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    13.592    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2_n_0
    Routing       SLICE_X94Y22                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2/CI
    Routing       SLICE_X94Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    13.709 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    13.709    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2_n_0
    Routing       SLICE_X94Y23                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2/CI
    Routing       SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    13.826 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    13.826    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2_n_0
    Routing       SLICE_X94Y24                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2/CI
    Routing       SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    13.943 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2/CO[3]
                                       net (fo=1, routed)           0.009    13.952    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2_n_0
    Routing       SLICE_X94Y25                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2/CI
    Routing       SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    14.069 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    14.069    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2_n_0
    Routing       SLICE_X94Y26                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2/CI
    Routing       SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    14.186 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    14.186    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2_n_0
    Routing       SLICE_X94Y27                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2/CI
    Routing       SLICE_X94Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    14.303 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    14.303    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2_n_0
    Routing       SLICE_X94Y28                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2/CI
    Routing       SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    14.420 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    14.420    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2_n_0
    Routing       SLICE_X94Y29                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2/CI
    Routing       SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    14.537 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    14.537    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2_n_0
    Routing       SLICE_X94Y30                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2/CI
    Routing       SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    14.654 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    14.654    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2_n_0
    Routing       SLICE_X94Y31                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2/CI
    Routing       SLICE_X94Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    14.771 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    14.771    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2_n_0
    Routing       SLICE_X94Y32                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[52]_i_2/CI
    Placement     SLICE_X94Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.315    15.086 f  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[52]_i_2/O[3]
                                       net (fo=1, routed)           0.602    15.688    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[63]_0[47]
    Placement     SLICE_X96Y32                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[52]_i_1/I0
    Routing       SLICE_X96Y32         LUT6 (Prop_lut6_I0_O)        0.307    15.995 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[52]_i_1/O
                                       net (fo=6, routed)           0.871    16.866    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos[52]
    Routing       SLICE_X97Y32                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_31/I2
    Placement     SLICE_X97Y32         LUT4 (Prop_lut4_I2_O)        0.152    17.018 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_31/O
                                       net (fo=8, routed)           1.045    18.063    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/p_1_in34_in
    Placement     SLICE_X97Y30                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_15/I0
    Placement     SLICE_X97Y30         LUT5 (Prop_lut5_I0_O)        0.354    18.417 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_15/O
                                       net (fo=14, routed)          1.070    19.487    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/p_0_in[6]
    Placement     SLICE_X98Y24                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_23/I1
    Placement     SLICE_X98Y24         LUT3 (Prop_lut3_I1_O)        0.352    19.839 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_23/O
                                       net (fo=2, routed)           0.485    20.324    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_23_n_0
    Placement     SLICE_X98Y24                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_6/I0
    Routing       SLICE_X98Y24         LUT5 (Prop_lut5_I0_O)        0.328    20.652 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_6/O
                                       net (fo=1, routed)           1.110    21.761    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_6_n_0
    Routing       SLICE_X108Y24                                                     r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt_reg[2]_i_2/DI[0]
    Placement     SLICE_X108Y24        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                                    0.422    22.183 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt_reg[2]_i_2/O[1]
                                       net (fo=77, routed)          1.249    23.433    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/sft_bit_div2[0]
    Placement     SLICE_X104Y18                                                     r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[118]_i_7/I4
    Placement     SLICE_X104Y18        LUT6 (Prop_lut6_I4_O)        0.306    23.739 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[118]_i_7/O
                                       net (fo=6, routed)           0.860    24.599    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[118]_i_7_n_0
    Placement     SLICE_X112Y21                                                     r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[110]_i_2/I0
    Placement     SLICE_X112Y21        LUT3 (Prop_lut3_I0_O)        0.117    24.716 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[110]_i_2/O
                                       net (fo=5, routed)           0.719    25.435    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[110]_i_2_n_0
    Placement     SLICE_X112Y21                                                     r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[126]_i_5/I4
    Placement     SLICE_X112Y21        LUT5 (Prop_lut5_I4_O)        0.374    25.809 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[126]_i_5/O
                                       net (fo=4, routed)           0.807    26.616    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[126]_i_5_n_0
    Placement     SLICE_X110Y27                                                     r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[126]_i_1/I5
    Routing       SLICE_X110Y27        LUT6 (Prop_lut6_I5_O)        0.328    26.944 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[126]_i_1/O
                                       net (fo=1, routed)           0.000    26.944    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[126]_i_1_n_0
    Routing       SLICE_X110Y27        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[126]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.848    25.028    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
                  SLICE_X54Y69                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/I0
                  SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.100    25.128 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                                       net (fo=7776, routed)        2.203    27.331    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[127]_0
                  SLICE_X110Y27        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[126]/C
                                       clock pessimism              0.512    27.843    
                                       clock uncertainty           -0.332    27.511    
                  SLICE_X110Y27        FDCE (Setup_fdce_C_D)        0.029    27.540    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[126]
  ---------------------------------------------------------------------------------
                                       required time                         27.540    
                                       arrival time                         -26.944    
  ---------------------------------------------------------------------------------
                                       slack                                  0.596    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.150ns  (logic 6.725ns (31.797%)  route 14.425ns (68.203%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns = ( 27.331 - 22.000 ) 
    Source Clock Delay      (SCD):    5.791ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       2.222     3.516    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
                  SLICE_X54Y69                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/I0
                  SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.640 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                                       net (fo=7776, routed)        2.152     5.791    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
                  SLICE_X69Y42         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[19]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X69Y42         FDCE (Prop_fdce_C_Q)         0.456     6.247 f  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[19]/Q
                                       net (fo=3, routed)           1.188     7.435    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_14_0[19]
    Routing       SLICE_X67Y45                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_36/I0
    Routing       SLICE_X67Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_36/O
                                       net (fo=1, routed)           0.000     7.559    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_36_n_0
    Routing       SLICE_X67Y45                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_15/I0
    Routing       SLICE_X67Y45         MUXF7 (Prop_muxf7_I0_O)      0.238     7.797 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_15/O
                                       net (fo=1, routed)           0.825     8.622    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_15_n_0
    Routing       SLICE_X70Y45                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_4/I1
    Placement     SLICE_X70Y45         LUT6 (Prop_lut6_I1_O)        0.298     8.920 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_4/O
                                       net (fo=128, routed)         1.072     9.992    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_4_n_0
    Placement     SLICE_X73Y40                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5/I3
    Routing       SLICE_X73Y40         LUT4 (Prop_lut4_I3_O)        0.124    10.116 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5/O
                                       net (fo=1, routed)           0.407    10.523    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_5_n_0
    Routing       SLICE_X73Y40                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_1/I5
    Routing       SLICE_X73Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.647 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_1/O
                                       net (fo=15, routed)          1.639    12.286    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/id2exe_rs2_data_reg[0]
    Routing       SLICE_X94Y18                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[4]_i_3/I0
    Placement     SLICE_X94Y18         LUT1 (Prop_lut1_I0_O)        0.124    12.410 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[4]_i_3/O
                                       net (fo=1, routed)           0.471    12.880    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/p_0_in__1[0]
    Placement     SLICE_X94Y20                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[4]_i_2/CYINIT
    Routing       SLICE_X94Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                                    0.595    13.475 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[4]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    13.475    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu_n_224
    Routing       SLICE_X94Y21                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2/CI
    Routing       SLICE_X94Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    13.592 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    13.592    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[8]_i_2_n_0
    Routing       SLICE_X94Y22                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2/CI
    Routing       SLICE_X94Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    13.709 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    13.709    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[12]_i_2_n_0
    Routing       SLICE_X94Y23                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2/CI
    Routing       SLICE_X94Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    13.826 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    13.826    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[16]_i_2_n_0
    Routing       SLICE_X94Y24                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2/CI
    Routing       SLICE_X94Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    13.943 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2/CO[3]
                                       net (fo=1, routed)           0.009    13.952    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[20]_i_2_n_0
    Routing       SLICE_X94Y25                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2/CI
    Routing       SLICE_X94Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    14.069 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    14.069    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[24]_i_2_n_0
    Routing       SLICE_X94Y26                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2/CI
    Routing       SLICE_X94Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    14.186 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    14.186    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[28]_i_2_n_0
    Routing       SLICE_X94Y27                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2/CI
    Routing       SLICE_X94Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    14.303 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    14.303    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[32]_i_2_n_0
    Routing       SLICE_X94Y28                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2/CI
    Routing       SLICE_X94Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    14.420 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    14.420    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[36]_i_2_n_0
    Routing       SLICE_X94Y29                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2/CI
    Routing       SLICE_X94Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    14.537 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    14.537    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[40]_i_2_n_0
    Routing       SLICE_X94Y30                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2/CI
    Routing       SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    14.654 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    14.654    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[44]_i_2_n_0
    Routing       SLICE_X94Y31                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2/CI
    Routing       SLICE_X94Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117    14.771 r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    14.771    soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[48]_i_2_n_0
    Routing       SLICE_X94Y32                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[52]_i_2/CI
    Placement     SLICE_X94Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.315    15.086 f  soc_i/cpu_wrap_0/inst/u_cpu_top/src2_pos_latch_reg[52]_i_2/O[3]
                                       net (fo=1, routed)           0.602    15.688    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[63]_0[47]
    Placement     SLICE_X96Y32                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[52]_i_1/I0
    Routing       SLICE_X96Y32         LUT6 (Prop_lut6_I0_O)        0.307    15.995 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[52]_i_1/O
                                       net (fo=6, routed)           0.871    16.866    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos[52]
    Routing       SLICE_X97Y32                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_31/I2
    Placement     SLICE_X97Y32         LUT4 (Prop_lut4_I2_O)        0.152    17.018 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_31/O
                                       net (fo=8, routed)           1.045    18.063    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/p_1_in34_in
    Placement     SLICE_X97Y30                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_15/I0
    Placement     SLICE_X97Y30         LUT5 (Prop_lut5_I0_O)        0.354    18.417 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_15/O
                                       net (fo=14, routed)          1.070    19.487    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/u_src2_clz/p_0_in[6]
    Placement     SLICE_X98Y24                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_23/I1
    Placement     SLICE_X98Y24         LUT3 (Prop_lut3_I1_O)        0.352    19.839 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_23/O
                                       net (fo=2, routed)           0.485    20.324    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_23_n_0
    Placement     SLICE_X98Y24                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_6/I0
    Routing       SLICE_X98Y24         LUT5 (Prop_lut5_I0_O)        0.328    20.652 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_6/O
                                       net (fo=1, routed)           1.110    21.761    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[2]_i_6_n_0
    Routing       SLICE_X108Y24                                                     r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt_reg[2]_i_2/DI[0]
    Placement     SLICE_X108Y24        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                                    0.422    22.183 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt_reg[2]_i_2/O[1]
                                       net (fo=77, routed)          1.249    23.433    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/sft_bit_div2[0]
    Placement     SLICE_X104Y18                                                     r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[118]_i_7/I4
    Placement     SLICE_X104Y18        LUT6 (Prop_lut6_I4_O)        0.306    23.739 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[118]_i_7/O
                                       net (fo=6, routed)           0.860    24.599    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[118]_i_7_n_0
    Placement     SLICE_X112Y21                                                     r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[110]_i_2/I0
    Placement     SLICE_X112Y21        LUT3 (Prop_lut3_I0_O)        0.117    24.716 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[110]_i_2/O
                                       net (fo=5, routed)           0.719    25.435    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[110]_i_2_n_0
    Placement     SLICE_X112Y21                                                     r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[126]_i_5/I4
    Placement     SLICE_X112Y21        LUT5 (Prop_lut5_I4_O)        0.374    25.809 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[126]_i_5/O
                                       net (fo=4, routed)           0.804    26.613    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[126]_i_5_n_0
    Placement     SLICE_X110Y27                                                     r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[62]_i_1/I5
    Routing       SLICE_X110Y27        LUT6 (Prop_lut6_I5_O)        0.328    26.941 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[62]_i_1/O
                                       net (fo=1, routed)           0.000    26.941    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out[62]_i_1_n_0
    Routing       SLICE_X110Y27        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[62]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.848    25.028    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
                  SLICE_X54Y69                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/I0
                  SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.100    25.128 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                                       net (fo=7776, routed)        2.203    27.331    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[127]_0
                  SLICE_X110Y27        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[62]/C
                                       clock pessimism              0.512    27.843    
                                       clock uncertainty           -0.332    27.511    
                  SLICE_X110Y27        FDCE (Setup_fdce_C_D)        0.031    27.542    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/out_reg[62]
  ---------------------------------------------------------------------------------
                                       required time                         27.542    
                                       arrival time                         -26.941    
  ---------------------------------------------------------------------------------
                                       slack                                  0.601    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.067ns  (logic 3.427ns (17.973%)  route 15.640ns (82.027%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT4=2 LUT5=4 LUT6=9)
  Clock Path Skew:        -2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 24.958 - 22.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       2.222     3.516    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
                  SLICE_X54Y69                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/I0
                  SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.640 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                                       net (fo=7776, routed)        1.462     5.101    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_0
                  SLICE_X44Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X44Y62         FDCE (Prop_fdce_C_Q)         0.456     5.557 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                                       net (fo=119, routed)         0.952     6.509    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa_reg[21][0]
    Placement     SLICE_X44Y62                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_35/I3
    Routing       SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.633 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_35/O
                                       net (fo=1, routed)           0.438     7.072    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_35_n_0
    Routing       SLICE_X42Y62                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_20/I0
    Routing       SLICE_X42Y62         LUT5 (Prop_lut5_I0_O)        0.124     7.196 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_20/O
                                       net (fo=1, routed)           0.000     7.196    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_20_n_0
    Routing       SLICE_X42Y62                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6/S[0]
    Routing       SLICE_X42Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.513     7.709 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6/CO[3]
                                       net (fo=1, routed)           0.000     7.709    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6_n_0
    Routing       SLICE_X42Y63                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_4/CI
    Routing       SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.826 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_4/CO[3]
                                       net (fo=33, routed)          1.168     8.993    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_30
    Routing       SLICE_X44Y64                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[3].order[3][1][1]_i_7/I1
    Routing       SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.149     9.142 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[3].order[3][1][1]_i_7/O
                                       net (fo=31, routed)          1.050    10.192    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_3
    Routing       SLICE_X43Y66                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_4/I0
    Placement     SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.332    10.524 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_4/O
                                       net (fo=8, routed)           0.478    11.002    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_4_n_0
    Placement     SLICE_X46Y66                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[11]_i_3/I5
    Routing       SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.126 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[11]_i_3/O
                                       net (fo=1, routed)           0.581    11.708    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[11]_i_3_n_0
    Routing       SLICE_X53Y67                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[11]_i_2/I0
    Routing       SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.832 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[11]_i_2/O
                                       net (fo=2, routed)           0.302    12.133    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[21]
    Routing       SLICE_X53Y68                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa[23]_i_1/I3
    Routing       SLICE_X53Y68         LUT6 (Prop_lut6_I3_O)        0.124    12.257 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa[23]_i_1/O
                                       net (fo=157, routed)         2.833    15.091    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/va_latch_reg[23]
    Routing       SLICE_X86Y132                                                     r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_r_i_1127/I0
    Routing       SLICE_X86Y132        LUT2 (Prop_lut2_I0_O)        0.124    15.215 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_r_i_1127/O
                                       net (fo=1, routed)           1.557    16.772    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pmp[12].napot_match1_16[10]
    Routing       SLICE_X39Y133                                                     f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_658/I5
    Routing       SLICE_X39Y133        LUT6 (Prop_lut6_I5_O)        0.124    16.896 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_658/O
                                       net (fo=1, routed)           0.433    17.329    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_658_n_0
    Routing       SLICE_X39Y133                                                     f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_290/I2
    Routing       SLICE_X39Y133        LUT4 (Prop_lut4_I2_O)        0.124    17.453 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_290/O
                                       net (fo=1, routed)           0.403    17.856    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_290_n_0
    Routing       SLICE_X39Y131                                                     f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_68/I4
    Routing       SLICE_X39Y131        LUT5 (Prop_lut5_I4_O)        0.124    17.980 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_68/O
                                       net (fo=1, routed)           0.966    18.947    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_68_n_0
    Routing       SLICE_X52Y131                                                     f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_22/I0
    Routing       SLICE_X52Y131        LUT6 (Prop_lut6_I0_O)        0.124    19.071 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_22/O
                                       net (fo=1, routed)           0.792    19.862    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/g_pmp[12].napot_match
    Routing       SLICE_X57Y129                                                     r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_8/I2
    Placement     SLICE_X57Y129        LUT5 (Prop_lut5_I2_O)        0.124    19.986 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_8/O
                                       net (fo=4, routed)           1.667    21.653    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pmp_match_12
    Placement     SLICE_X94Y126                                                     r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182__0/I2
    Routing       SLICE_X94Y126        LUT6 (Prop_lut6_I2_O)        0.124    21.777 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182__0/O
                                       net (fo=1, routed)           0.297    22.074    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182__0_n_0
    Routing       SLICE_X97Y125                                                     r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34__0/I3
    Routing       SLICE_X97Y125        LUT4 (Prop_lut4_I3_O)        0.124    22.198 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34__0/O
                                       net (fo=1, routed)           0.880    23.078    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34__0_n_0
    Routing       SLICE_X100Y117                                                    r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7__0/I4
    Routing       SLICE_X100Y117       LUT5 (Prop_lut5_I4_O)        0.124    23.202 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7__0/O
                                       net (fo=1, routed)           0.842    24.045    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7__0_n_0
    Routing       SLICE_X93Y108                                                     r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_1__0/I5
    Routing       SLICE_X93Y108        LUT6 (Prop_lut6_I5_O)        0.124    24.169 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_1__0/O
                                       net (fo=1, routed)           0.000    24.169    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_tmp
    Routing       SLICE_X93Y108        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.779    24.958    soc_i/cpu_wrap_0/inst/u_dmpu/clk
                  SLICE_X93Y108        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/C
                                       clock pessimism              0.115    25.073    
                                       clock uncertainty           -0.332    24.741    
                  SLICE_X93Y108        FDCE (Setup_fdce_C_D)        0.029    24.770    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg
  ---------------------------------------------------------------------------------
                                       required time                         24.770    
                                       arrival time                         -24.169    
  ---------------------------------------------------------------------------------
                                       slack                                  0.602    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.945ns  (logic 6.531ns (31.181%)  route 14.414ns (68.819%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=6 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 24.715 - 22.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.753     3.047    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/clk
                  RAMB18_X3Y20         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X3Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                                    2.454     5.501 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/DOADO[5]
                                       net (fo=1, routed)           1.205     6.707    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/tag_out[5]
    Routing       SLICE_X54Y50                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14/I0
    Routing       SLICE_X54Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.831 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14/O
                                       net (fo=1, routed)           0.000     6.831    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14_n_0
    Routing       SLICE_X54Y50                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7/S[1]
    Routing       SLICE_X54Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     7.364 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7/CO[3]
                                       net (fo=1, routed)           0.000     7.364    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7_n_0
    Routing       SLICE_X54Y51                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_6/CI
    Routing       SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.481 f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_6/CO[3]
                                       net (fo=5, routed)           1.203     8.684    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/hit0
    Routing       SLICE_X55Y57                                                      f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2/I5
    Placement     SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2/O
                                       net (fo=2, routed)           0.589     9.397    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2_n_0
    Placement     SLICE_X55Y57                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/mr2wb_store_xes_fault_i_2/I1
    Placement     SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.124     9.521 f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/mr2wb_store_xes_fault_i_2/O
                                       net (fo=103, routed)         0.615    10.136    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/dmem_busy
    Placement     SLICE_X60Y59                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/ma2mr_fence_i_i_3/I4
    Placement     SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.124    10.260 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/ma2mr_fence_i_i_3/O
                                       net (fo=8, routed)           0.703    10.963    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mr_dpu_hazard
    Placement     SLICE_X64Y61                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mstatus_mpie_i_14/I0
    Routing       SLICE_X64Y61         LUT3 (Prop_lut3_I0_O)        0.118    11.081 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mstatus_mpie_i_14/O
                                       net (fo=4, routed)           0.876    11.957    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_csr_hazard03_out
    Routing       SLICE_X80Y63                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_insn_valid_i_6/I3
    Routing       SLICE_X80Y63         LUT4 (Prop_lut4_I3_O)        0.326    12.283 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_insn_valid_i_6/O
                                       net (fo=4, routed)           0.321    12.603    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_reg_0
    Routing       SLICE_X81Y64                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32/I4
    Routing       SLICE_X81Y64         LUT5 (Prop_lut5_I4_O)        0.124    12.727 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32/O
                                       net (fo=1, routed)           0.433    13.161    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32_n_0
    Routing       SLICE_X81Y64                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_20/I3
    Routing       SLICE_X81Y64         LUT4 (Prop_lut4_I3_O)        0.124    13.285 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_20/O
                                       net (fo=1, routed)           0.434    13.719    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_touch_satp
    Routing       SLICE_X81Y65                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15/I3
    Routing       SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.124    13.843 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15/O
                                       net (fo=1, routed)           0.154    13.997    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15_n_0
    Routing       SLICE_X81Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12/I0
    Placement     SLICE_X81Y65         LUT3 (Prop_lut3_I0_O)        0.124    14.121 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12/O
                                       net (fo=2, routed)           0.507    14.628    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12_n_0
    Placement     SLICE_X80Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9/I0
    Routing       SLICE_X80Y65         LUT6 (Prop_lut6_I0_O)        0.124    14.752 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9/O
                                       net (fo=30, routed)          0.573    15.325    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9_n_0
    Routing       SLICE_X80Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_5/I3
    Placement     SLICE_X80Y65         LUT6 (Prop_lut6_I3_O)        0.124    15.449 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_5/O
                                       net (fo=175, routed)         0.746    16.195    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_trap_en
    Placement     SLICE_X81Y69                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/I2
    Placement     SLICE_X81Y69         LUT3 (Prop_lut3_I2_O)        0.118    16.313 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/O
                                       net (fo=8, routed)           0.609    16.922    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wptr_reg[1]_4[0]
    Placement     SLICE_X81Y68                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7/I1
    Placement     SLICE_X81Y68         LUT6 (Prop_lut6_I1_O)        0.326    17.248 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7/O
                                       net (fo=13, routed)          0.690    17.938    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7_n_0
    Placement     SLICE_X81Y69                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_9/I0
    Placement     SLICE_X81Y69         LUT2 (Prop_lut2_I0_O)        0.119    18.057 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_9/O
                                       net (fo=10, routed)          0.935    18.992    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_mret
    Placement     SLICE_X67Y71                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_rd_i_4/I2
    Routing       SLICE_X67Y71         LUT3 (Prop_lut3_I2_O)        0.332    19.324 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_rd_i_4/O
                                       net (fo=178, routed)         1.065    20.389    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_eret_en
    Routing       SLICE_X60Y71                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4/I0
    Placement     SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.150    20.539 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4/O
                                       net (fo=3, routed)           0.549    21.088    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4_n_0
    Placement     SLICE_X65Y77                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11/I4
    Placement     SLICE_X65Y77         LUT6 (Prop_lut6_I4_O)        0.326    21.414 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11/O
                                       net (fo=32, routed)          0.851    22.265    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11_n_0
    Placement     SLICE_X65Y78                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[61]_i_2/I2
    Placement     SLICE_X65Y78         LUT6 (Prop_lut6_I2_O)        0.124    22.389 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[61]_i_2/O
                                       net (fo=2, routed)           0.818    23.208    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[61]
    Placement     SLICE_X60Y87                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_131/I0
    Placement     SLICE_X60Y87         LUT3 (Prop_lut3_I0_O)        0.124    23.332 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_131/O
                                       net (fo=1, routed)           0.537    23.869    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_net_250
    Placement     SLICE_X60Y87                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_229/I5
    Routing       SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124    23.993 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_229/O
                                       net (fo=1, routed)           0.000    23.993    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_226
    Routing       SLICE_X60Y87         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[61]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.536    24.715    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
                  SLICE_X60Y87         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[61]/C
                                       clock pessimism              0.229    24.944    
                                       clock uncertainty           -0.332    24.612    
                  SLICE_X60Y87         FDRE (Setup_fdre_C_D)        0.031    24.643    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[61]
  ---------------------------------------------------------------------------------
                                       required time                         24.643    
                                       arrival time                         -23.993    
  ---------------------------------------------------------------------------------
                                       slack                                  0.650    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.935ns  (logic 6.531ns (31.196%)  route 14.404ns (68.804%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=6 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 24.714 - 22.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.753     3.047    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/clk
                  RAMB18_X3Y20         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X3Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                                    2.454     5.501 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/memory_reg/DOADO[5]
                                       net (fo=1, routed)           1.205     6.707    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/tag_out[5]
    Routing       SLICE_X54Y50                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14/I0
    Routing       SLICE_X54Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.831 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14/O
                                       net (fo=1, routed)           0.000     6.831    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[2]_i_14_n_0
    Routing       SLICE_X54Y50                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7/S[1]
    Routing       SLICE_X54Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.533     7.364 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7/CO[3]
                                       net (fo=1, routed)           0.000     7.364    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_7_n_0
    Routing       SLICE_X54Y51                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_6/CI
    Routing       SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.481 f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state_reg[2]_i_6/CO[3]
                                       net (fo=5, routed)           1.203     8.684    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/hit0
    Routing       SLICE_X55Y57                                                      f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2/I5
    Placement     SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2/O
                                       net (fo=2, routed)           0.589     9.397    soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/FSM_sequential_cur_state[1]_i_2__2_n_0
    Placement     SLICE_X55Y57                                                      r  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/mr2wb_store_xes_fault_i_2/I1
    Placement     SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.124     9.521 f  soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/mr2wb_store_xes_fault_i_2/O
                                       net (fo=103, routed)         0.615    10.136    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/dmem_busy
    Placement     SLICE_X60Y59                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/ma2mr_fence_i_i_3/I4
    Placement     SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.124    10.260 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/ma2mr_fence_i_i_3/O
                                       net (fo=8, routed)           0.703    10.963    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mr_dpu_hazard
    Placement     SLICE_X64Y61                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mstatus_mpie_i_14/I0
    Routing       SLICE_X64Y61         LUT3 (Prop_lut3_I0_O)        0.118    11.081 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/mstatus_mpie_i_14/O
                                       net (fo=4, routed)           0.876    11.957    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_csr_hazard03_out
    Routing       SLICE_X80Y63                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_insn_valid_i_6/I3
    Routing       SLICE_X80Y63         LUT4 (Prop_lut4_I3_O)        0.326    12.283 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_insn_valid_i_6/O
                                       net (fo=4, routed)           0.321    12.603    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_reg_0
    Routing       SLICE_X81Y64                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32/I4
    Routing       SLICE_X81Y64         LUT5 (Prop_lut5_I4_O)        0.124    12.727 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32/O
                                       net (fo=1, routed)           0.433    13.161    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_32_n_0
    Routing       SLICE_X81Y64                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_20/I3
    Routing       SLICE_X81Y64         LUT4 (Prop_lut4_I3_O)        0.124    13.285 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_20/O
                                       net (fo=1, routed)           0.434    13.719    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_touch_satp
    Routing       SLICE_X81Y65                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15/I3
    Routing       SLICE_X81Y65         LUT5 (Prop_lut5_I3_O)        0.124    13.843 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15/O
                                       net (fo=1, routed)           0.154    13.997    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_15_n_0
    Routing       SLICE_X81Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12/I0
    Placement     SLICE_X81Y65         LUT3 (Prop_lut3_I0_O)        0.124    14.121 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12/O
                                       net (fo=2, routed)           0.507    14.628    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_12_n_0
    Placement     SLICE_X80Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9/I0
    Routing       SLICE_X80Y65         LUT6 (Prop_lut6_I0_O)        0.124    14.752 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9/O
                                       net (fo=30, routed)          0.573    15.325    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_9_n_0
    Routing       SLICE_X80Y65                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_5/I3
    Placement     SLICE_X80Y65         LUT6 (Prop_lut6_I3_O)        0.124    15.449 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_insn_valid_i_5/O
                                       net (fo=175, routed)         0.746    16.195    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_trap_en
    Placement     SLICE_X81Y69                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/I2
    Placement     SLICE_X81Y69         LUT3 (Prop_lut3_I2_O)        0.118    16.313 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/O
                                       net (fo=8, routed)           0.609    16.922    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wptr_reg[1]_4[0]
    Placement     SLICE_X81Y68                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7/I1
    Placement     SLICE_X81Y68         LUT6 (Prop_lut6_I1_O)        0.326    17.248 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7/O
                                       net (fo=13, routed)          0.690    17.938    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_7_n_0
    Placement     SLICE_X81Y69                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_9/I0
    Placement     SLICE_X81Y69         LUT2 (Prop_lut2_I0_O)        0.119    18.057 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_9/O
                                       net (fo=10, routed)          0.935    18.992    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_mret
    Placement     SLICE_X67Y71                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_rd_i_4/I2
    Routing       SLICE_X67Y71         LUT3 (Prop_lut3_I2_O)        0.332    19.324 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_rd_i_4/O
                                       net (fo=178, routed)         1.065    20.389    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_eret_en
    Routing       SLICE_X60Y71                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4/I0
    Placement     SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.150    20.539 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4/O
                                       net (fo=3, routed)           0.549    21.088    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4_n_0
    Placement     SLICE_X65Y77                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11/I4
    Placement     SLICE_X65Y77         LUT6 (Prop_lut6_I4_O)        0.326    21.414 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11/O
                                       net (fo=32, routed)          1.202    22.616    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11_n_0
    Placement     SLICE_X66Y83                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[43]_i_2/I2
    Placement     SLICE_X66Y83         LUT6 (Prop_lut6_I2_O)        0.124    22.740 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[43]_i_2/O
                                       net (fo=2, routed)           0.577    23.318    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[43]
    Placement     SLICE_X64Y85                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_112/I0
    Routing       SLICE_X64Y85         LUT3 (Prop_lut3_I0_O)        0.124    23.442 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_112/O
                                       net (fo=1, routed)           0.417    23.859    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_net_231
    Routing       SLICE_X64Y84                                                      f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_210/I5
    Routing       SLICE_X64Y84         LUT6 (Prop_lut6_I5_O)        0.124    23.983 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_210/O
                                       net (fo=1, routed)           0.000    23.983    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_244
    Routing       SLICE_X64Y84         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[43]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.535    24.714    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
                  SLICE_X64Y84         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[43]/C
                                       clock pessimism              0.229    24.943    
                                       clock uncertainty           -0.332    24.611    
                  SLICE_X64Y84         FDRE (Setup_fdre_C_D)        0.029    24.640    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[43]
  ---------------------------------------------------------------------------------
                                       required time                         24.640    
                                       arrival time                         -23.983    
  ---------------------------------------------------------------------------------
                                       slack                                  0.657    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.759ns  (logic 3.254ns (17.346%)  route 15.505ns (82.654%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -2.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 24.709 - 22.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       2.222     3.516    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
                  SLICE_X54Y69                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/I0
                  SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.640 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                                       net (fo=7776, routed)        1.462     5.101    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_0
                  SLICE_X44Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X44Y62         FDCE (Prop_fdce_C_Q)         0.456     5.557 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                                       net (fo=119, routed)         0.952     6.509    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa_reg[21][0]
    Placement     SLICE_X44Y62                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_35/I3
    Routing       SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.633 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_35/O
                                       net (fo=1, routed)           0.438     7.072    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_35_n_0
    Routing       SLICE_X42Y62                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_20/I0
    Routing       SLICE_X42Y62         LUT5 (Prop_lut5_I0_O)        0.124     7.196 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_20/O
                                       net (fo=1, routed)           0.000     7.196    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_20_n_0
    Routing       SLICE_X42Y62                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6/S[0]
    Routing       SLICE_X42Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.513     7.709 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6/CO[3]
                                       net (fo=1, routed)           0.000     7.709    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_6_n_0
    Routing       SLICE_X42Y63                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_4/CI
    Routing       SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.117     7.826 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_4/CO[3]
                                       net (fo=33, routed)          1.168     8.993    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_30
    Routing       SLICE_X44Y64                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[3].order[3][1][1]_i_7/I1
    Routing       SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.149     9.142 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[3].order[3][1][1]_i_7/O
                                       net (fo=31, routed)          1.050    10.192    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_3
    Routing       SLICE_X43Y66                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_4/I0
    Placement     SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.332    10.524 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_4/O
                                       net (fo=8, routed)           0.552    11.076    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_4_n_0
    Placement     SLICE_X46Y66                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_3/I5
    Routing       SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.200 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_3/O
                                       net (fo=1, routed)           0.291    11.491    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_3_n_0
    Routing       SLICE_X47Y66                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_2/I0
    Routing       SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.615 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_2/O
                                       net (fo=2, routed)           0.697    12.313    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[27]
    Routing       SLICE_X50Y70                                                      r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa[29]_i_1/I3
    Routing       SLICE_X50Y70         LUT6 (Prop_lut6_I3_O)        0.124    12.437 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa[29]_i_1/O
                                       net (fo=160, routed)         2.763    15.200    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/va_latch_reg[29]
    Routing       SLICE_X109Y108                                                    r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_v_i_836__0/I0
    Routing       SLICE_X109Y108       LUT2 (Prop_lut2_I0_O)        0.120    15.320 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_v_i_836__0/O
                                       net (fo=1, routed)           2.563    17.883    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_166__0_1
    Routing       SLICE_X52Y136                                                     f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_486__0/I5
    Routing       SLICE_X52Y136        LUT6 (Prop_lut6_I5_O)        0.327    18.210 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_486__0/O
                                       net (fo=1, routed)           0.571    18.781    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_486__0_n_0
    Routing       SLICE_X52Y134                                                     f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_166__0/I5
    Routing       SLICE_X52Y134        LUT6 (Prop_lut6_I5_O)        0.124    18.905 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_166__0/O
                                       net (fo=1, routed)           0.674    19.579    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_166__0_n_0
    Routing       SLICE_X54Y134                                                     f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_29__0/I4
    Placement     SLICE_X54Y134        LUT6 (Prop_lut6_I4_O)        0.124    19.703 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_29__0/O
                                       net (fo=1, routed)           0.405    20.108    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_29__0_n_0
    Placement     SLICE_X55Y135                                                     r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_6__0/I5
    Routing       SLICE_X55Y135        LUT6 (Prop_lut6_I5_O)        0.124    20.232 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_6__0/O
                                       net (fo=4, routed)           1.555    21.787    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pmp_match_0
    Routing       SLICE_X92Y121                                                     r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_4/I1
    Routing       SLICE_X92Y121        LUT4 (Prop_lut4_I1_O)        0.124    21.911 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_4/O
                                       net (fo=1, routed)           1.826    23.737    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_4_n_0
    Routing       SLICE_X81Y76                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_1/I2
    Routing       SLICE_X81Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.861 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_1/O
                                       net (fo=1, routed)           0.000    23.861    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_tmp
    Routing       SLICE_X81Y76         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.530    24.709    soc_i/cpu_wrap_0/inst/u_dmpu/clk
                  SLICE_X81Y76         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg/C
                                       clock pessimism              0.115    24.824    
                                       clock uncertainty           -0.332    24.492    
                  SLICE_X81Y76         FDCE (Setup_fdce_C_D)        0.031    24.523    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg
  ---------------------------------------------------------------------------------
                                       required time                         24.523    
                                       arrival time                         -23.861    
  ---------------------------------------------------------------------------------
                                       slack                                  0.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.141ns (9.989%)  route 1.271ns (90.011%))
  Logic Levels:           0  
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.576     0.912    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/clk
                  SLICE_X61Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y62         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[1]/Q
                                       net (fo=1, routed)           1.271     2.323    soc_i/cpu_wrap_0/inst/u_cpu_top/if_insn_misaligned_epc[1]
    Routing       SLICE_X66Y61         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.040     1.406    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
                  SLICE_X54Y69                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/I0
                  SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.056     1.462 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                                       net (fo=7776, routed)        0.796     2.257    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
                  SLICE_X66Y61         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[1]/C
                                       clock pessimism             -0.030     2.227    
                  SLICE_X66Y61         FDCE (Hold_fdce_C_D)         0.089     2.316    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -2.316    
                                       arrival time                           2.323    
  ---------------------------------------------------------------------------------
                                       slack                                  0.007    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.141ns (9.954%)  route 1.276ns (90.046%))
  Logic Levels:           0  
  Clock Path Skew:        1.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.575     0.911    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/clk
                  SLICE_X63Y63         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[17]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X63Y63         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[17]/Q
                                       net (fo=1, routed)           1.276     2.327    soc_i/cpu_wrap_0/inst/u_cpu_top/if_insn_misaligned_epc[17]
    Routing       SLICE_X66Y61         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[17]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.040     1.406    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
                  SLICE_X54Y69                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/I0
                  SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.056     1.462 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                                       net (fo=7776, routed)        0.796     2.257    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
                  SLICE_X66Y61         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[17]/C
                                       clock pessimism             -0.030     2.227    
                  SLICE_X66Y61         FDCE (Hold_fdce_C_D)         0.085     2.312    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                         -2.312    
                                       arrival time                           2.327    
  ---------------------------------------------------------------------------------
                                       slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.141ns (10.492%)  route 1.203ns (89.508%))
  Logic Levels:           0  
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.575     0.911    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/clk
                  SLICE_X63Y64         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[18]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X63Y64         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[18]/Q
                                       net (fo=1, routed)           1.203     2.254    soc_i/cpu_wrap_0/inst/u_cpu_top/if_insn_misaligned_epc[18]
    Placement     SLICE_X65Y65         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[18]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.040     1.406    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
                  SLICE_X54Y69                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/I0
                  SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.056     1.462 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                                       net (fo=7776, routed)        0.743     2.205    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
                  SLICE_X65Y65         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[18]/C
                                       clock pessimism             -0.030     2.174    
                  SLICE_X65Y65         FDCE (Hold_fdce_C_D)         0.063     2.237    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[18]
  ---------------------------------------------------------------------------------
                                       required time                         -2.237    
                                       arrival time                           2.254    
  ---------------------------------------------------------------------------------
                                       slack                                  0.017    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.141ns (8.965%)  route 1.432ns (91.035%))
  Logic Levels:           0  
  Clock Path Skew:        1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.586     0.922    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
                  SLICE_X63Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[17]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X63Y47         FDCE (Prop_fdce_C_Q)         0.141     1.063 r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[17]/Q
                                       net (fo=3, routed)           1.432     2.494    soc_i/cpu_wrap_0/inst/u_cpu_top/wdata_out[17]
    Routing       SLICE_X78Y48         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[17]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.040     1.406    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
                  SLICE_X54Y69                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/I0
                  SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.056     1.462 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                                       net (fo=7776, routed)        0.980     2.442    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
                  SLICE_X78Y48         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[17]/C
                                       clock pessimism             -0.030     2.411    
                  SLICE_X78Y48         FDCE (Hold_fdce_C_D)         0.061     2.472    soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                         -2.472    
                                       arrival time                           2.494    
  ---------------------------------------------------------------------------------
                                       slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.164ns (9.889%)  route 1.494ns (90.111%))
  Logic Levels:           0  
  Clock Path Skew:        1.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.583     0.919    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
                  SLICE_X54Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[30]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X54Y47         FDCE (Prop_fdce_C_Q)         0.164     1.083 r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[30]/Q
                                       net (fo=3, routed)           1.494     2.577    soc_i/cpu_wrap_0/inst/u_cpu_top/wdata_out[30]
    Routing       SLICE_X73Y48         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[30]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.040     1.406    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
                  SLICE_X54Y69                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/I0
                  SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.056     1.462 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                                       net (fo=7776, routed)        1.051     2.512    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
                  SLICE_X73Y48         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[30]/C
                                       clock pessimism             -0.030     2.482    
                  SLICE_X73Y48         FDCE (Hold_fdce_C_D)         0.071     2.553    soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[30]
  ---------------------------------------------------------------------------------
                                       required time                         -2.553    
                                       arrival time                           2.577    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.141ns (9.859%)  route 1.289ns (90.141%))
  Logic Levels:           0  
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.575     0.911    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/clk
                  SLICE_X61Y64         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[20]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y64         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[20]/Q
                                       net (fo=1, routed)           1.289     2.341    soc_i/cpu_wrap_0/inst/u_cpu_top/if_insn_misaligned_epc[20]
    Routing       SLICE_X66Y65         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[20]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.040     1.406    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
                  SLICE_X54Y69                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/I0
                  SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.056     1.462 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                                       net (fo=7776, routed)        0.795     2.256    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
                  SLICE_X66Y65         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[20]/C
                                       clock pessimism             -0.030     2.226    
                  SLICE_X66Y65         FDCE (Hold_fdce_C_D)         0.089     2.315    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[20]
  ---------------------------------------------------------------------------------
                                       required time                         -2.315    
                                       arrival time                           2.341    
  ---------------------------------------------------------------------------------
                                       slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.141ns (8.236%)  route 1.571ns (91.764%))
  Logic Levels:           0  
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.578     0.914    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
                  SLICE_X59Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[26]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.141     1.055 r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[26]/Q
                                       net (fo=3, routed)           1.571     2.626    soc_i/cpu_wrap_0/inst/u_cpu_top/wdata_out[26]
    Routing       SLICE_X84Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[26]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.040     1.406    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
                  SLICE_X54Y69                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/I0
                  SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.056     1.462 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                                       net (fo=7776, routed)        1.109     2.571    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
                  SLICE_X84Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[26]/C
                                       clock pessimism             -0.030     2.541    
                  SLICE_X84Y53         FDCE (Hold_fdce_C_D)         0.058     2.599    soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                         -2.599    
                                       arrival time                           2.626    
  ---------------------------------------------------------------------------------
                                       slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.209ns (13.210%)  route 1.373ns (86.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.578     0.914    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
                  SLICE_X58Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[22]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X58Y51         FDCE (Prop_fdce_C_Q)         0.164     1.078 r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[22]/Q
                                       net (fo=1, routed)           1.373     2.451    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_out[22]
    Routing       SLICE_X57Y52                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT4_97/I0
    Routing       SLICE_X57Y52         LUT4 (Prop_lut4_I0_O)        0.045     2.496 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT4_97/O
                                       net (fo=1, routed)           0.000     2.496    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn0[22]
    Routing       SLICE_X57Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[22]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.040     1.406    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
                  SLICE_X54Y69                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/I0
                  SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.056     1.462 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                                       net (fo=7776, routed)        0.944     2.405    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
                  SLICE_X57Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[22]/C
                                       clock pessimism             -0.030     2.375    
                  SLICE_X57Y52         FDCE (Hold_fdce_C_D)         0.092     2.467    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[22]
  ---------------------------------------------------------------------------------
                                       required time                         -2.467    
                                       arrival time                           2.496    
  ---------------------------------------------------------------------------------
                                       slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.226ns (15.715%)  route 1.212ns (84.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.580     0.916    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
                  SLICE_X61Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[24]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y51         FDCE (Prop_fdce_C_Q)         0.128     1.044 r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[24]/Q
                                       net (fo=1, routed)           1.212     2.256    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_out[24]
    Routing       SLICE_X61Y50                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT5_80/I0
    Routing       SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.098     2.354 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT5_80/O
                                       net (fo=1, routed)           0.000     2.354    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn0[24]
    Routing       SLICE_X61Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[24]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.040     1.406    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
                  SLICE_X54Y69                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/I0
                  SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.056     1.462 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                                       net (fo=7776, routed)        0.802     2.263    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
                  SLICE_X61Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[24]/C
                                       clock pessimism             -0.030     2.233    
                  SLICE_X61Y50         FDCE (Hold_fdce_C_D)         0.092     2.325    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[24]
  ---------------------------------------------------------------------------------
                                       required time                         -2.325    
                                       arrival time                           2.354    
  ---------------------------------------------------------------------------------
                                       slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.227ns (15.693%)  route 1.219ns (84.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.583     0.919    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
                  SLICE_X55Y48         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X55Y48         FDCE (Prop_fdce_C_Q)         0.128     1.047 r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[4]/Q
                                       net (fo=1, routed)           1.219     2.266    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_out[4]
    Routing       SLICE_X55Y50                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT5_88/I1
    Routing       SLICE_X55Y50         LUT5 (Prop_lut5_I1_O)        0.099     2.365 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT5_88/O
                                       net (fo=1, routed)           0.000     2.365    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn0[4]
    Routing       SLICE_X55Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.040     1.406    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
                  SLICE_X54Y69                                                      r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/I0
                  SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.056     1.462 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                                       net (fo=7776, routed)        0.811     2.273    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
                  SLICE_X55Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[4]/C
                                       clock pessimism             -0.030     2.242    
                  SLICE_X55Y50         FDCE (Hold_fdce_C_D)         0.092     2.334    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         -2.334    
                                       arrival time                           2.365    
  ---------------------------------------------------------------------------------
                                       slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB18_X2Y6    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_tx_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         22.000      19.056     RAMB18_X2Y6    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_tx_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y5    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y3    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y4    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y5    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y5    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y4    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y7    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y6    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_7/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X30Y108  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X30Y108  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X30Y108  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X30Y108  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X30Y108  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X30Y108  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X30Y108  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X30Y108  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X26Y62   soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X26Y62   soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X2Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X2Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X4Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X4Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X4Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X4Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X4Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X4Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X4Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X4Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack       11.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.668ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.668ns  (required time - arrival time)
  Source:                 sclk_0
                            (clock source 'sclk'  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Fast Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - sclk fall@22.000ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           10.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 47.118 - 44.000 ) 
    Source Clock Delay      (SCD):    3.972ns = ( 25.972 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.855ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sclk fall edge)      22.000    22.000 f  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337    22.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    22.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.828    23.194    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                  SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.175    23.369 f  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           1.182    24.551    sclk_0_OBUF
                  V6                                                                f  sclk_0_OBUF_inst/I
                  V6                   OBUF (Prop_obuf_I_O)         1.421    25.972 f  sclk_0_OBUF_inst/O
  ---------------------------------------------------------------------------------    -------------------
                                       net (fo=0)                   0.000    25.972    sclk_0
                  V6                                                                f  sclk_0 (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sclk rise edge)      44.000    44.000 r  
                  PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310    44.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    44.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.562    44.897    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                  SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.141    45.038 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           0.858    45.896    sclk_0_OBUF
                  V6                                                                r  sclk_0_OBUF_inst/I
                  V6                   OBUF (Prop_obuf_I_O)         1.221    47.118 r  sclk_0_OBUF_inst/O
                                       net (fo=0)                   0.000    47.118    sclk_0
                  V6                                                                r  sclk_0 (OUT)
                                       clock pessimism              0.855    47.972    
                                       clock uncertainty           -0.332    47.640    
                                       output delay               -10.000    37.640    
  ---------------------------------------------------------------------------------
                                       required time                         37.640    
                                       arrival time                         -25.972    
  ---------------------------------------------------------------------------------
                                       slack                                 11.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.668ns  (arrival time - required time)
  Source:                 sclk_0
                            (clock source 'sclk'  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           10.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.674ns
    Source Clock Delay      (SCD):    8.724ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sclk rise edge)       0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.493     2.673    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                  SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.367     3.040 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           2.366     5.405    sclk_0_OBUF
                  V6                                                                r  sclk_0_OBUF_inst/I
                  V6                   OBUF (Prop_obuf_I_O)         3.318     8.724 r  sclk_0_OBUF_inst/O
  ---------------------------------------------------------------------------------    -------------------
                                       net (fo=0)                   0.000     8.724    sclk_0
                  V6                                                                r  sclk_0 (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sclk rise edge)       0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.666     2.960    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                  SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.456     3.416 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           2.738     6.154    sclk_0_OBUF
                  V6                                                                r  sclk_0_OBUF_inst/I
                  V6                   OBUF (Prop_obuf_I_O)         3.520     9.674 r  sclk_0_OBUF_inst/O
                                       net (fo=0)                   0.000     9.674    sclk_0
                  V6                                                                r  sclk_0 (OUT)
                                       clock pessimism             -0.951     8.724    
                                       clock uncertainty            0.332     9.055    
                                       output delay               -10.000    -0.945    
  ---------------------------------------------------------------------------------
                                       required time                          0.945    
                                       arrival time                           8.724    
  ---------------------------------------------------------------------------------
                                       slack                                  9.668    






---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      973.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             973.072ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.812ns  (logic 4.366ns (36.963%)  route 7.446ns (63.037%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 1002.645 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X50Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.478     3.429 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/Q
                                       net (fo=3, routed)           0.980     4.409    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[41]
    Routing       SLICE_X48Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/I1
    Routing       SLICE_X48Y50         LUT6 (Prop_lut6_I1_O)        0.301     4.710 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/O
                                       net (fo=3, routed)           1.017     5.727    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_6
    Routing       SLICE_X48Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/I2
    Routing       SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.851 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                                       net (fo=2, routed)           1.035     6.886    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    Routing       SLICE_X48Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/I2
    Routing       SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.010 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                                       net (fo=16, routed)          1.292     8.302    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    Routing       SLICE_X48Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/I1
    Routing       SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.426 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                                       net (fo=2, routed)           0.809     9.235    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/I1
    Routing       SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.359 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                                       net (fo=2, routed)           0.151     9.511    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/I1
    Routing       SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.635 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                                       net (fo=3, routed)           0.695    10.330    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    Routing       SLICE_X48Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/I2
    Routing       SLICE_X48Y40         LUT3 (Prop_lut3_I2_O)        0.124    10.454 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                                       net (fo=1, routed)           0.506    10.960    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CYINIT
    Routing       SLICE_X49Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                                    0.580    11.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    Routing       SLICE_X49Y41                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CI
    Routing       SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.654 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.654    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    Routing       SLICE_X49Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CI
    Routing       SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.768 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.768    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    Routing       SLICE_X49Y43                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CI
    Routing       SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.882 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.882    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    Routing       SLICE_X49Y44                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CI
    Routing       SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.996 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.996    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    Routing       SLICE_X49Y45                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CI
    Routing       SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    Routing       SLICE_X49Y46                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CI
    Routing       SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.224 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.224    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    Routing       SLICE_X49Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CI
    Routing       SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.338 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.338    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    Routing       SLICE_X49Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CI
    Routing       SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.452 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.452    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    Routing       SLICE_X49Y49                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CI
    Routing       SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.566 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                                       net (fo=1, routed)           0.001    12.566    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    Routing       SLICE_X49Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CI
    Routing       SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.680 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.680    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    Routing       SLICE_X49Y51                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CI
    Routing       SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.794 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.794    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    Routing       SLICE_X49Y52                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CI
    Routing       SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.908 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.908    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    Routing       SLICE_X49Y53                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CI
    Routing       SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    13.022 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    13.022    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CI
    Routing       SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    13.136 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                                       net (fo=1, routed)           0.000    13.136    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    Routing       SLICE_X49Y55                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/CI
    Routing       SLICE_X49Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                                    0.334    13.470 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[1]
                                       net (fo=2, routed)           0.960    14.430    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[62]
    Routing       SLICE_X51Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[61]_i_1/I1
    Routing       SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.333    14.763 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[61]_i_1/O
                                       net (fo=1, routed)           0.000    14.763    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[61]
    Routing       SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.466  1002.645    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                                       clock pessimism              0.115  1002.760    
                                       clock uncertainty          -15.000   987.760    
                  SLICE_X51Y54         FDCE (Setup_fdce_C_D)        0.075   987.835    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]
  ---------------------------------------------------------------------------------
                                       required time                        987.835    
                                       arrival time                         -14.763    
  ---------------------------------------------------------------------------------
                                       slack                                973.072    

Slack (MET) :             973.298ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.541ns  (logic 4.222ns (36.581%)  route 7.319ns (63.419%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 1002.645 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X50Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.478     3.429 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/Q
                                       net (fo=3, routed)           0.980     4.409    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[41]
    Routing       SLICE_X48Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/I1
    Routing       SLICE_X48Y50         LUT6 (Prop_lut6_I1_O)        0.301     4.710 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/O
                                       net (fo=3, routed)           1.017     5.727    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_6
    Routing       SLICE_X48Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/I2
    Routing       SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.851 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                                       net (fo=2, routed)           1.035     6.886    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    Routing       SLICE_X48Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/I2
    Routing       SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.010 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                                       net (fo=16, routed)          1.292     8.302    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    Routing       SLICE_X48Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/I1
    Routing       SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.426 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                                       net (fo=2, routed)           0.809     9.235    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/I1
    Routing       SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.359 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                                       net (fo=2, routed)           0.151     9.511    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/I1
    Routing       SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.635 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                                       net (fo=3, routed)           0.695    10.330    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    Routing       SLICE_X48Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/I2
    Routing       SLICE_X48Y40         LUT3 (Prop_lut3_I2_O)        0.124    10.454 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                                       net (fo=1, routed)           0.506    10.960    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CYINIT
    Routing       SLICE_X49Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                                    0.580    11.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    Routing       SLICE_X49Y41                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CI
    Routing       SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.654 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.654    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    Routing       SLICE_X49Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CI
    Routing       SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.768 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.768    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    Routing       SLICE_X49Y43                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CI
    Routing       SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.882 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.882    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    Routing       SLICE_X49Y44                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CI
    Routing       SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.996 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.996    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    Routing       SLICE_X49Y45                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CI
    Routing       SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    Routing       SLICE_X49Y46                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CI
    Routing       SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.224 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.224    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    Routing       SLICE_X49Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CI
    Routing       SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.338 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.338    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    Routing       SLICE_X49Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CI
    Routing       SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.452 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.452    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    Routing       SLICE_X49Y49                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CI
    Routing       SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.566 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                                       net (fo=1, routed)           0.001    12.566    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    Routing       SLICE_X49Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CI
    Routing       SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.680 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.680    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    Routing       SLICE_X49Y51                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CI
    Routing       SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.794 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.794    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    Routing       SLICE_X49Y52                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CI
    Routing       SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.908 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.908    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    Routing       SLICE_X49Y53                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CI
    Routing       SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    13.022 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    13.022    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CI
    Routing       SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                                    0.334    13.356 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[1]
                                       net (fo=2, routed)           0.833    14.189    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[58]
    Routing       SLICE_X51Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[58]_i_1/I0
    Routing       SLICE_X51Y54         LUT2 (Prop_lut2_I0_O)        0.303    14.492 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[58]_i_1/O
                                       net (fo=1, routed)           0.000    14.492    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[58]
    Routing       SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.466  1002.645    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                                       clock pessimism              0.115  1002.760    
                                       clock uncertainty          -15.000   987.760    
                  SLICE_X51Y54         FDCE (Setup_fdce_C_D)        0.031   987.791    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  ---------------------------------------------------------------------------------
                                       required time                        987.791    
                                       arrival time                         -14.492    
  ---------------------------------------------------------------------------------
                                       slack                                973.298    

Slack (MET) :             973.306ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 4.257ns (36.915%)  route 7.275ns (63.085%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 1002.645 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X50Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.478     3.429 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/Q
                                       net (fo=3, routed)           0.980     4.409    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[41]
    Routing       SLICE_X48Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/I1
    Routing       SLICE_X48Y50         LUT6 (Prop_lut6_I1_O)        0.301     4.710 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/O
                                       net (fo=3, routed)           1.017     5.727    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_6
    Routing       SLICE_X48Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/I2
    Routing       SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.851 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                                       net (fo=2, routed)           1.035     6.886    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    Routing       SLICE_X48Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/I2
    Routing       SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.010 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                                       net (fo=16, routed)          1.292     8.302    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    Routing       SLICE_X48Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/I1
    Routing       SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.426 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                                       net (fo=2, routed)           0.809     9.235    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/I1
    Routing       SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.359 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                                       net (fo=2, routed)           0.151     9.511    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/I1
    Routing       SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.635 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                                       net (fo=3, routed)           0.695    10.330    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    Routing       SLICE_X48Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/I2
    Routing       SLICE_X48Y40         LUT3 (Prop_lut3_I2_O)        0.124    10.454 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                                       net (fo=1, routed)           0.506    10.960    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CYINIT
    Routing       SLICE_X49Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                                    0.580    11.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    Routing       SLICE_X49Y41                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CI
    Routing       SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.654 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.654    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    Routing       SLICE_X49Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CI
    Routing       SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.768 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.768    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    Routing       SLICE_X49Y43                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CI
    Routing       SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.882 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.882    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    Routing       SLICE_X49Y44                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CI
    Routing       SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.996 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.996    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    Routing       SLICE_X49Y45                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CI
    Routing       SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    Routing       SLICE_X49Y46                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CI
    Routing       SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.224 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.224    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    Routing       SLICE_X49Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CI
    Routing       SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.338 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.338    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    Routing       SLICE_X49Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CI
    Routing       SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.452 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.452    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    Routing       SLICE_X49Y49                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CI
    Routing       SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.566 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                                       net (fo=1, routed)           0.001    12.566    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    Routing       SLICE_X49Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CI
    Routing       SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.680 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.680    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    Routing       SLICE_X49Y51                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CI
    Routing       SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.794 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.794    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    Routing       SLICE_X49Y52                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CI
    Routing       SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.908 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.908    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    Routing       SLICE_X49Y53                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CI
    Routing       SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    13.022 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    13.022    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CI
    Routing       SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    13.136 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                                       net (fo=1, routed)           0.000    13.136    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    Routing       SLICE_X49Y55                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/CI
    Routing       SLICE_X49Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                                    0.256    13.392 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[2]
                                       net (fo=2, routed)           0.789    14.181    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[63]
    Routing       SLICE_X51Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[62]_i_1/I1
    Routing       SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.302    14.483 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[62]_i_1/O
                                       net (fo=1, routed)           0.000    14.483    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[62]
    Routing       SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.466  1002.645    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                                       clock pessimism              0.115  1002.760    
                                       clock uncertainty          -15.000   987.760    
                  SLICE_X51Y54         FDCE (Setup_fdce_C_D)        0.029   987.789    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]
  ---------------------------------------------------------------------------------
                                       required time                        987.789    
                                       arrival time                         -14.483    
  ---------------------------------------------------------------------------------
                                       slack                                973.306    

Slack (MET) :             973.346ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.537ns  (logic 4.232ns (36.681%)  route 7.305ns (63.319%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 1002.645 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X50Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.478     3.429 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/Q
                                       net (fo=3, routed)           0.980     4.409    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[41]
    Routing       SLICE_X48Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/I1
    Routing       SLICE_X48Y50         LUT6 (Prop_lut6_I1_O)        0.301     4.710 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/O
                                       net (fo=3, routed)           1.017     5.727    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_6
    Routing       SLICE_X48Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/I2
    Routing       SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.851 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                                       net (fo=2, routed)           1.035     6.886    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    Routing       SLICE_X48Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/I2
    Routing       SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.010 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                                       net (fo=16, routed)          1.292     8.302    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    Routing       SLICE_X48Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/I1
    Routing       SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.426 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                                       net (fo=2, routed)           0.809     9.235    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/I1
    Routing       SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.359 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                                       net (fo=2, routed)           0.151     9.511    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/I1
    Routing       SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.635 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                                       net (fo=3, routed)           0.695    10.330    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    Routing       SLICE_X48Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/I2
    Routing       SLICE_X48Y40         LUT3 (Prop_lut3_I2_O)        0.124    10.454 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                                       net (fo=1, routed)           0.506    10.960    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CYINIT
    Routing       SLICE_X49Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                                    0.580    11.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    Routing       SLICE_X49Y41                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CI
    Routing       SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.654 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.654    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    Routing       SLICE_X49Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CI
    Routing       SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.768 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.768    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    Routing       SLICE_X49Y43                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CI
    Routing       SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.882 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.882    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    Routing       SLICE_X49Y44                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CI
    Routing       SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.996 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.996    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    Routing       SLICE_X49Y45                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CI
    Routing       SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    Routing       SLICE_X49Y46                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CI
    Routing       SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.224 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.224    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    Routing       SLICE_X49Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CI
    Routing       SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.338 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.338    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    Routing       SLICE_X49Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CI
    Routing       SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.452 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.452    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    Routing       SLICE_X49Y49                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CI
    Routing       SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.566 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                                       net (fo=1, routed)           0.001    12.566    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    Routing       SLICE_X49Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CI
    Routing       SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.680 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.680    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    Routing       SLICE_X49Y51                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CI
    Routing       SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.794 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.794    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    Routing       SLICE_X49Y52                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CI
    Routing       SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.908 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.908    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    Routing       SLICE_X49Y53                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CI
    Routing       SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    13.022 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    13.022    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CI
    Routing       SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.313    13.335 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[3]
                                       net (fo=2, routed)           0.819    14.154    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[60]
    Routing       SLICE_X51Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[59]_i_1/I1
    Routing       SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.334    14.488 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[59]_i_1/O
                                       net (fo=1, routed)           0.000    14.488    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[59]
    Routing       SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.466  1002.645    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                                       clock pessimism              0.115  1002.760    
                                       clock uncertainty          -15.000   987.760    
                  SLICE_X51Y54         FDCE (Setup_fdce_C_D)        0.075   987.835    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]
  ---------------------------------------------------------------------------------
                                       required time                        987.835    
                                       arrival time                         -14.488    
  ---------------------------------------------------------------------------------
                                       slack                                973.346    

Slack (MET) :             973.366ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.474ns  (logic 4.204ns (36.640%)  route 7.270ns (63.360%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 1002.645 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X50Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.478     3.429 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/Q
                                       net (fo=3, routed)           0.980     4.409    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[41]
    Routing       SLICE_X48Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/I1
    Routing       SLICE_X48Y50         LUT6 (Prop_lut6_I1_O)        0.301     4.710 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/O
                                       net (fo=3, routed)           1.017     5.727    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_6
    Routing       SLICE_X48Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/I2
    Routing       SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.851 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                                       net (fo=2, routed)           1.035     6.886    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    Routing       SLICE_X48Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/I2
    Routing       SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.010 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                                       net (fo=16, routed)          1.292     8.302    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    Routing       SLICE_X48Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/I1
    Routing       SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.426 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                                       net (fo=2, routed)           0.809     9.235    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/I1
    Routing       SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.359 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                                       net (fo=2, routed)           0.151     9.511    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/I1
    Routing       SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.635 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                                       net (fo=3, routed)           0.695    10.330    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    Routing       SLICE_X48Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/I2
    Routing       SLICE_X48Y40         LUT3 (Prop_lut3_I2_O)        0.124    10.454 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                                       net (fo=1, routed)           0.506    10.960    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CYINIT
    Routing       SLICE_X49Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                                    0.580    11.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    Routing       SLICE_X49Y41                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CI
    Routing       SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.654 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.654    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    Routing       SLICE_X49Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CI
    Routing       SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.768 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.768    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    Routing       SLICE_X49Y43                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CI
    Routing       SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.882 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.882    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    Routing       SLICE_X49Y44                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CI
    Routing       SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.996 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.996    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    Routing       SLICE_X49Y45                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CI
    Routing       SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    Routing       SLICE_X49Y46                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CI
    Routing       SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.224 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.224    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    Routing       SLICE_X49Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CI
    Routing       SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.338 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.338    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    Routing       SLICE_X49Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CI
    Routing       SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.452 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.452    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    Routing       SLICE_X49Y49                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CI
    Routing       SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.566 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                                       net (fo=1, routed)           0.001    12.566    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    Routing       SLICE_X49Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CI
    Routing       SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.680 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.680    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    Routing       SLICE_X49Y51                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CI
    Routing       SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.794 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.794    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    Routing       SLICE_X49Y52                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CI
    Routing       SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.908 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.908    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    Routing       SLICE_X49Y53                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CI
    Routing       SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    13.022 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    13.022    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CI
    Routing       SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.313    13.335 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[3]
                                       net (fo=2, routed)           0.783    14.119    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[60]
    Routing       SLICE_X51Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[60]_i_1/I0
    Routing       SLICE_X51Y54         LUT2 (Prop_lut2_I0_O)        0.306    14.425 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[60]_i_1/O
                                       net (fo=1, routed)           0.000    14.425    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[60]
    Routing       SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.466  1002.645    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                                       clock pessimism              0.115  1002.760    
                                       clock uncertainty          -15.000   987.760    
                  SLICE_X51Y54         FDCE (Setup_fdce_C_D)        0.031   987.791    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]
  ---------------------------------------------------------------------------------
                                       required time                        987.791    
                                       arrival time                         -14.425    
  ---------------------------------------------------------------------------------
                                       slack                                973.366    

Slack (MET) :             973.431ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.421ns  (logic 4.090ns (35.811%)  route 7.331ns (64.189%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 1002.657 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X50Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.478     3.429 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/Q
                                       net (fo=3, routed)           0.980     4.409    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[41]
    Routing       SLICE_X48Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/I1
    Routing       SLICE_X48Y50         LUT6 (Prop_lut6_I1_O)        0.301     4.710 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/O
                                       net (fo=3, routed)           1.017     5.727    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_6
    Routing       SLICE_X48Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/I2
    Routing       SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.851 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                                       net (fo=2, routed)           1.035     6.886    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    Routing       SLICE_X48Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/I2
    Routing       SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.010 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                                       net (fo=16, routed)          1.292     8.302    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    Routing       SLICE_X48Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/I1
    Routing       SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.426 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                                       net (fo=2, routed)           0.809     9.235    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/I1
    Routing       SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.359 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                                       net (fo=2, routed)           0.151     9.511    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/I1
    Routing       SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.635 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                                       net (fo=3, routed)           0.695    10.330    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    Routing       SLICE_X48Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/I2
    Routing       SLICE_X48Y40         LUT3 (Prop_lut3_I2_O)        0.124    10.454 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                                       net (fo=1, routed)           0.506    10.960    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CYINIT
    Routing       SLICE_X49Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                                    0.580    11.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    Routing       SLICE_X49Y41                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CI
    Routing       SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.654 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.654    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    Routing       SLICE_X49Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CI
    Routing       SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.768 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.768    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    Routing       SLICE_X49Y43                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CI
    Routing       SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.882 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.882    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    Routing       SLICE_X49Y44                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CI
    Routing       SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.996 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.996    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    Routing       SLICE_X49Y45                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CI
    Routing       SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    Routing       SLICE_X49Y46                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CI
    Routing       SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.224 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.224    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    Routing       SLICE_X49Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CI
    Routing       SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.338 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.338    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    Routing       SLICE_X49Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CI
    Routing       SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.452 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.452    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    Routing       SLICE_X49Y49                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CI
    Routing       SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.566 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                                       net (fo=1, routed)           0.001    12.566    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    Routing       SLICE_X49Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CI
    Routing       SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.680 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.680    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    Routing       SLICE_X49Y51                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CI
    Routing       SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.794 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.794    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    Routing       SLICE_X49Y52                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CI
    Routing       SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.908 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.908    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    Routing       SLICE_X49Y53                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CI
    Routing       SLICE_X49Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.313    13.221 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[3]
                                       net (fo=2, routed)           0.845    14.066    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[56]
    Routing       SLICE_X48Y52                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[56]_i_1/I0
    Routing       SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.306    14.372 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[56]_i_1/O
                                       net (fo=1, routed)           0.000    14.372    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[56]
    Routing       SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.478  1002.657    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                                       clock pessimism              0.115  1002.772    
                                       clock uncertainty          -15.000   987.772    
                  SLICE_X48Y52         FDCE (Setup_fdce_C_D)        0.031   987.803    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]
  ---------------------------------------------------------------------------------
                                       required time                        987.803    
                                       arrival time                         -14.372    
  ---------------------------------------------------------------------------------
                                       slack                                973.431    

Slack (MET) :             973.436ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.415ns  (logic 4.108ns (35.987%)  route 7.307ns (64.013%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 1002.657 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X50Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.478     3.429 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/Q
                                       net (fo=3, routed)           0.980     4.409    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[41]
    Routing       SLICE_X48Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/I1
    Routing       SLICE_X48Y50         LUT6 (Prop_lut6_I1_O)        0.301     4.710 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/O
                                       net (fo=3, routed)           1.017     5.727    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_6
    Routing       SLICE_X48Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/I2
    Routing       SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.851 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                                       net (fo=2, routed)           1.035     6.886    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    Routing       SLICE_X48Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/I2
    Routing       SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.010 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                                       net (fo=16, routed)          1.292     8.302    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    Routing       SLICE_X48Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/I1
    Routing       SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.426 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                                       net (fo=2, routed)           0.809     9.235    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/I1
    Routing       SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.359 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                                       net (fo=2, routed)           0.151     9.511    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/I1
    Routing       SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.635 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                                       net (fo=3, routed)           0.695    10.330    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    Routing       SLICE_X48Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/I2
    Routing       SLICE_X48Y40         LUT3 (Prop_lut3_I2_O)        0.124    10.454 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                                       net (fo=1, routed)           0.506    10.960    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CYINIT
    Routing       SLICE_X49Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                                    0.580    11.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    Routing       SLICE_X49Y41                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CI
    Routing       SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.654 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.654    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    Routing       SLICE_X49Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CI
    Routing       SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.768 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.768    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    Routing       SLICE_X49Y43                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CI
    Routing       SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.882 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.882    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    Routing       SLICE_X49Y44                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CI
    Routing       SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.996 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.996    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    Routing       SLICE_X49Y45                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CI
    Routing       SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    Routing       SLICE_X49Y46                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CI
    Routing       SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.224 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.224    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    Routing       SLICE_X49Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CI
    Routing       SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.338 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.338    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    Routing       SLICE_X49Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CI
    Routing       SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.452 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.452    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    Routing       SLICE_X49Y49                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CI
    Routing       SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.566 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                                       net (fo=1, routed)           0.001    12.566    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    Routing       SLICE_X49Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CI
    Routing       SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.680 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.680    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    Routing       SLICE_X49Y51                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CI
    Routing       SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.794 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.794    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    Routing       SLICE_X49Y52                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CI
    Routing       SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.908 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.908    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    Routing       SLICE_X49Y53                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CI
    Routing       SLICE_X49Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                                    0.334    13.242 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[1]
                                       net (fo=2, routed)           0.821    14.063    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[54]
    Routing       SLICE_X48Y52                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[54]_i_1/I0
    Routing       SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.303    14.366 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[54]_i_1/O
                                       net (fo=1, routed)           0.000    14.366    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[54]
    Routing       SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.478  1002.657    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/C
                                       clock pessimism              0.115  1002.772    
                                       clock uncertainty          -15.000   987.772    
                  SLICE_X48Y52         FDCE (Setup_fdce_C_D)        0.031   987.803    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]
  ---------------------------------------------------------------------------------
                                       required time                        987.803    
                                       arrival time                         -14.366    
  ---------------------------------------------------------------------------------
                                       slack                                973.436    

Slack (MET) :             973.445ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.450ns  (logic 4.136ns (36.121%)  route 7.314ns (63.879%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 1002.657 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X50Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.478     3.429 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/Q
                                       net (fo=3, routed)           0.980     4.409    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[41]
    Routing       SLICE_X48Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/I1
    Routing       SLICE_X48Y50         LUT6 (Prop_lut6_I1_O)        0.301     4.710 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/O
                                       net (fo=3, routed)           1.017     5.727    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_6
    Routing       SLICE_X48Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/I2
    Routing       SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.851 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                                       net (fo=2, routed)           1.035     6.886    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    Routing       SLICE_X48Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/I2
    Routing       SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.010 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                                       net (fo=16, routed)          1.292     8.302    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    Routing       SLICE_X48Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/I1
    Routing       SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.426 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                                       net (fo=2, routed)           0.809     9.235    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/I1
    Routing       SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.359 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                                       net (fo=2, routed)           0.151     9.511    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/I1
    Routing       SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.635 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                                       net (fo=3, routed)           0.695    10.330    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    Routing       SLICE_X48Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/I2
    Routing       SLICE_X48Y40         LUT3 (Prop_lut3_I2_O)        0.124    10.454 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                                       net (fo=1, routed)           0.506    10.960    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CYINIT
    Routing       SLICE_X49Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                                    0.580    11.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    Routing       SLICE_X49Y41                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CI
    Routing       SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.654 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.654    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    Routing       SLICE_X49Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CI
    Routing       SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.768 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.768    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    Routing       SLICE_X49Y43                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CI
    Routing       SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.882 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.882    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    Routing       SLICE_X49Y44                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CI
    Routing       SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.996 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.996    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    Routing       SLICE_X49Y45                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CI
    Routing       SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    Routing       SLICE_X49Y46                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CI
    Routing       SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.224 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.224    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    Routing       SLICE_X49Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CI
    Routing       SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.338 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.338    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    Routing       SLICE_X49Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CI
    Routing       SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.452 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.452    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    Routing       SLICE_X49Y49                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CI
    Routing       SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.566 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                                       net (fo=1, routed)           0.001    12.566    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    Routing       SLICE_X49Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CI
    Routing       SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.680 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.680    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    Routing       SLICE_X49Y51                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CI
    Routing       SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.794 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.794    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    Routing       SLICE_X49Y52                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CI
    Routing       SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.908 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.908    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    Routing       SLICE_X49Y53                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CI
    Routing       SLICE_X49Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                                    0.334    13.242 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[1]
                                       net (fo=2, routed)           0.828    14.070    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[54]
    Routing       SLICE_X48Y52                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[53]_i_1/I1
    Routing       SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.331    14.401 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[53]_i_1/O
                                       net (fo=1, routed)           0.000    14.401    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[53]
    Routing       SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.478  1002.657    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/C
                                       clock pessimism              0.115  1002.772    
                                       clock uncertainty          -15.000   987.772    
                  SLICE_X48Y52         FDCE (Setup_fdce_C_D)        0.075   987.847    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]
  ---------------------------------------------------------------------------------
                                       required time                        987.847    
                                       arrival time                         -14.401    
  ---------------------------------------------------------------------------------
                                       slack                                973.445    

Slack (MET) :             973.465ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.431ns  (logic 4.136ns (36.183%)  route 7.295ns (63.817%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 1002.657 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X50Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.478     3.429 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/Q
                                       net (fo=3, routed)           0.980     4.409    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[41]
    Routing       SLICE_X48Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/I1
    Routing       SLICE_X48Y50         LUT6 (Prop_lut6_I1_O)        0.301     4.710 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/O
                                       net (fo=3, routed)           1.017     5.727    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_6
    Routing       SLICE_X48Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/I2
    Routing       SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.851 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                                       net (fo=2, routed)           1.035     6.886    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    Routing       SLICE_X48Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/I2
    Routing       SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.010 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                                       net (fo=16, routed)          1.292     8.302    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    Routing       SLICE_X48Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/I1
    Routing       SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.426 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                                       net (fo=2, routed)           0.809     9.235    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/I1
    Routing       SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.359 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                                       net (fo=2, routed)           0.151     9.511    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/I1
    Routing       SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.635 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                                       net (fo=3, routed)           0.695    10.330    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    Routing       SLICE_X48Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/I2
    Routing       SLICE_X48Y40         LUT3 (Prop_lut3_I2_O)        0.124    10.454 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                                       net (fo=1, routed)           0.506    10.960    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CYINIT
    Routing       SLICE_X49Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                                    0.580    11.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    Routing       SLICE_X49Y41                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CI
    Routing       SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.654 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.654    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    Routing       SLICE_X49Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CI
    Routing       SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.768 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.768    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    Routing       SLICE_X49Y43                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CI
    Routing       SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.882 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.882    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    Routing       SLICE_X49Y44                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CI
    Routing       SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.996 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.996    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    Routing       SLICE_X49Y45                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CI
    Routing       SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    Routing       SLICE_X49Y46                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CI
    Routing       SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.224 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.224    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    Routing       SLICE_X49Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CI
    Routing       SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.338 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.338    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    Routing       SLICE_X49Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CI
    Routing       SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.452 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.452    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    Routing       SLICE_X49Y49                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CI
    Routing       SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.566 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                                       net (fo=1, routed)           0.001    12.566    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    Routing       SLICE_X49Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CI
    Routing       SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.680 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.680    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    Routing       SLICE_X49Y51                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CI
    Routing       SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.794 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.794    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    Routing       SLICE_X49Y52                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CI
    Routing       SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.908 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.908    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    Routing       SLICE_X49Y53                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CI
    Routing       SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    13.022 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    13.022    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CI
    Routing       SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.222    13.244 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[0]
                                       net (fo=2, routed)           0.808    14.053    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[57]
    Routing       SLICE_X48Y52                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[57]_i_1/I0
    Routing       SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.329    14.382 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[57]_i_1/O
                                       net (fo=1, routed)           0.000    14.382    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[57]
    Routing       SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.478  1002.657    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/C
                                       clock pessimism              0.115  1002.772    
                                       clock uncertainty          -15.000   987.772    
                  SLICE_X48Y52         FDCE (Setup_fdce_C_D)        0.075   987.847    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]
  ---------------------------------------------------------------------------------
                                       required time                        987.847    
                                       arrival time                         -14.382    
  ---------------------------------------------------------------------------------
                                       slack                                973.465    

Slack (MET) :             973.479ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.416ns  (logic 4.118ns (36.071%)  route 7.298ns (63.929%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 1002.657 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X50Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.478     3.429 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/Q
                                       net (fo=3, routed)           0.980     4.409    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[41]
    Routing       SLICE_X48Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/I1
    Routing       SLICE_X48Y50         LUT6 (Prop_lut6_I1_O)        0.301     4.710 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_3/O
                                       net (fo=3, routed)           1.017     5.727    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_6
    Routing       SLICE_X48Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/I2
    Routing       SLICE_X48Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.851 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                                       net (fo=2, routed)           1.035     6.886    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    Routing       SLICE_X48Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/I2
    Routing       SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.010 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                                       net (fo=16, routed)          1.292     8.302    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    Routing       SLICE_X48Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/I1
    Routing       SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.426 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                                       net (fo=2, routed)           0.809     9.235    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/I1
    Routing       SLICE_X49Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.359 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                                       net (fo=2, routed)           0.151     9.511    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/I1
    Routing       SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.635 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                                       net (fo=3, routed)           0.695    10.330    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    Routing       SLICE_X48Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/I2
    Routing       SLICE_X48Y40         LUT3 (Prop_lut3_I2_O)        0.124    10.454 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                                       net (fo=1, routed)           0.506    10.960    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    Routing       SLICE_X49Y40                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CYINIT
    Routing       SLICE_X49Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                                    0.580    11.540 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    Routing       SLICE_X49Y41                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CI
    Routing       SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.654 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.654    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    Routing       SLICE_X49Y42                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CI
    Routing       SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.768 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.768    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    Routing       SLICE_X49Y43                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CI
    Routing       SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.882 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.882    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    Routing       SLICE_X49Y44                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CI
    Routing       SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    11.996 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    11.996    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    Routing       SLICE_X49Y45                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CI
    Routing       SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.110    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    Routing       SLICE_X49Y46                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CI
    Routing       SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.224 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.224    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    Routing       SLICE_X49Y47                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CI
    Routing       SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.338 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.338    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    Routing       SLICE_X49Y48                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CI
    Routing       SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.452 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.452    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    Routing       SLICE_X49Y49                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CI
    Routing       SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.566 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                                       net (fo=1, routed)           0.001    12.566    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    Routing       SLICE_X49Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CI
    Routing       SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.680 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.680    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    Routing       SLICE_X49Y51                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CI
    Routing       SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.794 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.794    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    Routing       SLICE_X49Y52                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CI
    Routing       SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114    12.908 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                                       net (fo=1, routed)           0.000    12.908    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    Routing       SLICE_X49Y53                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CI
    Routing       SLICE_X49Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.313    13.221 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[3]
                                       net (fo=2, routed)           0.812    14.033    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[56]
    Routing       SLICE_X48Y52                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[55]_i_1/I1
    Routing       SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.334    14.367 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[55]_i_1/O
                                       net (fo=1, routed)           0.000    14.367    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[55]
    Routing       SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.478  1002.657    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/C
                                       clock pessimism              0.115  1002.772    
                                       clock uncertainty          -15.000   987.772    
                  SLICE_X48Y52         FDCE (Setup_fdce_C_D)        0.075   987.847    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]
  ---------------------------------------------------------------------------------
                                       required time                        987.847    
                                       arrival time                         -14.367    
  ---------------------------------------------------------------------------------
                                       slack                                973.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.406ns (70.761%)  route 0.168ns (29.239%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.552     0.888    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y54         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                                       net (fo=3, routed)           0.168     1.196    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_5/I4
    Routing       SLICE_X49Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.241 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_5/O
                                       net (fo=6, routed)           0.000     1.241    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[58]
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/S[1]
    Routing       SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.155     1.396 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                                       net (fo=1, routed)           0.000     1.396    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    Routing       SLICE_X49Y55                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/CI
    Routing       SLICE_X49Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                                    0.065     1.461 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[2]
                                       net (fo=2, routed)           0.000     1.461    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_bin[63]
    Routing       SLICE_X49Y55         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.824     1.190    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X49Y55         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                                       clock pessimism             -0.035     1.155    
                  SLICE_X49Y55         FDCE (Hold_fdce_C_D)         0.102     1.257    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]
  ---------------------------------------------------------------------------------
                                       required time                         -1.257    
                                       arrival time                           1.461    
  ---------------------------------------------------------------------------------
                                       slack                                  0.204    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.295ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.555     0.891    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/Q
                                       net (fo=1, routed)           0.158     1.190    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1
    Routing       SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.820     1.186    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                                       clock pessimism             -0.295     0.891    
                  SLICE_X43Y18         FDCE (Hold_fdce_C_D)         0.061     0.952    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.951    
                                       arrival time                           1.190    
  ---------------------------------------------------------------------------------
                                       slack                                  0.238    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.364ns (51.302%)  route 0.346ns (48.698%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.552     0.888    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y54         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                                       net (fo=3, routed)           0.168     1.196    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_5/I4
    Routing       SLICE_X49Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.241 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_5/O
                                       net (fo=6, routed)           0.000     1.241    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[58]
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/S[1]
    Routing       SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                                    0.065     1.306 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[1]
                                       net (fo=2, routed)           0.178     1.484    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[58]
    Routing       SLICE_X48Y52                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[57]_i_1/I1
    Routing       SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.113     1.597 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[57]_i_1/O
                                       net (fo=1, routed)           0.000     1.597    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[57]
    Routing       SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.825     1.191    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/C
                                       clock pessimism             -0.035     1.156    
                  SLICE_X48Y52         FDCE (Hold_fdce_C_D)         0.107     1.263    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]
  ---------------------------------------------------------------------------------
                                       required time                         -1.263    
                                       arrival time                           1.597    
  ---------------------------------------------------------------------------------
                                       slack                                  0.334    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.450ns (61.861%)  route 0.277ns (38.139%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.555     0.891    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X49Y55         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X49Y55         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/Q
                                       net (fo=4, routed)           0.129     1.160    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[63]
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_5/I5
    Routing       SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.205 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_5/O
                                       net (fo=6, routed)           0.000     1.205    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[58]
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/S[1]
    Routing       SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.152     1.357 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[2]
                                       net (fo=2, routed)           0.149     1.506    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[59]
    Routing       SLICE_X51Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[59]_i_1/I0
    Routing       SLICE_X51Y54         LUT2 (Prop_lut2_I0_O)        0.112     1.618 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[59]_i_1/O
                                       net (fo=1, routed)           0.000     1.618    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[59]
    Routing       SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.820     1.186    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                                       clock pessimism             -0.035     1.151    
                  SLICE_X51Y54         FDCE (Hold_fdce_C_D)         0.107     1.258    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]
  ---------------------------------------------------------------------------------
                                       required time                         -1.258    
                                       arrival time                           1.618    
  ---------------------------------------------------------------------------------
                                       slack                                  0.360    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.446ns (61.650%)  route 0.277ns (38.350%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.555     0.891    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X49Y55         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X49Y55         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/Q
                                       net (fo=4, routed)           0.129     1.160    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[63]
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_5/I5
    Routing       SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.205 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_5/O
                                       net (fo=6, routed)           0.000     1.205    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[58]
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/S[1]
    Routing       SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.152     1.357 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[2]
                                       net (fo=2, routed)           0.149     1.506    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[59]
    Routing       SLICE_X51Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[58]_i_1/I1
    Routing       SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.108     1.614 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[58]_i_1/O
                                       net (fo=1, routed)           0.000     1.614    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[58]
    Routing       SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.820     1.186    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                                       clock pessimism             -0.035     1.151    
                  SLICE_X51Y54         FDCE (Hold_fdce_C_D)         0.092     1.243    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  ---------------------------------------------------------------------------------
                                       required time                         -1.243    
                                       arrival time                           1.614    
  ---------------------------------------------------------------------------------
                                       slack                                  0.371    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.358ns (47.535%)  route 0.395ns (52.465%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.555     0.891    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X49Y55         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X49Y55         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/Q
                                       net (fo=4, routed)           0.233     1.264    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[63]
    Routing       SLICE_X49Y55                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2_22/I1
    Routing       SLICE_X49Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.309 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2_22/O
                                       net (fo=2, routed)           0.000     1.309    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[62]
    Routing       SLICE_X49Y55                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/S[1]
    Routing       SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                                    0.065     1.374 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[1]
                                       net (fo=2, routed)           0.163     1.537    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[62]
    Routing       SLICE_X51Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[62]_i_1/I0
    Routing       SLICE_X51Y54         LUT2 (Prop_lut2_I0_O)        0.107     1.644 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[62]_i_1/O
                                       net (fo=1, routed)           0.000     1.644    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[62]
    Routing       SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.820     1.186    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                                       clock pessimism             -0.035     1.151    
                  SLICE_X51Y54         FDCE (Hold_fdce_C_D)         0.091     1.242    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]
  ---------------------------------------------------------------------------------
                                       required time                         -1.242    
                                       arrival time                           1.644    
  ---------------------------------------------------------------------------------
                                       slack                                  0.402    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.362ns (43.319%)  route 0.474ns (56.681%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.556     0.892    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[42]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X48Y51         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[42]/Q
                                       net (fo=4, routed)           0.151     1.183    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[42]
    Routing       SLICE_X49Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_7/I1
    Routing       SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.228 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_7/O
                                       net (fo=1, routed)           0.000     1.228    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[41]
    Routing       SLICE_X49Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/S[0]
    Routing       SLICE_X49Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                                    0.070     1.298 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/O[0]
                                       net (fo=2, routed)           0.323     1.621    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[41]
    Routing       SLICE_X50Y49                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[41]_i_1/I0
    Routing       SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.106     1.727 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[41]_i_1/O
                                       net (fo=1, routed)           0.000     1.727    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[41]
    Routing       SLICE_X50Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.826     1.192    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X50Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
                                       clock pessimism             -0.030     1.162    
                  SLICE_X50Y49         FDCE (Hold_fdce_C_D)         0.131     1.293    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]
  ---------------------------------------------------------------------------------
                                       required time                         -1.293    
                                       arrival time                           1.727    
  ---------------------------------------------------------------------------------
                                       slack                                  0.434    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.363ns (43.387%)  route 0.474ns (56.613%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.556     0.892    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[42]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X48Y51         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[42]/Q
                                       net (fo=4, routed)           0.151     1.183    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[42]
    Routing       SLICE_X49Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_7/I1
    Routing       SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.228 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_7/O
                                       net (fo=1, routed)           0.000     1.228    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[41]
    Routing       SLICE_X49Y50                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/S[0]
    Routing       SLICE_X49Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                                    0.070     1.298 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/O[0]
                                       net (fo=2, routed)           0.323     1.621    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[41]
    Routing       SLICE_X50Y49                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[40]_i_1/I1
    Routing       SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.107     1.728 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[40]_i_1/O
                                       net (fo=1, routed)           0.000     1.728    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[40]
    Routing       SLICE_X50Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.826     1.192    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X50Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]/C
                                       clock pessimism             -0.030     1.162    
                  SLICE_X50Y49         FDCE (Hold_fdce_C_D)         0.121     1.283    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]
  ---------------------------------------------------------------------------------
                                       required time                         -1.283    
                                       arrival time                           1.728    
  ---------------------------------------------------------------------------------
                                       slack                                  0.445    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.508ns (61.853%)  route 0.313ns (38.147%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.555     0.891    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X49Y55         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X49Y55         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/Q
                                       net (fo=4, routed)           0.129     1.160    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[63]
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_5/I5
    Routing       SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.205 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_5/O
                                       net (fo=6, routed)           0.000     1.205    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[58]
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/S[1]
    Routing       SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.155     1.360 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                                       net (fo=1, routed)           0.000     1.360    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    Routing       SLICE_X49Y55                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/CI
    Routing       SLICE_X49Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.054     1.414 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[0]
                                       net (fo=2, routed)           0.185     1.599    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[61]
    Routing       SLICE_X51Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[61]_i_1/I0
    Routing       SLICE_X51Y54         LUT2 (Prop_lut2_I0_O)        0.113     1.712 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[61]_i_1/O
                                       net (fo=1, routed)           0.000     1.712    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[61]
    Routing       SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.820     1.186    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                                       clock pessimism             -0.035     1.151    
                  SLICE_X51Y54         FDCE (Hold_fdce_C_D)         0.107     1.258    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]
  ---------------------------------------------------------------------------------
                                       required time                         -1.258    
                                       arrival time                           1.712    
  ---------------------------------------------------------------------------------
                                       slack                                  0.454    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.502ns (61.572%)  route 0.313ns (38.428%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.555     0.891    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X49Y55         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X49Y55         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/Q
                                       net (fo=4, routed)           0.129     1.160    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[63]
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_5/I5
    Routing       SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.205 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_5/O
                                       net (fo=6, routed)           0.000     1.205    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[58]
    Routing       SLICE_X49Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/S[1]
    Routing       SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.155     1.360 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                                       net (fo=1, routed)           0.000     1.360    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    Routing       SLICE_X49Y55                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/CI
    Routing       SLICE_X49Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.054     1.414 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[0]
                                       net (fo=2, routed)           0.185     1.599    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[61]
    Routing       SLICE_X51Y54                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[60]_i_1/I1
    Routing       SLICE_X51Y54         LUT2 (Prop_lut2_I1_O)        0.107     1.706 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[60]_i_1/O
                                       net (fo=1, routed)           0.000     1.706    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[60]
    Routing       SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.820     1.186    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                                       clock pessimism             -0.035     1.151    
                  SLICE_X51Y54         FDCE (Hold_fdce_C_D)         0.092     1.243    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]
  ---------------------------------------------------------------------------------
                                       required time                         -1.243    
                                       arrival time                           1.706    
  ---------------------------------------------------------------------------------
                                       slack                                  0.463    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y18  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X48Y40    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X48Y43    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X48Y43    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X48Y43    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X48Y43    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X48Y43    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X48Y43    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X47Y45    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X47Y45    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X48Y47    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X48Y47    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[33]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X48Y47    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[34]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X48Y47    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[35]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X48Y47    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[38]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X48Y47    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[39]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X47Y45    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X47Y45    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X47Y45    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X47Y45    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X47Y47    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X47Y47    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X47Y47    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X47Y47    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X50Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X50Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[37]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X50Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X50Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X43Y18    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X43Y18    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  riscv_jtag_tck
  To Clock:  riscv_jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       21.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.260ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[24]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.419ns (25.976%)  route 1.194ns (74.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.598ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.748     5.865    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X19Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[24]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X19Y36         FDCE (Prop_fdce_C_Q)         0.419     6.284 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[24]/Q
                                       net (fo=1, routed)           1.194     7.478    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[24]
    Routing       SLICE_X25Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[24]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.568     5.201    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X10Y31                                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/C
                  SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.418     5.619 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                                       net (fo=2, routed)           0.520     6.139    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
                  SLICE_X4Y30          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                                       clock pessimism              0.598     6.737    
                  SLICE_X25Y38         FDCE (Setup_data_check)     22.000    28.737    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[24]
  ---------------------------------------------------------------------------------
                                       required time                         28.737    
                                       arrival time                          -7.478    
  ---------------------------------------------------------------------------------
                                       slack                                 21.260    

Slack (MET) :             21.450ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[26]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.456ns (32.118%)  route 0.964ns (67.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.598ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.751     5.868    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X13Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[26]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.456     6.324 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[26]/Q
                                       net (fo=1, routed)           0.964     7.287    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[26]
    Routing       SLICE_X25Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[26]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.568     5.201    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X10Y31                                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/C
                  SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.418     5.619 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                                       net (fo=2, routed)           0.520     6.139    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
                  SLICE_X4Y30          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                                       clock pessimism              0.598     6.737    
                  SLICE_X25Y38         FDCE (Setup_data_check)     22.000    28.737    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                         28.737    
                                       arrival time                          -7.287    
  ---------------------------------------------------------------------------------
                                       slack                                 21.450    

Slack (MET) :             21.497ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_write_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_write_reg/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.518ns (37.480%)  route 0.864ns (62.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.598ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.742     5.859    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X8Y31          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_write_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.518     6.377 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_write_reg/Q
                                       net (fo=1, routed)           0.864     7.241    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_mem_write
    Placement     SLICE_X11Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_write_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.568     5.201    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X10Y31                                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/C
                  SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.418     5.619 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                                       net (fo=2, routed)           0.520     6.139    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
                  SLICE_X4Y30          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                                       clock pessimism              0.598     6.737    
                  SLICE_X11Y31         FDCE (Setup_data_check)     22.000    28.737    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_write_reg
  ---------------------------------------------------------------------------------
                                       required time                         28.737    
                                       arrival time                          -7.241    
  ---------------------------------------------------------------------------------
                                       slack                                 21.497    

Slack (MET) :             21.508ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[2]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.456ns (32.475%)  route 0.948ns (67.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.634ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.745     5.862    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X11Y32         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.456     6.318 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[2]/Q
                                       net (fo=1, routed)           0.948     7.266    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[2]
    Routing       SLICE_X13Y32         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.568     5.201    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X10Y31                                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/C
                  SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.418     5.619 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                                       net (fo=2, routed)           0.520     6.139    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
                  SLICE_X4Y30          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                                       clock pessimism              0.634     6.773    
                  SLICE_X13Y32         FDCE (Setup_data_check)     22.000    28.773    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         28.773    
                                       arrival time                          -7.266    
  ---------------------------------------------------------------------------------
                                       slack                                 21.508    

Slack (MET) :             21.518ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[28]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.456ns (33.724%)  route 0.896ns (66.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.598ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.751     5.868    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X13Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.456     6.324 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[28]/Q
                                       net (fo=1, routed)           0.896     7.220    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[28]
    Routing       SLICE_X25Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[28]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.568     5.201    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X10Y31                                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/C
                  SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.418     5.619 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                                       net (fo=2, routed)           0.520     6.139    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
                  SLICE_X4Y30          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                                       clock pessimism              0.598     6.737    
                  SLICE_X25Y38         FDCE (Setup_data_check)     22.000    28.737    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[28]
  ---------------------------------------------------------------------------------
                                       required time                         28.737    
                                       arrival time                          -7.220    
  ---------------------------------------------------------------------------------
                                       slack                                 21.518    

Slack (MET) :             21.523ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[27]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.456ns (33.863%)  route 0.891ns (66.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.598ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.751     5.868    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X13Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[27]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.456     6.324 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[27]/Q
                                       net (fo=1, routed)           0.891     7.214    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[27]
    Routing       SLICE_X25Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[27]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.568     5.201    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X10Y31                                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/C
                  SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.418     5.619 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                                       net (fo=2, routed)           0.520     6.139    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
                  SLICE_X4Y30          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                                       clock pessimism              0.598     6.737    
                  SLICE_X25Y38         FDCE (Setup_data_check)     22.000    28.737    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[27]
  ---------------------------------------------------------------------------------
                                       required time                         28.737    
                                       arrival time                          -7.214    
  ---------------------------------------------------------------------------------
                                       slack                                 21.523    

Slack (MET) :             21.539ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_wdata_reg[17]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.456ns (36.146%)  route 0.806ns (63.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.598ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.820     5.937    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X5Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[17]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.456     6.393 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[17]/Q
                                       net (fo=1, routed)           0.806     7.198    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_wdata_reg[31]_0[17]
    Routing       SLICE_X7Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_wdata_reg[17]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.568     5.201    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X10Y31                                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/C
                  SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.418     5.619 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                                       net (fo=2, routed)           0.520     6.139    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
                  SLICE_X4Y30          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                                       clock pessimism              0.598     6.737    
                  SLICE_X7Y28          FDCE (Setup_data_check)     22.000    28.737    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_wdata_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                         28.737    
                                       arrival time                          -7.198    
  ---------------------------------------------------------------------------------
                                       slack                                 21.539    

Slack (MET) :             21.578ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[20]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.302%)  route 0.836ns (64.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.598ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.751     5.868    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X13Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[20]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.456     6.324 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[20]/Q
                                       net (fo=1, routed)           0.836     7.159    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[20]
    Routing       SLICE_X25Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[20]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.568     5.201    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X10Y31                                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/C
                  SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.418     5.619 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                                       net (fo=2, routed)           0.520     6.139    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
                  SLICE_X4Y30          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                                       clock pessimism              0.598     6.737    
                  SLICE_X25Y38         FDCE (Setup_data_check)     22.000    28.737    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[20]
  ---------------------------------------------------------------------------------
                                       required time                         28.737    
                                       arrival time                          -7.159    
  ---------------------------------------------------------------------------------
                                       slack                                 21.578    

Slack (MET) :             21.611ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[5]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.456ns (30.038%)  route 1.062ns (69.962%))
  Logic Levels:           0  
  Clock Path Skew:        1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.440ns
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.637ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.832     5.949    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
                  SLICE_X7Y39          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X7Y39          FDCE (Prop_fdce_C_Q)         0.456     6.405 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[5]/Q
                                       net (fo=1, routed)           1.062     7.467    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[3]
    Routing       SLICE_X15Y41         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.653     5.286    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
                  SLICE_X4Y40                                                       r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/C
                  SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.418     5.704 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                                       net (fo=2, routed)           0.736     6.440    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
                  SLICE_X1Y45          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                                       clock pessimism              0.637     7.077    
                  SLICE_X15Y41         FDCE (Setup_data_check)     22.000    29.077    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         29.077    
                                       arrival time                          -7.467    
  ---------------------------------------------------------------------------------
                                       slack                                 21.611    

Slack (MET) :             21.615ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[22]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.456ns (36.253%)  route 0.802ns (63.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.598ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.748     5.865    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X19Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[22]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X19Y36         FDCE (Prop_fdce_C_Q)         0.456     6.321 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[22]/Q
                                       net (fo=1, routed)           0.802     7.122    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[22]
    Routing       SLICE_X25Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[22]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.568     5.201    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X10Y31                                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/C
                  SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.418     5.619 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                                       net (fo=2, routed)           0.520     6.139    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
                  SLICE_X4Y30          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                                       clock pessimism              0.598     6.737    
                  SLICE_X25Y36         FDCE (Setup_data_check)     22.000    28.737    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[22]
  ---------------------------------------------------------------------------------
                                       required time                         28.737    
                                       arrival time                          -7.122    
  ---------------------------------------------------------------------------------
                                       slack                                 21.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_slverr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_slverr_reg/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.482ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.589     2.317    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X11Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_slverr_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.141     2.458 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_slverr_reg/Q
                                       net (fo=1, routed)           0.087     2.545    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_slverr
    Routing       SLICE_X10Y33                                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/soc_cpu_wrap_0_20_LUT2_2/I0
    Routing       SLICE_X10Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.590 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/soc_cpu_wrap_0_20_LUT2_2/O
                                       net (fo=1, routed)           0.000     2.590    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_slverr_i_1_n_0
    Routing       SLICE_X10Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_slverr_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.856     2.812    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X10Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_slverr_reg/C
                                       clock pessimism             -0.482     2.330    
                  SLICE_X10Y33         FDCE (Hold_fdce_C_D)         0.120     2.450    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_slverr_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.450    
                                       arrival time                           2.590    
  ---------------------------------------------------------------------------------
                                       slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.482ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.590     2.318    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X15Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.141     2.459 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[0]/Q
                                       net (fo=1, routed)           0.087     2.546    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata[0]
    Routing       SLICE_X14Y34                                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/soc_cpu_wrap_0_20_LUT6_8/I2
    Routing       SLICE_X14Y34         LUT6 (Prop_lut6_I2_O)        0.045     2.591 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/soc_cpu_wrap_0_20_LUT6_8/O
                                       net (fo=1, routed)           0.000     2.591    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[0]_i_1__0_n_0
    Routing       SLICE_X14Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.857     2.813    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X14Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[0]/C
                                       clock pessimism             -0.482     2.331    
                  SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.120     2.451    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -2.451    
                                       arrival time                           2.591    
  ---------------------------------------------------------------------------------
                                       slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.817ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.484ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.592     2.320    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X11Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[20]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.141     2.461 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[20]/Q
                                       net (fo=1, routed)           0.087     2.548    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata[20]
    Routing       SLICE_X10Y38                                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/soc_cpu_wrap_0_20_LUT6_20/I3
    Routing       SLICE_X10Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.593 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/soc_cpu_wrap_0_20_LUT6_20/O
                                       net (fo=1, routed)           0.000     2.593    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[20]_i_1__0_n_0
    Routing       SLICE_X10Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[20]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.861     2.817    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X10Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[20]/C
                                       clock pessimism             -0.484     2.333    
                  SLICE_X10Y38         FDCE (Hold_fdce_C_D)         0.120     2.453    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[20]
  ---------------------------------------------------------------------------------
                                       required time                         -2.453    
                                       arrival time                           2.593    
  ---------------------------------------------------------------------------------
                                       slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.817ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.484ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.592     2.320    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X15Y39         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[16]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.141     2.461 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[16]/Q
                                       net (fo=1, routed)           0.091     2.552    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata[16]
    Routing       SLICE_X14Y39                                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/soc_cpu_wrap_0_20_LUT6_15/I3
    Routing       SLICE_X14Y39         LUT6 (Prop_lut6_I3_O)        0.045     2.597 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/soc_cpu_wrap_0_20_LUT6_15/O
                                       net (fo=1, routed)           0.000     2.597    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[16]_i_1__0_n_0
    Routing       SLICE_X14Y39         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[16]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.861     2.817    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X14Y39         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[16]/C
                                       clock pessimism             -0.484     2.333    
                  SLICE_X14Y39         FDCE (Hold_fdce_C_D)         0.121     2.454    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[16]
  ---------------------------------------------------------------------------------
                                       required time                         -2.454    
                                       arrival time                           2.597    
  ---------------------------------------------------------------------------------
                                       slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.483ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.617     2.345    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X3Y32          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[9]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     2.486 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[9]/Q
                                       net (fo=2, routed)           0.098     2.584    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[9]
    Routing       SLICE_X2Y32                                                       r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_67/I2
    Routing       SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.045     2.629 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_67/O
                                       net (fo=1, routed)           0.000     2.629    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state[0]_i_1__3_n_0
    Routing       SLICE_X2Y32          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.885     2.841    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X2Y32          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[0]/C
                                       clock pessimism             -0.483     2.358    
                  SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120     2.478    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -2.478    
                                       arrival time                           2.629    
  ---------------------------------------------------------------------------------
                                       slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_csw_dbgswen_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.817ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.481ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.592     2.320    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X11Y39         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_csw_dbgswen_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.141     2.461 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_csw_dbgswen_reg/Q
                                       net (fo=1, routed)           0.108     2.569    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_csw[31]
    Routing       SLICE_X10Y38                                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/soc_cpu_wrap_0_20_LUT6_31/I1
    Routing       SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.045     2.614 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/soc_cpu_wrap_0_20_LUT6_31/O
                                       net (fo=1, routed)           0.000     2.614    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[31]_i_2__0_n_0
    Routing       SLICE_X10Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[31]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.861     2.817    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X10Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[31]/C
                                       clock pessimism             -0.481     2.336    
                  SLICE_X10Y38         FDCE (Hold_fdce_C_D)         0.121     2.457    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[31]
  ---------------------------------------------------------------------------------
                                       required time                         -2.457    
                                       arrival time                           2.614    
  ---------------------------------------------------------------------------------
                                       slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.426%)  route 0.244ns (65.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.461ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.590     2.318    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
                  SLICE_X11Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y34         FDCE (Prop_fdce_C_Q)         0.128     2.446 r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[5]/Q
                                       net (fo=2, routed)           0.244     2.690    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr[5]
    Routing       RAMB18_X0Y14         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[10]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.903     2.860    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
                  RAMB18_X0Y14         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/CLKARDCLK
                                       clock pessimism             -0.461     2.398    
                  RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                                    0.129     2.527    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.527    
                                       arrival time                           2.690    
  ---------------------------------------------------------------------------------
                                       slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_csw_addrinc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.483ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.590     2.318    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
                  SLICE_X10Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_csw_addrinc_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164     2.482 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_csw_addrinc_reg[1]/Q
                                       net (fo=2, routed)           0.060     2.542    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/mem_ap_csw[2]
    Routing       SLICE_X11Y36                                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT6_14/I2
    Routing       SLICE_X11Y36         LUT6 (Prop_lut6_I2_O)        0.045     2.587 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT6_14/O
                                       net (fo=1, routed)           0.000     2.587    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[31]_1[2]
    Routing       SLICE_X11Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.858     2.814    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
                  SLICE_X11Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[5]/C
                                       clock pessimism             -0.483     2.331    
                  SLICE_X11Y36         FDCE (Hold_fdce_C_D)         0.092     2.423    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         -2.423    
                                       arrival time                           2.587    
  ---------------------------------------------------------------------------------
                                       slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_csw_dbgswen_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.833%)  route 0.110ns (37.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.461ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.622     2.350    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
                  SLICE_X3Y41          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_csw_dbgswen_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141     2.491 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_csw_dbgswen_reg/Q
                                       net (fo=1, routed)           0.110     2.601    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/mem_ap_csw[10]
    Routing       SLICE_X5Y41                                                       r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT6_12/I2
    Routing       SLICE_X5Y41          LUT6 (Prop_lut6_I2_O)        0.045     2.646 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT6_12/O
                                       net (fo=1, routed)           0.000     2.646    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[31]_1[12]
    Routing       SLICE_X5Y41          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[31]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.891     2.847    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
                  SLICE_X5Y41          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[31]/C
                                       clock pessimism             -0.461     2.386    
                  SLICE_X5Y41          FDCE (Hold_fdce_C_D)         0.092     2.478    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[31]
  ---------------------------------------------------------------------------------
                                       required time                         -2.478    
                                       arrival time                           2.646    
  ---------------------------------------------------------------------------------
                                       slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.330%)  route 0.112ns (37.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.461ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.616     2.344    soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/tck
                  SLICE_X1Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rdata_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     2.485 r  soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rdata_reg[28]/Q
                                       net (fo=1, routed)           0.112     2.597    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[31]_0[28]
    Routing       SLICE_X5Y31                                                       r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT6_97/I0
    Routing       SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.045     2.642 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT6_97/O
                                       net (fo=1, routed)           0.000     2.642    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter[28]_i_1_n_0
    Routing       SLICE_X5Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[28]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.883     2.839    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X5Y31          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[28]/C
                                       clock pessimism             -0.461     2.378    
                  SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.092     2.470    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[28]
  ---------------------------------------------------------------------------------
                                       required time                         -2.470    
                                       arrival time                           2.642    
  ---------------------------------------------------------------------------------
                                       slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riscv_jtag_tck
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { riscv_jtag_tck }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y14   soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  riscv_jtag_tck_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y39    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y39    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y39    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y39    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y39    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y39    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y39    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y39    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y30   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y30   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y30   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y30   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y29   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y29   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y29   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y29   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y29   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y29   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y30   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y30   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y30   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y30   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y28   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y28   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y28   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y28   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y28   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y28   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  riscv_rmii_refclk
  To Clock:  riscv_rmii_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 riscv_rmii_rxd[1]
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 1.034ns (16.061%)  route 5.405ns (83.939%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 24.455 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                                       input delay                 12.000    12.000    
                  U19                                               0.000    12.000 r  riscv_rmii_rxd[1] (IN)
                                       net (fo=0)                   0.000    12.000    riscv_rmii_rxd[1]
    Routing       U19                                                               r  riscv_rmii_rxd_IBUF[1]_inst/I
    Routing       U19                  IBUF (Prop_ibuf_I_O)         0.910    12.910 r  riscv_rmii_rxd_IBUF[1]_inst/O
                                       net (fo=1, routed)           5.405    18.316    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rxd[1]
    Routing       SLICE_X47Y8                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[1]_i_1/I0
    Routing       SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.124    18.440 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[1]_i_1/O
                                       net (fo=1, routed)           0.000    18.440    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]_0
    Routing       SLICE_X47Y8          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   20.000    20.000 r  
                  U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000    20.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.493    24.455    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X47Y8          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/C
                                       clock pessimism              0.000    24.455    
                                       clock uncertainty           -0.035    24.420    
                  SLICE_X47Y8          FDRE (Setup_fdre_C_D)        0.029    24.449    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         24.449    
                                       arrival time                         -18.440    
  ---------------------------------------------------------------------------------
                                       slack                                  6.009    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_tx_en
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        16.377ns  (logic 2.613ns (15.959%)  route 13.763ns (84.041%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.662     4.873    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X48Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X48Y13         FDCE (Prop_fdce_C_Q)         0.456     5.329 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/Q
                                       net (fo=2, routed)          13.763    19.092    riscv_rmii_tx_en_OBUF
    Routing       Y18                                                               r  riscv_rmii_tx_en_OBUF_inst/I
    Routing       Y18                  OBUF (Prop_obuf_I_O)         2.157    21.250 r  riscv_rmii_tx_en_OBUF_inst/O
                                       net (fo=0)                   0.000    21.250    riscv_rmii_tx_en
                  Y18                                                               r  riscv_rmii_tx_en (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   40.000    40.000 r  
                                       clock pessimism              0.000    40.000    
                                       clock uncertainty           -0.035    39.965    
                                       output delay               -12.000    27.965    
  ---------------------------------------------------------------------------------
                                       required time                         27.965    
                                       arrival time                         -21.250    
  ---------------------------------------------------------------------------------
                                       slack                                  6.715    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 riscv_rmii_rxd[0]
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.477ns (16.676%)  route 2.384ns (83.324%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 21.631 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                                       input delay                 12.000    12.000    
                  Y19                                               0.000    12.000 r  riscv_rmii_rxd[0] (IN)
                                       net (fo=0)                   0.000    12.000    riscv_rmii_rxd[0]
    Routing       Y19                                                               r  riscv_rmii_rxd_IBUF[0]_inst/I
    Routing       Y19                  IBUF (Prop_ibuf_I_O)         0.421    12.421 r  riscv_rmii_rxd_IBUF[0]_inst/O
                                       net (fo=1, routed)           2.384    14.806    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rxd[0]
    Routing       SLICE_X44Y9                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[0]_i_1/I0
    Routing       SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.056    14.862 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[0]_i_1/O
                                       net (fo=1, routed)           0.000    14.862    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]_0
    Routing       SLICE_X44Y9          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   20.000    20.000 r  
                  U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000    20.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.561    21.631    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X44Y9          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/C
                                       clock pessimism              0.000    21.631    
                                       clock uncertainty           -0.035    21.595    
                  SLICE_X44Y9          FDRE (Setup_fdre_C_D)        0.014    21.609    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         21.609    
                                       arrival time                         -14.862    
  ---------------------------------------------------------------------------------
                                       slack                                  6.748    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 riscv_rmii_crs_dv
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.393ns (14.337%)  route 2.348ns (85.663%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 21.629 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                                       input delay                 12.000    12.000    
                  W18                                               0.000    12.000 r  riscv_rmii_crs_dv (IN)
                                       net (fo=0)                   0.000    12.000    riscv_rmii_crs_dv
    Routing       W18                                                               r  riscv_rmii_crs_dv_IBUF_inst/I
    Routing       W18                  IBUF (Prop_ibuf_I_O)         0.393    12.393 r  riscv_rmii_crs_dv_IBUF_inst/O
                                       net (fo=1, routed)           2.348    14.741    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_crsdv
    Routing       SLICE_X51Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   20.000    20.000 r  
                  U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000    20.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.559    21.629    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X51Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/C
                                       clock pessimism              0.000    21.629    
                                       clock uncertainty           -0.035    21.593    
                  SLICE_X51Y1          FDCE (Setup_fdce_C_D)       -0.027    21.566    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg
  ---------------------------------------------------------------------------------
                                       required time                         21.566    
                                       arrival time                         -14.741    
  ---------------------------------------------------------------------------------
                                       slack                                  6.825    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_txd[0]
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        15.912ns  (logic 2.658ns (16.705%)  route 13.254ns (83.295%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.662     4.873    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X48Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X48Y13         FDCE (Prop_fdce_C_Q)         0.456     5.329 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/Q
                                       net (fo=1, routed)          13.254    18.583    riscv_rmii_txd_OBUF[0]
    Routing       Y16                                                               r  riscv_rmii_txd_OBUF[0]_inst/I
    Routing       Y16                  OBUF (Prop_obuf_I_O)         2.202    20.785 r  riscv_rmii_txd_OBUF[0]_inst/O
                                       net (fo=0)                   0.000    20.785    riscv_rmii_txd[0]
                  Y16                                                               r  riscv_rmii_txd[0] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   40.000    40.000 r  
                                       clock pessimism              0.000    40.000    
                                       clock uncertainty           -0.035    39.965    
                                       output delay               -12.000    27.965    
  ---------------------------------------------------------------------------------
                                       required time                         27.965    
                                       arrival time                         -20.785    
  ---------------------------------------------------------------------------------
                                       slack                                  7.180    

Slack (MET) :             7.260ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_txd[1]
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        15.829ns  (logic 2.718ns (17.168%)  route 13.112ns (82.832%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.664     4.875    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X46Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y12         FDCE (Prop_fdce_C_Q)         0.518     5.393 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/Q
                                       net (fo=1, routed)          13.112    18.505    riscv_rmii_txd_OBUF[1]
    Routing       Y17                                                               r  riscv_rmii_txd_OBUF[1]_inst/I
    Routing       Y17                  OBUF (Prop_obuf_I_O)         2.200    20.705 r  riscv_rmii_txd_OBUF[1]_inst/O
                                       net (fo=0)                   0.000    20.705    riscv_rmii_txd[1]
                  Y17                                                               r  riscv_rmii_txd[1] (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   40.000    40.000 r  
                                       clock pessimism              0.000    40.000    
                                       clock uncertainty           -0.035    39.965    
                                       output delay               -12.000    27.965    
  ---------------------------------------------------------------------------------
                                       required time                         27.965    
                                       arrival time                         -20.705    
  ---------------------------------------------------------------------------------
                                       slack                                  7.260    

Slack (MET) :             13.490ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 1.911ns (29.633%)  route 4.538ns (70.367%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 24.453 - 20.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.664     4.875    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X46Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X46Y12         FDCE (Prop_fdce_C_Q)         0.478     5.353 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[1]/Q
                                       net (fo=15, routed)          1.479     6.832    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/tx_busy_reg[1]
    Moved         SLICE_X46Y14                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6/S
    Moved         SLICE_X46Y14         MUXF7 (Prop_muxf7_S_O)       0.469     7.301 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6/O
                                       net (fo=1, routed)           1.107     8.408    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6_n_0
    Moved         SLICE_X45Y12                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/I1
    Moved         SLICE_X45Y12         LUT6 (Prop_lut6_I1_O)        0.297     8.705 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                                       net (fo=1, routed)           0.000     8.705    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    Moved         SLICE_X45Y12                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/I1
    Moved         SLICE_X45Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     8.950 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                                       net (fo=2, routed)           0.731     9.681    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    Placement     SLICE_X46Y10                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/I1
    Routing       SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.298     9.979 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                                       net (fo=14, routed)          1.222    11.200    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    Routing       SLICE_X48Y10                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[11]_i_1__0/I4
    Routing       SLICE_X48Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.324 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[11]_i_1__0/O
                                       net (fo=1, routed)           0.000    11.324    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[11]_i_1__0_n_0
    Routing       SLICE_X48Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   20.000    20.000 r  
                  U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000    20.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.491    24.453    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
                  SLICE_X48Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[11]/C
                                       clock pessimism              0.364    24.817    
                                       clock uncertainty           -0.035    24.782    
                  SLICE_X48Y10         FDPE (Setup_fdpe_C_D)        0.032    24.814    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                         24.814    
                                       arrival time                         -11.324    
  ---------------------------------------------------------------------------------
                                       slack                                 13.490    

Slack (MET) :             13.684ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 1.911ns (30.557%)  route 4.343ns (69.443%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 24.453 - 20.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.664     4.875    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X46Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X46Y12         FDCE (Prop_fdce_C_Q)         0.478     5.353 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[1]/Q
                                       net (fo=15, routed)          1.479     6.832    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/tx_busy_reg[1]
    Moved         SLICE_X46Y14                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6/S
    Moved         SLICE_X46Y14         MUXF7 (Prop_muxf7_S_O)       0.469     7.301 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6/O
                                       net (fo=1, routed)           1.107     8.408    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6_n_0
    Moved         SLICE_X45Y12                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/I1
    Moved         SLICE_X45Y12         LUT6 (Prop_lut6_I1_O)        0.297     8.705 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                                       net (fo=1, routed)           0.000     8.705    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    Moved         SLICE_X45Y12                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/I1
    Moved         SLICE_X45Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     8.950 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                                       net (fo=2, routed)           0.731     9.681    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    Placement     SLICE_X46Y10                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/I1
    Routing       SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.298     9.979 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                                       net (fo=14, routed)          1.027    11.005    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    Routing       SLICE_X48Y10                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[5]_i_1__0/I4
    Routing       SLICE_X48Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.129 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[5]_i_1__0/O
                                       net (fo=1, routed)           0.000    11.129    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[5]_i_1__0_n_0
    Routing       SLICE_X48Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   20.000    20.000 r  
                  U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000    20.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.491    24.453    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
                  SLICE_X48Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[5]/C
                                       clock pessimism              0.364    24.817    
                                       clock uncertainty           -0.035    24.782    
                  SLICE_X48Y10         FDPE (Setup_fdpe_C_D)        0.031    24.813    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         24.813    
                                       arrival time                         -11.129    
  ---------------------------------------------------------------------------------
                                       slack                                 13.684    

Slack (MET) :             13.846ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 1.911ns (31.372%)  route 4.180ns (68.628%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 24.453 - 20.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.664     4.875    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X46Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X46Y12         FDCE (Prop_fdce_C_Q)         0.478     5.353 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[1]/Q
                                       net (fo=15, routed)          1.479     6.832    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/tx_busy_reg[1]
    Moved         SLICE_X46Y14                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6/S
    Moved         SLICE_X46Y14         MUXF7 (Prop_muxf7_S_O)       0.469     7.301 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6/O
                                       net (fo=1, routed)           1.107     8.408    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6_n_0
    Moved         SLICE_X45Y12                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/I1
    Moved         SLICE_X45Y12         LUT6 (Prop_lut6_I1_O)        0.297     8.705 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                                       net (fo=1, routed)           0.000     8.705    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    Moved         SLICE_X45Y12                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/I1
    Moved         SLICE_X45Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     8.950 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                                       net (fo=2, routed)           0.731     9.681    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    Placement     SLICE_X46Y10                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/I1
    Routing       SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.298     9.979 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                                       net (fo=14, routed)          0.864    10.843    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    Routing       SLICE_X49Y9                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[23]_i_1__0/I4
    Routing       SLICE_X49Y9          LUT6 (Prop_lut6_I4_O)        0.124    10.967 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[23]_i_1__0/O
                                       net (fo=1, routed)           0.000    10.967    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[23]_i_1__0_n_0
    Routing       SLICE_X49Y9          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   20.000    20.000 r  
                  U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000    20.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.491    24.453    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
                  SLICE_X49Y9          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]/C
                                       clock pessimism              0.364    24.817    
                                       clock uncertainty           -0.035    24.782    
                  SLICE_X49Y9          FDPE (Setup_fdpe_C_D)        0.031    24.813    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[23]
  ---------------------------------------------------------------------------------
                                       required time                         24.813    
                                       arrival time                         -10.967    
  ---------------------------------------------------------------------------------
                                       slack                                 13.846    

Slack (MET) :             13.896ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 1.911ns (31.643%)  route 4.128ns (68.357%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 24.453 - 20.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.664     4.875    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X46Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X46Y12         FDCE (Prop_fdce_C_Q)         0.478     5.353 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[1]/Q
                                       net (fo=15, routed)          1.479     6.832    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/tx_busy_reg[1]
    Moved         SLICE_X46Y14                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6/S
    Moved         SLICE_X46Y14         MUXF7 (Prop_muxf7_S_O)       0.469     7.301 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6/O
                                       net (fo=1, routed)           1.107     8.408    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_6_n_0
    Moved         SLICE_X45Y12                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/I1
    Moved         SLICE_X45Y12         LUT6 (Prop_lut6_I1_O)        0.297     8.705 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                                       net (fo=1, routed)           0.000     8.705    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    Moved         SLICE_X45Y12                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/I1
    Moved         SLICE_X45Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     8.950 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                                       net (fo=2, routed)           0.731     9.681    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    Placement     SLICE_X46Y10                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/I1
    Routing       SLICE_X46Y10         LUT3 (Prop_lut3_I1_O)        0.298     9.979 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                                       net (fo=14, routed)          0.812    10.791    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    Routing       SLICE_X48Y10                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[4]_i_1__0/I2
    Routing       SLICE_X48Y10         LUT4 (Prop_lut4_I2_O)        0.124    10.915 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[4]_i_1__0/O
                                       net (fo=1, routed)           0.000    10.915    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[4]_i_1__0_n_0
    Routing       SLICE_X48Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   20.000    20.000 r  
                  U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000    20.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.491    24.453    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
                  SLICE_X48Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]/C
                                       clock pessimism              0.364    24.817    
                                       clock uncertainty           -0.035    24.782    
                  SLICE_X48Y10         FDPE (Setup_fdpe_C_D)        0.029    24.811    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         24.811    
                                       arrival time                         -10.915    
  ---------------------------------------------------------------------------------
                                       slack                                 13.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][24]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.160%)  route 0.173ns (53.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.559     1.629    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X50Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[24]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X50Y2          FDCE (Prop_fdce_C_Q)         0.148     1.777 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[24]/Q
                                       net (fo=2, routed)           0.173     1.949    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[24]
    Placement     SLICE_X48Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][24]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.829     1.990    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
                  SLICE_X48Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][24]/C
                                       clock pessimism             -0.096     1.894    
                  SLICE_X48Y3          FDCE (Hold_fdce_C_D)         0.017     1.911    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][24]
  ---------------------------------------------------------------------------------
                                       required time                         -1.911    
                                       arrival time                           1.949    
  ---------------------------------------------------------------------------------
                                       slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.441%)  route 0.226ns (61.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.562     1.632    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X47Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[20]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.141     1.773 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[20]/Q
                                       net (fo=2, routed)           0.226     1.999    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[20]
    Moved         SLICE_X50Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[20]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.826     1.987    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X50Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[20]/C
                                       clock pessimism             -0.096     1.891    
                  SLICE_X50Y2          FDCE (Hold_fdce_C_D)         0.064     1.955    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[20]
  ---------------------------------------------------------------------------------
                                       required time                         -1.955    
                                       arrival time                           1.999    
  ---------------------------------------------------------------------------------
                                       slack                                  0.043    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.591%)  route 0.232ns (64.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.561     1.631    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X49Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[14]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.128     1.759 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[14]/Q
                                       net (fo=2, routed)           0.232     1.990    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[14]
    Moved         SLICE_X51Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[14]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.825     1.986    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X51Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[14]/C
                                       clock pessimism             -0.096     1.890    
                  SLICE_X51Y4          FDCE (Hold_fdce_C_D)         0.019     1.909    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[14]
  ---------------------------------------------------------------------------------
                                       required time                         -1.909    
                                       arrival time                           1.990    
  ---------------------------------------------------------------------------------
                                       slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.429%)  route 0.233ns (64.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.560     1.630    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X49Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.128     1.758 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[6]/Q
                                       net (fo=2, routed)           0.233     1.991    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[6]
    Routing       SLICE_X51Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.825     1.986    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X51Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[4]/C
                                       clock pessimism             -0.096     1.890    
                  SLICE_X51Y5          FDCE (Hold_fdce_C_D)         0.012     1.902    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         -1.902    
                                       arrival time                           1.991    
  ---------------------------------------------------------------------------------
                                       slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.646%)  route 0.241ns (65.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.561     1.631    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X49Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[28]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.128     1.759 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[28]/Q
                                       net (fo=4, routed)           0.241     2.000    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[28]
    Routing       SLICE_X51Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[26]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.825     1.986    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X51Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[26]/C
                                       clock pessimism             -0.096     1.890    
                  SLICE_X51Y3          FDCE (Hold_fdce_C_D)         0.018     1.908    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                         -1.908    
                                       arrival time                           2.000    
  ---------------------------------------------------------------------------------
                                       slack                                  0.092    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.429%)  route 0.255ns (66.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.562     1.632    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X47Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.128     1.760 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[12]/Q
                                       net (fo=2, routed)           0.255     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[12]
    Moved         SLICE_X51Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[12]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.825     1.986    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X51Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[12]/C
                                       clock pessimism             -0.096     1.890    
                  SLICE_X51Y4          FDCE (Hold_fdce_C_D)         0.017     1.907    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[12]
  ---------------------------------------------------------------------------------
                                       required time                         -1.907    
                                       arrival time                           2.015    
  ---------------------------------------------------------------------------------
                                       slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.565%)  route 0.265ns (67.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.562     1.632    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X47Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[22]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.128     1.760 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[22]/Q
                                       net (fo=2, routed)           0.265     2.025    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[22]
    Moved         SLICE_X51Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[22]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.826     1.987    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X51Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[22]/C
                                       clock pessimism             -0.096     1.891    
                  SLICE_X51Y2          FDCE (Hold_fdce_C_D)         0.023     1.914    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[22]
  ---------------------------------------------------------------------------------
                                       required time                         -1.914    
                                       arrival time                           2.025    
  ---------------------------------------------------------------------------------
                                       slack                                  0.111    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][12]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.868%)  route 0.331ns (70.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.558     1.628    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X51Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X51Y4          FDCE (Prop_fdce_C_Q)         0.141     1.769 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[12]/Q
                                       net (fo=2, routed)           0.331     2.100    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[12]
    Placement     SLICE_X49Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][12]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.829     1.990    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
                  SLICE_X49Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][12]/C
                                       clock pessimism             -0.096     1.894    
                  SLICE_X49Y4          FDCE (Hold_fdce_C_D)         0.070     1.964    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][12]
  ---------------------------------------------------------------------------------
                                       required time                         -1.964    
                                       arrival time                           2.100    
  ---------------------------------------------------------------------------------
                                       slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.226%)  route 0.315ns (65.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.556     1.626    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
                  SLICE_X50Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y10         FDPE (Prop_fdpe_C_Q)         0.164     1.790 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/Q
                                       net (fo=1, routed)           0.315     2.105    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg_n_0_[17]
    Routing       SLICE_X49Y9          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.828     1.989    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
                  SLICE_X49Y9          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]/C
                                       clock pessimism             -0.096     1.893    
                  SLICE_X49Y9          FDPE (Hold_fdpe_C_D)         0.070     1.963    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]
  ---------------------------------------------------------------------------------
                                       required time                         -1.963    
                                       arrival time                           2.105    
  ---------------------------------------------------------------------------------
                                       slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][24]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.148ns (36.042%)  route 0.263ns (63.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.559     1.629    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X50Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[24]/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X50Y2          FDCE (Prop_fdce_C_Q)         0.148     1.777 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[24]/Q
                                       net (fo=2, routed)           0.263     2.039    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[24]
    Placement     SLICE_X48Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][24]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.829     1.990    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
                  SLICE_X48Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][24]/C
                                       clock pessimism             -0.096     1.894    
                  SLICE_X48Y4          FDCE (Hold_fdce_C_D)         0.002     1.896    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][24]
  ---------------------------------------------------------------------------------
                                       required time                         -1.896    
                                       arrival time                           2.039    
  ---------------------------------------------------------------------------------
                                       slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riscv_rmii_refclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { riscv_rmii_refclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  riscv_rmii_refclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X45Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X45Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X52Y2     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y6     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y7     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y6     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X50Y6     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X52Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y13    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y13    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X51Y7     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X51Y7     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X51Y7     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X51Y7     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y13    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_crc_cnt_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X50Y9     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X45Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X45Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y2     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y6     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y7     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y6     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X50Y6     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X52Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][16]/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 1.697ns (64.128%)  route 0.950ns (35.872%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -6.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    9.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sclk rise edge)       0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.666     2.960    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                  SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.456     3.416 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           2.738     6.154    sclk_0_OBUF
                  V6                                                                r  sclk_0_OBUF_inst/I
                  V6                   OBUF (Prop_obuf_I_O)         3.520     9.674 r  sclk_0_OBUF_inst/O
                                       net (fo=0)                   0.000     9.674    sclk_0
                  V6                                                                r  sclk_0 (OUT)
  ---------------------------------------------------------------------------------    -------------------
                                       input delay                 12.000    21.674    
                  U7                                                0.000    21.674 r  miso_0 (IN)
                                       net (fo=0)                   0.000    21.674    miso_0
    Routing       U7                                                                r  miso_0_IBUF_inst/I
    Routing       U7                   IBUF (Prop_ibuf_I_O)         1.573    23.248 r  miso_0_IBUF_inst/O
                                       net (fo=3, routed)           0.950    24.197    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    Routing       SLICE_X0Y28                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT6_14/I0
    Routing       SLICE_X0Y28          LUT6 (Prop_lut6_I0_O)        0.124    24.321 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT6_14/O
                                       net (fo=1, routed)           0.000    24.321    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[7]
    Routing       SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/C
                                       clock pessimism              0.115    24.941    
                                       clock uncertainty           -0.332    24.610    
                  SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.079    24.689    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         24.689    
                                       arrival time                         -24.321    
  ---------------------------------------------------------------------------------
                                       slack                                  0.367    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 1.697ns (65.984%)  route 0.875ns (34.016%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -6.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    9.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sclk rise edge)       0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.666     2.960    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                  SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.456     3.416 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           2.738     6.154    sclk_0_OBUF
                  V6                                                                r  sclk_0_OBUF_inst/I
                  V6                   OBUF (Prop_obuf_I_O)         3.520     9.674 r  sclk_0_OBUF_inst/O
                                       net (fo=0)                   0.000     9.674    sclk_0
                  V6                                                                r  sclk_0 (OUT)
  ---------------------------------------------------------------------------------    -------------------
                                       input delay                 12.000    21.674    
                  U7                                                0.000    21.674 r  miso_0 (IN)
                                       net (fo=0)                   0.000    21.674    miso_0
    Routing       U7                                                                r  miso_0_IBUF_inst/I
    Routing       U7                   IBUF (Prop_ibuf_I_O)         1.573    23.248 r  miso_0_IBUF_inst/O
                                       net (fo=3, routed)           0.875    24.123    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    Routing       SLICE_X0Y28                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT5_19/I0
    Routing       SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.124    24.247 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT5_19/O
                                       net (fo=1, routed)           0.000    24.247    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[15]
    Routing       SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/C
                                       clock pessimism              0.115    24.941    
                                       clock uncertainty           -0.332    24.610    
                  SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.081    24.691    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]
  ---------------------------------------------------------------------------------
                                       required time                         24.691    
                                       arrival time                         -24.247    
  ---------------------------------------------------------------------------------
                                       slack                                  0.444    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 1.697ns (66.268%)  route 0.864ns (33.732%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -6.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    9.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sclk rise edge)       0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.666     2.960    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                  SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.456     3.416 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           2.738     6.154    sclk_0_OBUF
                  V6                                                                r  sclk_0_OBUF_inst/I
                  V6                   OBUF (Prop_obuf_I_O)         3.520     9.674 r  sclk_0_OBUF_inst/O
                                       net (fo=0)                   0.000     9.674    sclk_0
                  V6                                                                r  sclk_0 (OUT)
  ---------------------------------------------------------------------------------    -------------------
                                       input delay                 12.000    21.674    
                  U7                                                0.000    21.674 r  miso_0 (IN)
                                       net (fo=0)                   0.000    21.674    miso_0
    Routing       U7                                                                r  miso_0_IBUF_inst/I
    Routing       U7                   IBUF (Prop_ibuf_I_O)         1.573    23.248 r  miso_0_IBUF_inst/O
                                       net (fo=3, routed)           0.864    24.112    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    Routing       SLICE_X0Y28                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT4_4/I0
    Routing       SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.124    24.236 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT4_4/O
                                       net (fo=1, routed)           0.000    24.236    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[0]
    Routing       SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/C
                                       clock pessimism              0.115    24.941    
                                       clock uncertainty           -0.332    24.610    
                  SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.077    24.687    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         24.687    
                                       arrival time                         -24.236    
  ---------------------------------------------------------------------------------
                                       slack                                  0.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.514ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.385ns (52.401%)  route 0.350ns (47.599%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -1.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sclk rise edge)       0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.562     0.897    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                  SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           0.858     1.896    sclk_0_OBUF
                  V6                                                                r  sclk_0_OBUF_inst/I
                  V6                   OBUF (Prop_obuf_I_O)         1.221     3.118 r  sclk_0_OBUF_inst/O
                                       net (fo=0)                   0.000     3.118    sclk_0
                  V6                                                                r  sclk_0 (OUT)
  ---------------------------------------------------------------------------------    -------------------
                                       input delay                 12.000    15.118    
                  U7                                                0.000    15.118 r  miso_0 (IN)
                                       net (fo=0)                   0.000    15.118    miso_0
    Routing       U7                                                                r  miso_0_IBUF_inst/I
    Routing       U7                   IBUF (Prop_ibuf_I_O)         0.340    15.458 r  miso_0_IBUF_inst/O
                                       net (fo=3, routed)           0.350    15.808    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    Routing       SLICE_X0Y28                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT4_4/I0
    Routing       SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.045    15.853 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT4_4/O
                                       net (fo=1, routed)           0.000    15.853    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[0]
    Routing       SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/C
                                       clock pessimism             -0.030     1.219    
                  SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.120     1.339    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.339    
                                       arrival time                          15.853    
  ---------------------------------------------------------------------------------
                                       slack                                 14.514    

Slack (MET) :             14.517ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.385ns (52.117%)  route 0.354ns (47.883%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -1.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sclk rise edge)       0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.562     0.897    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                  SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           0.858     1.896    sclk_0_OBUF
                  V6                                                                r  sclk_0_OBUF_inst/I
                  V6                   OBUF (Prop_obuf_I_O)         1.221     3.118 r  sclk_0_OBUF_inst/O
                                       net (fo=0)                   0.000     3.118    sclk_0
                  V6                                                                r  sclk_0 (OUT)
  ---------------------------------------------------------------------------------    -------------------
                                       input delay                 12.000    15.118    
                  U7                                                0.000    15.118 r  miso_0 (IN)
                                       net (fo=0)                   0.000    15.118    miso_0
    Routing       U7                                                                r  miso_0_IBUF_inst/I
    Routing       U7                   IBUF (Prop_ibuf_I_O)         0.340    15.458 r  miso_0_IBUF_inst/O
                                       net (fo=3, routed)           0.354    15.812    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    Routing       SLICE_X0Y28                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT5_19/I0
    Routing       SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.045    15.857 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT5_19/O
                                       net (fo=1, routed)           0.000    15.857    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[15]
    Routing       SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/C
                                       clock pessimism             -0.030     1.219    
                  SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     1.340    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]
  ---------------------------------------------------------------------------------
                                       required time                         -1.340    
                                       arrival time                          15.857    
  ---------------------------------------------------------------------------------
                                       slack                                 14.517    

Slack (MET) :             14.539ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.385ns (50.646%)  route 0.376ns (49.354%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -1.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sclk rise edge)       0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.562     0.897    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                  SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           0.858     1.896    sclk_0_OBUF
                  V6                                                                r  sclk_0_OBUF_inst/I
                  V6                   OBUF (Prop_obuf_I_O)         1.221     3.118 r  sclk_0_OBUF_inst/O
                                       net (fo=0)                   0.000     3.118    sclk_0
                  V6                                                                r  sclk_0 (OUT)
  ---------------------------------------------------------------------------------    -------------------
                                       input delay                 12.000    15.118    
                  U7                                                0.000    15.118 r  miso_0 (IN)
                                       net (fo=0)                   0.000    15.118    miso_0
    Routing       U7                                                                r  miso_0_IBUF_inst/I
    Routing       U7                   IBUF (Prop_ibuf_I_O)         0.340    15.458 r  miso_0_IBUF_inst/O
                                       net (fo=3, routed)           0.376    15.834    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    Routing       SLICE_X0Y28                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT6_14/I0
    Routing       SLICE_X0Y28          LUT6 (Prop_lut6_I0_O)        0.045    15.879 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT6_14/O
                                       net (fo=1, routed)           0.000    15.879    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[7]
    Routing       SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/C
                                       clock pessimism             -0.030     1.219    
                  SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     1.340    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         -1.340    
                                       arrival time                          15.879    
  ---------------------------------------------------------------------------------
                                       slack                                 14.539    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        7.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            mosi_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        10.247ns  (logic 3.983ns (38.870%)  route 6.264ns (61.130%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        5.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.724ns = ( 52.724 - 44.000 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 25.037 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.743    25.037    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X29Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X29Y12         FDCE (Prop_fdce_C_Q)         0.456    25.493 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/Q
                                       net (fo=1, routed)           6.264    31.757    mosi_0_OBUF
    Routing       C20                                                               r  mosi_0_OBUF_inst/I
    Routing       C20                  OBUF (Prop_obuf_I_O)         3.527    35.284 r  mosi_0_OBUF_inst/O
                                       net (fo=0)                   0.000    35.284    mosi_0
                  C20                                                               r  mosi_0 (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sclk rise edge)      44.000    44.000 r  
                  PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.493    46.673    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                  SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.367    47.040 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           2.366    49.405    sclk_0_OBUF
                  V6                                                                r  sclk_0_OBUF_inst/I
                  V6                   OBUF (Prop_obuf_I_O)         3.318    52.724 r  sclk_0_OBUF_inst/O
                                       net (fo=0)                   0.000    52.724    sclk_0
                  V6                                                                r  sclk_0 (OUT)
                                       clock pessimism              0.230    52.953    
                                       clock uncertainty           -0.332    52.621    
                                       output delay               -10.000    42.621    
  ---------------------------------------------------------------------------------
                                       required time                         42.621    
                                       arrival time                         -35.284    
  ---------------------------------------------------------------------------------
                                       slack                                  7.337    

Slack (MET) :             8.624ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            nss_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        9.069ns  (logic 4.271ns (47.099%)  route 4.798ns (52.901%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.724ns = ( 52.724 - 44.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 24.961 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.667    24.961    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Moved         SLICE_X35Y10         FDPE (Prop_fdpe_C_Q)         0.419    25.380 f  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/Q
                                       net (fo=2, routed)           1.577    26.957    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_rxneie_reg_0[0]
    Placement     SLICE_X32Y12                                                      f  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/I1
    Routing       SLICE_X32Y12         LUT2 (Prop_lut2_I1_O)        0.299    27.256 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/O
                                       net (fo=1, routed)           3.221    30.477    nss_0_OBUF
    Routing       Y6                                                                r  nss_0_OBUF_inst/I
    Routing       Y6                   OBUF (Prop_obuf_I_O)         3.553    34.030 r  nss_0_OBUF_inst/O
                                       net (fo=0)                   0.000    34.030    nss_0
                  Y6                                                                r  nss_0 (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sclk rise edge)      44.000    44.000 r  
                  PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.493    46.673    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                  SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.367    47.040 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           2.366    49.405    sclk_0_OBUF
                  V6                                                                r  sclk_0_OBUF_inst/I
                  V6                   OBUF (Prop_obuf_I_O)         3.318    52.724 r  sclk_0_OBUF_inst/O
                                       net (fo=0)                   0.000    52.724    sclk_0
                  V6                                                                r  sclk_0 (OUT)
                                       clock pessimism              0.263    52.986    
                                       clock uncertainty           -0.332    52.654    
                                       output delay               -10.000    42.654    
  ---------------------------------------------------------------------------------
                                       required time                         42.654    
                                       arrival time                         -34.030    
  ---------------------------------------------------------------------------------
                                       slack                                  8.624    

Slack (MET) :             11.005ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        6.714ns  (logic 3.976ns (59.223%)  route 2.738ns (40.777%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.724ns = ( 52.724 - 44.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 24.960 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.666    24.960    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.456    25.416 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           2.738    28.154    sclk_0_OBUF
    Routing       V6                                                                r  sclk_0_OBUF_inst/I
    Routing       V6                   OBUF (Prop_obuf_I_O)         3.520    31.674 r  sclk_0_OBUF_inst/O
                                       net (fo=0)                   0.000    31.674    sclk_0
                  V6                                                                r  sclk_0 (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sclk rise edge)      44.000    44.000 r  
                  PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.493    46.673    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                  SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.367    47.040 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           2.366    49.405    sclk_0_OBUF
                  V6                                                                r  sclk_0_OBUF_inst/I
                  V6                   OBUF (Prop_obuf_I_O)         3.318    52.724 r  sclk_0_OBUF_inst/O
                                       net (fo=0)                   0.000    52.724    sclk_0
                  V6                                                                r  sclk_0 (OUT)
                                       clock pessimism              0.288    53.011    
                                       clock uncertainty           -0.332    52.679    
                                       output delay               -10.000    42.679    
  ---------------------------------------------------------------------------------
                                       required time                         42.679    
                                       arrival time                         -31.674    
  ---------------------------------------------------------------------------------
                                       slack                                 11.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.337ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 3.685ns (60.902%)  route 2.366ns (39.098%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.674ns
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.288ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.493     2.673    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.367     3.040 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           2.366     5.405    sclk_0_OBUF
    Routing       V6                                                                r  sclk_0_OBUF_inst/I
    Routing       V6                   OBUF (Prop_obuf_I_O)         3.318     8.724 r  sclk_0_OBUF_inst/O
                                       net (fo=0)                   0.000     8.724    sclk_0
                  V6                                                                r  sclk_0 (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sclk rise edge)       0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.666     2.960    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                  SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.456     3.416 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           2.738     6.154    sclk_0_OBUF
                  V6                                                                r  sclk_0_OBUF_inst/I
                  V6                   OBUF (Prop_obuf_I_O)         3.520     9.674 r  sclk_0_OBUF_inst/O
                                       net (fo=0)                   0.000     9.674    sclk_0
                  V6                                                                r  sclk_0 (OUT)
                                       clock pessimism             -0.288     9.387    
                                       output delay               -10.000    -0.613    
  ---------------------------------------------------------------------------------
                                       required time                          0.613    
                                       arrival time                           8.724    
  ---------------------------------------------------------------------------------
                                       slack                                  9.337    

Slack (MET) :             10.022ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            nss_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 1.463ns (51.637%)  route 1.370ns (48.363%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        2.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.562     0.897    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X32Y11         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y11         FDPE (Prop_fdpe_C_Q)         0.164     1.061 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/Q
                                       net (fo=1, routed)           0.250     1.312    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o
    Routing       SLICE_X32Y12                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/I0
    Routing       SLICE_X32Y12         LUT2 (Prop_lut2_I0_O)        0.045     1.357 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/O
                                       net (fo=1, routed)           1.120     2.477    nss_0_OBUF
    Routing       Y6                                                                r  nss_0_OBUF_inst/I
    Routing       Y6                   OBUF (Prop_obuf_I_O)         1.254     3.731 r  nss_0_OBUF_inst/O
                                       net (fo=0)                   0.000     3.731    nss_0
                  Y6                                                                r  nss_0 (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sclk rise edge)       0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.828     1.194    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                  SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.175     1.369 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           1.182     2.551    sclk_0_OBUF
                  V6                                                                r  sclk_0_OBUF_inst/I
                  V6                   OBUF (Prop_obuf_I_O)         1.421     3.972 r  sclk_0_OBUF_inst/O
                                       net (fo=0)                   0.000     3.972    sclk_0
                  V6                                                                r  sclk_0 (OUT)
                                       clock pessimism             -0.263     3.709    
                                       output delay               -10.000    -6.291    
  ---------------------------------------------------------------------------------
                                       required time                          6.291    
                                       arrival time                           3.731    
  ---------------------------------------------------------------------------------
                                       slack                                 10.022    

Slack (MET) :             10.823ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            mosi_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.369ns (37.921%)  route 2.241ns (62.079%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        2.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.587     0.923    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X29Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X29Y12         FDCE (Prop_fdce_C_Q)         0.141     1.064 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/Q
                                       net (fo=1, routed)           2.241     3.304    mosi_0_OBUF
    Routing       C20                                                               r  mosi_0_OBUF_inst/I
    Routing       C20                  OBUF (Prop_obuf_I_O)         1.228     4.532 r  mosi_0_OBUF_inst/O
                                       net (fo=0)                   0.000     4.532    mosi_0
                  C20                                                               r  mosi_0 (OUT)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sclk rise edge)       0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.828     1.194    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
                  SLICE_X35Y11                                                      r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                  SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.175     1.369 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                                       net (fo=1, routed)           1.182     2.551    sclk_0_OBUF
                  V6                                                                r  sclk_0_OBUF_inst/I
                  V6                   OBUF (Prop_obuf_I_O)         1.421     3.972 r  sclk_0_OBUF_inst/O
                                       net (fo=0)                   0.000     3.972    sclk_0
                  V6                                                                r  sclk_0 (OUT)
                                       clock pessimism             -0.263     3.709    
                                       output delay               -10.000    -6.291    
  ---------------------------------------------------------------------------------
                                       required time                          6.291    
                                       arrival time                           4.532    
  ---------------------------------------------------------------------------------
                                       slack                                 10.823    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[21][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.072ns  (logic 0.419ns (2.197%)  route 18.653ns (97.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 24.803 - 22.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.730     3.024    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)       18.653    22.096    soc_i/cpu_wrap_0/inst/u_intc/u_plic/src_lvl_reg
    Placement     SLICE_X97Y3          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[21][10]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.624    24.803    soc_i/cpu_wrap_0/inst/u_intc/u_plic/clk
                  SLICE_X97Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[21][10]/C
                                       clock pessimism              0.230    25.033    
                                       clock uncertainty           -0.332    24.701    
                  SLICE_X97Y3          FDCE (Recov_fdce_C_CLR)     -0.580    24.121    soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[21][10]
  ---------------------------------------------------------------------------------
                                       required time                         24.121    
                                       arrival time                         -22.096    
  ---------------------------------------------------------------------------------
                                       slack                                  2.025    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[21][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.072ns  (logic 0.419ns (2.197%)  route 18.653ns (97.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 24.803 - 22.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.730     3.024    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)       18.653    22.096    soc_i/cpu_wrap_0/inst/u_intc/u_plic/src_lvl_reg
    Placement     SLICE_X97Y3          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[21][14]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.624    24.803    soc_i/cpu_wrap_0/inst/u_intc/u_plic/clk
                  SLICE_X97Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[21][14]/C
                                       clock pessimism              0.230    25.033    
                                       clock uncertainty           -0.332    24.701    
                  SLICE_X97Y3          FDCE (Recov_fdce_C_CLR)     -0.580    24.121    soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[21][14]
  ---------------------------------------------------------------------------------
                                       required time                         24.121    
                                       arrival time                         -22.096    
  ---------------------------------------------------------------------------------
                                       slack                                  2.025    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[21][15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.072ns  (logic 0.419ns (2.197%)  route 18.653ns (97.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 24.803 - 22.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.730     3.024    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)       18.653    22.096    soc_i/cpu_wrap_0/inst/u_intc/u_plic/src_lvl_reg
    Placement     SLICE_X97Y3          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[21][15]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.624    24.803    soc_i/cpu_wrap_0/inst/u_intc/u_plic/clk
                  SLICE_X97Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[21][15]/C
                                       clock pessimism              0.230    25.033    
                                       clock uncertainty           -0.332    24.701    
                  SLICE_X97Y3          FDCE (Recov_fdce_C_CLR)     -0.580    24.121    soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[21][15]
  ---------------------------------------------------------------------------------
                                       required time                         24.121    
                                       arrival time                         -22.096    
  ---------------------------------------------------------------------------------
                                       slack                                  2.025    

Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[17][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.860ns  (logic 0.419ns (2.222%)  route 18.441ns (97.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 24.805 - 22.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.730     3.024    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)       18.441    21.884    soc_i/cpu_wrap_0/inst/u_intc/u_plic/src_lvl_reg
    Placement     SLICE_X97Y1          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[17][11]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.625    24.805    soc_i/cpu_wrap_0/inst/u_intc/u_plic/clk
                  SLICE_X97Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[17][11]/C
                                       clock pessimism              0.230    25.034    
                                       clock uncertainty           -0.332    24.702    
                  SLICE_X97Y1          FDCE (Recov_fdce_C_CLR)     -0.580    24.122    soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[17][11]
  ---------------------------------------------------------------------------------
                                       required time                         24.122    
                                       arrival time                         -21.884    
  ---------------------------------------------------------------------------------
                                       slack                                  2.238    

Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[17][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.860ns  (logic 0.419ns (2.222%)  route 18.441ns (97.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 24.805 - 22.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.730     3.024    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)       18.441    21.884    soc_i/cpu_wrap_0/inst/u_intc/u_plic/src_lvl_reg
    Placement     SLICE_X97Y1          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[17][12]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.625    24.805    soc_i/cpu_wrap_0/inst/u_intc/u_plic/clk
                  SLICE_X97Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[17][12]/C
                                       clock pessimism              0.230    25.034    
                                       clock uncertainty           -0.332    24.702    
                  SLICE_X97Y1          FDCE (Recov_fdce_C_CLR)     -0.580    24.122    soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[17][12]
  ---------------------------------------------------------------------------------
                                       required time                         24.122    
                                       arrival time                         -21.884    
  ---------------------------------------------------------------------------------
                                       slack                                  2.238    

Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[17][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.860ns  (logic 0.419ns (2.222%)  route 18.441ns (97.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 24.805 - 22.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.730     3.024    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)       18.441    21.884    soc_i/cpu_wrap_0/inst/u_intc/u_plic/src_lvl_reg
    Placement     SLICE_X97Y1          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[17][13]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.625    24.805    soc_i/cpu_wrap_0/inst/u_intc/u_plic/clk
                  SLICE_X97Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[17][13]/C
                                       clock pessimism              0.230    25.034    
                                       clock uncertainty           -0.332    24.702    
                  SLICE_X97Y1          FDCE (Recov_fdce_C_CLR)     -0.580    24.122    soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[17][13]
  ---------------------------------------------------------------------------------
                                       required time                         24.122    
                                       arrival time                         -21.884    
  ---------------------------------------------------------------------------------
                                       slack                                  2.238    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[16][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.774ns  (logic 0.419ns (2.232%)  route 18.355ns (97.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 24.805 - 22.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.730     3.024    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)       18.355    21.798    soc_i/cpu_wrap_0/inst/u_intc/u_plic/src_lvl_reg
    Placement     SLICE_X97Y0          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[16][10]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.625    24.805    soc_i/cpu_wrap_0/inst/u_intc/u_plic/clk
                  SLICE_X97Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[16][10]/C
                                       clock pessimism              0.230    25.034    
                                       clock uncertainty           -0.332    24.702    
                  SLICE_X97Y0          FDCE (Recov_fdce_C_CLR)     -0.580    24.122    soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[16][10]
  ---------------------------------------------------------------------------------
                                       required time                         24.122    
                                       arrival time                         -21.798    
  ---------------------------------------------------------------------------------
                                       slack                                  2.324    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[16][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.774ns  (logic 0.419ns (2.232%)  route 18.355ns (97.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 24.805 - 22.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.730     3.024    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)       18.355    21.798    soc_i/cpu_wrap_0/inst/u_intc/u_plic/src_lvl_reg
    Placement     SLICE_X97Y0          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[16][13]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.625    24.805    soc_i/cpu_wrap_0/inst/u_intc/u_plic/clk
                  SLICE_X97Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[16][13]/C
                                       clock pessimism              0.230    25.034    
                                       clock uncertainty           -0.332    24.702    
                  SLICE_X97Y0          FDCE (Recov_fdce_C_CLR)     -0.580    24.122    soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[16][13]
  ---------------------------------------------------------------------------------
                                       required time                         24.122    
                                       arrival time                         -21.798    
  ---------------------------------------------------------------------------------
                                       slack                                  2.324    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[22][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.823ns  (logic 0.419ns (2.226%)  route 18.404ns (97.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 24.805 - 22.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.730     3.024    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)       18.404    21.847    soc_i/cpu_wrap_0/inst/u_intc/u_plic/src_lvl_reg
    Placement     SLICE_X100Y4         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[22][12]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.625    24.805    soc_i/cpu_wrap_0/inst/u_intc/u_plic/clk
                  SLICE_X100Y4         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[22][12]/C
                                       clock pessimism              0.230    25.034    
                                       clock uncertainty           -0.332    24.702    
                  SLICE_X100Y4         FDCE (Recov_fdce_C_CLR)     -0.494    24.208    soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[22][12]
  ---------------------------------------------------------------------------------
                                       required time                         24.208    
                                       arrival time                         -21.847    
  ---------------------------------------------------------------------------------
                                       slack                                  2.361    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[17][8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.713ns  (logic 0.419ns (2.239%)  route 18.294ns (97.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 24.805 - 22.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.730     3.024    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.419     3.443 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)       18.294    21.737    soc_i/cpu_wrap_0/inst/u_intc/u_plic/src_lvl_reg
    Placement     SLICE_X97Y2          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[17][8]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   22.000    22.000 r  
                  PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       1.625    24.805    soc_i/cpu_wrap_0/inst/u_intc/u_plic/clk
                  SLICE_X97Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[17][8]/C
                                       clock pessimism              0.230    25.034    
                                       clock uncertainty           -0.332    24.702    
                  SLICE_X97Y2          FDCE (Recov_fdce_C_CLR)     -0.580    24.122    soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_prior_reg[17][8]
  ---------------------------------------------------------------------------------
                                       required time                         24.122    
                                       arrival time                         -21.737    
  ---------------------------------------------------------------------------------
                                       slack                                  2.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.551%)  route 0.232ns (64.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.584     0.920    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.128     1.048 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)        0.232     1.280    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    Placement     SLICE_X58Y51         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[13]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.848     1.214    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
                  SLICE_X58Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[13]/C
                                       clock pessimism             -0.030     1.184    
                  SLICE_X58Y51         FDCE (Remov_fdce_C_CLR)     -0.121     1.063    soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[13]
  ---------------------------------------------------------------------------------
                                       required time                         -1.063    
                                       arrival time                           1.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.551%)  route 0.232ns (64.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.584     0.920    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.128     1.048 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)        0.232     1.280    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    Placement     SLICE_X58Y51         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[22]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.848     1.214    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
                  SLICE_X58Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[22]/C
                                       clock pessimism             -0.030     1.184    
                  SLICE_X58Y51         FDCE (Remov_fdce_C_CLR)     -0.121     1.063    soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[22]
  ---------------------------------------------------------------------------------
                                       required time                         -1.063    
                                       arrival time                           1.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.551%)  route 0.232ns (64.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.584     0.920    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.128     1.048 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)        0.232     1.280    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    Placement     SLICE_X58Y51         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.848     1.214    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
                  SLICE_X58Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[26]/C
                                       clock pessimism             -0.030     1.184    
                  SLICE_X58Y51         FDCE (Remov_fdce_C_CLR)     -0.121     1.063    soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                         -1.063    
                                       arrival time                           1.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.551%)  route 0.232ns (64.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.584     0.920    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.128     1.048 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)        0.232     1.280    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    Placement     SLICE_X58Y51         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[28]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.848     1.214    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
                  SLICE_X58Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[28]/C
                                       clock pessimism             -0.030     1.184    
                  SLICE_X58Y51         FDCE (Remov_fdce_C_CLR)     -0.121     1.063    soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[28]
  ---------------------------------------------------------------------------------
                                       required time                         -1.063    
                                       arrival time                           1.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.666%)  route 0.212ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.584     0.920    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.128     1.048 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)        0.212     1.259    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    Placement     SLICE_X57Y55         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.847     1.213    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
                  SLICE_X57Y55         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg/C
                                       clock pessimism             -0.030     1.183    
                  SLICE_X57Y55         FDCE (Remov_fdce_C_CLR)     -0.146     1.037    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.037    
                                       arrival time                           1.259    
  ---------------------------------------------------------------------------------
                                       slack                                  0.222    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.551%)  route 0.232ns (64.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.584     0.920    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.128     1.048 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)        0.232     1.280    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    Placement     SLICE_X59Y51         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[22]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.848     1.214    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
                  SLICE_X59Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[22]/C
                                       clock pessimism             -0.030     1.184    
                  SLICE_X59Y51         FDCE (Remov_fdce_C_CLR)     -0.146     1.038    soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[22]
  ---------------------------------------------------------------------------------
                                       required time                         -1.038    
                                       arrival time                           1.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.551%)  route 0.232ns (64.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.584     0.920    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.128     1.048 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)        0.232     1.280    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    Placement     SLICE_X59Y51         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[24]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.848     1.214    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
                  SLICE_X59Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[24]/C
                                       clock pessimism             -0.030     1.184    
                  SLICE_X59Y51         FDCE (Remov_fdce_C_CLR)     -0.146     1.038    soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[24]
  ---------------------------------------------------------------------------------
                                       required time                         -1.038    
                                       arrival time                           1.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.551%)  route 0.232ns (64.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.584     0.920    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.128     1.048 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)        0.232     1.280    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    Placement     SLICE_X59Y51         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.848     1.214    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
                  SLICE_X59Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[26]/C
                                       clock pessimism             -0.030     1.184    
                  SLICE_X59Y51         FDCE (Remov_fdce_C_CLR)     -0.146     1.038    soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                         -1.038    
                                       arrival time                           1.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.551%)  route 0.232ns (64.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.584     0.920    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.128     1.048 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)        0.232     1.280    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    Placement     SLICE_X59Y51         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[31]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.848     1.214    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
                  SLICE_X59Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[31]/C
                                       clock pessimism             -0.030     1.184    
                  SLICE_X59Y51         FDCE (Remov_fdce_C_CLR)     -0.146     1.038    soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[31]
  ---------------------------------------------------------------------------------
                                       required time                         -1.038    
                                       arrival time                           1.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[51]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.551%)  route 0.232ns (64.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.584     0.920    soc_i/cpu_wrap_0/inst/u_rgu/clk
                  SLICE_X57Y49         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X57Y49         FDPE (Prop_fdpe_C_Q)         0.128     1.048 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                                       net (fo=5600, routed)        0.232     1.280    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    Placement     SLICE_X59Y51         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[51]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y16                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=19191, routed)       0.848     1.214    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
                  SLICE_X59Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[51]/C
                                       clock pessimism             -0.030     1.184    
                  SLICE_X59Y51         FDCE (Remov_fdce_C_CLR)     -0.146     1.038    soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[51]
  ---------------------------------------------------------------------------------
                                       required time                         -1.038    
                                       arrival time                           1.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.242    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      981.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.943ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             981.148ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.580ns (17.816%)  route 2.676ns (82.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 1002.645 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     3.407 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.913     4.320    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          1.762     6.207    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X51Y54         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.466  1002.645    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                                       clock pessimism              0.115  1002.760    
                                       clock uncertainty          -15.000   987.760    
                  SLICE_X51Y54         FDCE (Recov_fdce_C_CLR)     -0.405   987.355    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  ---------------------------------------------------------------------------------
                                       required time                        987.355    
                                       arrival time                          -6.207    
  ---------------------------------------------------------------------------------
                                       slack                                981.148    

Slack (MET) :             981.148ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.580ns (17.816%)  route 2.676ns (82.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 1002.645 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     3.407 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.913     4.320    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          1.762     6.207    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X51Y54         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.466  1002.645    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                                       clock pessimism              0.115  1002.760    
                                       clock uncertainty          -15.000   987.760    
                  SLICE_X51Y54         FDCE (Recov_fdce_C_CLR)     -0.405   987.355    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]
  ---------------------------------------------------------------------------------
                                       required time                        987.355    
                                       arrival time                          -6.207    
  ---------------------------------------------------------------------------------
                                       slack                                981.148    

Slack (MET) :             981.148ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.580ns (17.816%)  route 2.676ns (82.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 1002.645 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     3.407 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.913     4.320    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          1.762     6.207    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X51Y54         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.466  1002.645    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                                       clock pessimism              0.115  1002.760    
                                       clock uncertainty          -15.000   987.760    
                  SLICE_X51Y54         FDCE (Recov_fdce_C_CLR)     -0.405   987.355    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]
  ---------------------------------------------------------------------------------
                                       required time                        987.355    
                                       arrival time                          -6.207    
  ---------------------------------------------------------------------------------
                                       slack                                981.148    

Slack (MET) :             981.148ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.580ns (17.816%)  route 2.676ns (82.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 1002.645 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     3.407 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.913     4.320    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          1.762     6.207    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X51Y54         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.466  1002.645    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                                       clock pessimism              0.115  1002.760    
                                       clock uncertainty          -15.000   987.760    
                  SLICE_X51Y54         FDCE (Recov_fdce_C_CLR)     -0.405   987.355    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]
  ---------------------------------------------------------------------------------
                                       required time                        987.355    
                                       arrival time                          -6.207    
  ---------------------------------------------------------------------------------
                                       slack                                981.148    

Slack (MET) :             981.148ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.580ns (17.816%)  route 2.676ns (82.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 1002.645 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     3.407 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.913     4.320    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          1.762     6.207    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X51Y54         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.466  1002.645    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X51Y54         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                                       clock pessimism              0.115  1002.760    
                                       clock uncertainty          -15.000   987.760    
                  SLICE_X51Y54         FDCE (Recov_fdce_C_CLR)     -0.405   987.355    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]
  ---------------------------------------------------------------------------------
                                       required time                        987.355    
                                       arrival time                          -6.207    
  ---------------------------------------------------------------------------------
                                       slack                                981.148    

Slack (MET) :             981.293ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.580ns (18.581%)  route 2.542ns (81.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 1002.656 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     3.407 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.913     4.320    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          1.628     6.073    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X49Y55         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.477  1002.656    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X49Y55         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                                       clock pessimism              0.115  1002.771    
                                       clock uncertainty          -15.000   987.771    
                  SLICE_X49Y55         FDCE (Recov_fdce_C_CLR)     -0.405   987.366    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]
  ---------------------------------------------------------------------------------
                                       required time                        987.366    
                                       arrival time                          -6.073    
  ---------------------------------------------------------------------------------
                                       slack                                981.293    

Slack (MET) :             981.299ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.580ns (17.855%)  route 2.668ns (82.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 1002.674 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     3.407 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.913     4.320    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          1.755     6.199    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X47Y45         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.494  1002.673    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X47Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
                                       clock pessimism              0.230  1002.903    
                                       clock uncertainty          -15.000   987.903    
                  SLICE_X47Y45         FDCE (Recov_fdce_C_CLR)     -0.405   987.498    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]
  ---------------------------------------------------------------------------------
                                       required time                        987.498    
                                       arrival time                          -6.199    
  ---------------------------------------------------------------------------------
                                       slack                                981.299    

Slack (MET) :             981.299ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.580ns (17.855%)  route 2.668ns (82.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 1002.674 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     3.407 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.913     4.320    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          1.755     6.199    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X47Y45         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.494  1002.673    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X47Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
                                       clock pessimism              0.230  1002.903    
                                       clock uncertainty          -15.000   987.903    
                  SLICE_X47Y45         FDCE (Recov_fdce_C_CLR)     -0.405   987.498    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                        987.498    
                                       arrival time                          -6.199    
  ---------------------------------------------------------------------------------
                                       slack                                981.299    

Slack (MET) :             981.299ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.580ns (17.855%)  route 2.668ns (82.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 1002.674 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     3.407 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.913     4.320    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          1.755     6.199    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X47Y45         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[18]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.494  1002.673    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X47Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[18]/C
                                       clock pessimism              0.230  1002.903    
                                       clock uncertainty          -15.000   987.903    
                  SLICE_X47Y45         FDCE (Recov_fdce_C_CLR)     -0.405   987.498    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[18]
  ---------------------------------------------------------------------------------
                                       required time                        987.498    
                                       arrival time                          -6.199    
  ---------------------------------------------------------------------------------
                                       slack                                981.299    

Slack (MET) :             981.299ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.580ns (17.855%)  route 2.668ns (82.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 1002.674 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.657     2.951    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     3.407 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.913     4.320    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.444 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          1.755     6.199    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X47Y45         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[19]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                 1000.000  1000.000 r  
                  PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          1.494  1002.673    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X47Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[19]/C
                                       clock pessimism              0.230  1002.903    
                                       clock uncertainty          -15.000   987.903    
                  SLICE_X47Y45         FDCE (Recov_fdce_C_CLR)     -0.405   987.498    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[19]
  ---------------------------------------------------------------------------------
                                       required time                        987.498    
                                       arrival time                          -6.199    
  ---------------------------------------------------------------------------------
                                       slack                                981.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.886%)  route 0.705ns (79.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.263ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.555     0.891    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.328     1.360    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          0.376     1.781    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X48Y40         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.828     1.194    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
                                       clock pessimism             -0.263     0.931    
                  SLICE_X48Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -0.838    
                                       arrival time                           1.781    
  ---------------------------------------------------------------------------------
                                       slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.886%)  route 0.705ns (79.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.263ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.555     0.891    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.328     1.360    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          0.376     1.781    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X48Y40         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.828     1.194    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/C
                                       clock pessimism             -0.263     0.931    
                  SLICE_X48Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -0.838    
                                       arrival time                           1.781    
  ---------------------------------------------------------------------------------
                                       slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.886%)  route 0.705ns (79.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.263ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.555     0.891    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.328     1.360    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          0.376     1.781    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X48Y40         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.828     1.194    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
                                       clock pessimism             -0.263     0.931    
                  SLICE_X48Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -0.838    
                                       arrival time                           1.781    
  ---------------------------------------------------------------------------------
                                       slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.886%)  route 0.705ns (79.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.263ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.555     0.891    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.328     1.360    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          0.376     1.781    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X48Y40         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.828     1.194    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/C
                                       clock pessimism             -0.263     0.931    
                  SLICE_X48Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -0.838    
                                       arrival time                           1.781    
  ---------------------------------------------------------------------------------
                                       slack                                  0.943    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.186ns (16.369%)  route 0.950ns (83.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.555     0.891    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.328     1.360    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          0.622     2.027    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X48Y52         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.825     1.191    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/C
                                       clock pessimism             -0.030     1.161    
                  SLICE_X48Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]
  ---------------------------------------------------------------------------------
                                       required time                         -1.069    
                                       arrival time                           2.027    
  ---------------------------------------------------------------------------------
                                       slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.186ns (16.369%)  route 0.950ns (83.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.555     0.891    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.328     1.360    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          0.622     2.027    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X48Y52         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.825     1.191    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/C
                                       clock pessimism             -0.030     1.161    
                  SLICE_X48Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]
  ---------------------------------------------------------------------------------
                                       required time                         -1.069    
                                       arrival time                           2.027    
  ---------------------------------------------------------------------------------
                                       slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.186ns (16.369%)  route 0.950ns (83.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.555     0.891    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.328     1.360    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          0.622     2.027    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X48Y52         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.825     1.191    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/C
                                       clock pessimism             -0.030     1.161    
                  SLICE_X48Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]
  ---------------------------------------------------------------------------------
                                       required time                         -1.069    
                                       arrival time                           2.027    
  ---------------------------------------------------------------------------------
                                       slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.186ns (16.369%)  route 0.950ns (83.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.555     0.891    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.328     1.360    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          0.622     2.027    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X48Y52         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.825     1.191    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/C
                                       clock pessimism             -0.030     1.161    
                  SLICE_X48Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]
  ---------------------------------------------------------------------------------
                                       required time                         -1.069    
                                       arrival time                           2.027    
  ---------------------------------------------------------------------------------
                                       slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.186ns (16.369%)  route 0.950ns (83.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.555     0.891    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.328     1.360    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          0.622     2.027    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X48Y52         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.825     1.191    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                                       clock pessimism             -0.030     1.161    
                  SLICE_X48Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]
  ---------------------------------------------------------------------------------
                                       required time                         -1.069    
                                       arrival time                           2.027    
  ---------------------------------------------------------------------------------
                                       slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.186ns (16.369%)  route 0.950ns (83.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.555     0.891    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
                  SLICE_X43Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                                       net (fo=1, routed)           0.328     1.360    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    Routing       SLICE_X48Y22                                                      r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/I0
    Routing       SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                                       net (fo=64, routed)          0.622     2.027    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    Routing       SLICE_X48Y52         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_1 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                                       net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
                  BUFGCTRL_X0Y18                                                    r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
                  BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                                       net (fo=66, routed)          0.825     1.191    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
                  SLICE_X48Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/C
                                       clock pessimism             -0.030     1.161    
                  SLICE_X48Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]
  ---------------------------------------------------------------------------------
                                       required time                         -1.069    
                                       arrival time                           2.027    
  ---------------------------------------------------------------------------------
                                       slack                                  0.958    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  riscv_jtag_tck
  To Clock:  riscv_jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       91.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.739ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.711ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[21]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 0.580ns (7.449%)  route 7.207ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 105.197 - 100.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.741     5.858    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X9Y30          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     6.314 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                                       net (fo=94, routed)          3.016     9.329    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    Placement     SLICE_X0Y39                                                       f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I0
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.124     9.453 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         4.191    13.644    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[31]_0
    Routing       SLICE_X24Y36         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[21]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                  100.000   100.000 r  
                  W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000   100.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.564   105.197    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X24Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[21]/C
                                       clock pessimism              0.598   105.796    
                                       clock uncertainty           -0.035   105.760    
                  SLICE_X24Y36         FDCE (Recov_fdce_C_CLR)     -0.405   105.355    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                        105.355    
                                       arrival time                         -13.644    
  ---------------------------------------------------------------------------------
                                       slack                                 91.711    

Slack (MET) :             91.711ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_secen_reg/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 0.580ns (7.449%)  route 7.207ns (92.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 105.197 - 100.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.741     5.858    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X9Y30          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     6.314 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                                       net (fo=94, routed)          3.016     9.329    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    Placement     SLICE_X0Y39                                                       f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I0
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.124     9.453 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         4.191    13.644    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    Routing       SLICE_X24Y36         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_secen_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                  100.000   100.000 r  
                  W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000   100.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.564   105.197    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X24Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_secen_reg/C
                                       clock pessimism              0.598   105.796    
                                       clock uncertainty           -0.035   105.760    
                  SLICE_X24Y36         FDCE (Recov_fdce_C_CLR)     -0.405   105.355    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_secen_reg
  ---------------------------------------------------------------------------------
                                       required time                        105.355    
                                       arrival time                         -13.644    
  ---------------------------------------------------------------------------------
                                       slack                                 91.711    

Slack (MET) :             92.225ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[12]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 0.580ns (7.873%)  route 6.787ns (92.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 105.205 - 100.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.741     5.858    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X9Y30          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     6.314 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                                       net (fo=94, routed)          3.016     9.329    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    Placement     SLICE_X0Y39                                                       f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I0
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.124     9.453 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         3.771    13.225    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[0]_0
    Routing       SLICE_X16Y36         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[12]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                  100.000   100.000 r  
                  W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000   100.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.572   105.205    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
                  SLICE_X16Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[12]/C
                                       clock pessimism              0.598   105.804    
                                       clock uncertainty           -0.035   105.768    
                  SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.319   105.449    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[12]
  ---------------------------------------------------------------------------------
                                       required time                        105.449    
                                       arrival time                         -13.225    
  ---------------------------------------------------------------------------------
                                       slack                                 92.225    

Slack (MET) :             92.417ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d1_reg/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 0.704ns (9.831%)  route 6.457ns (90.168%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.277ns = ( 105.277 - 100.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.741     5.858    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X9Y30          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     6.314 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                                       net (fo=94, routed)          3.016     9.329    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    Placement     SLICE_X0Y39                                                       f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I0
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.124     9.453 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         2.898    12.351    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_1
    Routing       SLICE_X5Y29                                                       f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT6_6/I5
    Routing       SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124    12.475 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT6_6/O
                                       net (fo=4, routed)           0.543    13.018    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg_1
    Moved         SLICE_X7Y30          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d1_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                  100.000   100.000 r  
                  W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000   100.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.644   105.277    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/tck
                  SLICE_X7Y30          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d1_reg/C
                                       clock pessimism              0.598   105.876    
                                       clock uncertainty           -0.035   105.840    
                  SLICE_X7Y30          FDCE (Recov_fdce_C_CLR)     -0.405   105.435    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d1_reg
  ---------------------------------------------------------------------------------
                                       required time                        105.435    
                                       arrival time                         -13.018    
  ---------------------------------------------------------------------------------
                                       slack                                 92.417    

Slack (MET) :             92.417ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 0.704ns (9.831%)  route 6.457ns (90.168%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.277ns = ( 105.277 - 100.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.741     5.858    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X9Y30          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     6.314 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                                       net (fo=94, routed)          3.016     9.329    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    Placement     SLICE_X0Y39                                                       f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I0
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.124     9.453 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         2.898    12.351    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_1
    Routing       SLICE_X5Y29                                                       f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT6_6/I5
    Routing       SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124    12.475 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT6_6/O
                                       net (fo=4, routed)           0.543    13.018    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg_1
    Moved         SLICE_X7Y30          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                  100.000   100.000 r  
                  W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000   100.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.644   105.277    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/tck
                  SLICE_X7Y30          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
                                       clock pessimism              0.598   105.876    
                                       clock uncertainty           -0.035   105.840    
                  SLICE_X7Y30          FDCE (Recov_fdce_C_CLR)     -0.405   105.435    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg
  ---------------------------------------------------------------------------------
                                       required time                        105.435    
                                       arrival time                         -13.018    
  ---------------------------------------------------------------------------------
                                       slack                                 92.417    

Slack (MET) :             92.503ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[12]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 0.580ns (8.291%)  route 6.416ns (91.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 105.198 - 100.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.741     5.858    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X9Y30          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     6.314 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                                       net (fo=94, routed)          3.016     9.329    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    Placement     SLICE_X0Y39                                                       f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I0
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.124     9.453 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         3.400    12.853    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    Routing       SLICE_X15Y28         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[12]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                  100.000   100.000 r  
                  W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000   100.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.565   105.198    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X15Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[12]/C
                                       clock pessimism              0.598   105.797    
                                       clock uncertainty           -0.035   105.761    
                  SLICE_X15Y28         FDCE (Recov_fdce_C_CLR)     -0.405   105.356    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[12]
  ---------------------------------------------------------------------------------
                                       required time                        105.356    
                                       arrival time                         -12.853    
  ---------------------------------------------------------------------------------
                                       slack                                 92.503    

Slack (MET) :             92.503ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[15]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 0.580ns (8.291%)  route 6.416ns (91.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 105.198 - 100.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.741     5.858    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X9Y30          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     6.314 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                                       net (fo=94, routed)          3.016     9.329    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    Placement     SLICE_X0Y39                                                       f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I0
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.124     9.453 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         3.400    12.853    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    Routing       SLICE_X15Y28         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[15]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                  100.000   100.000 r  
                  W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000   100.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.565   105.198    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X15Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[15]/C
                                       clock pessimism              0.598   105.797    
                                       clock uncertainty           -0.035   105.761    
                  SLICE_X15Y28         FDCE (Recov_fdce_C_CLR)     -0.405   105.356    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[15]
  ---------------------------------------------------------------------------------
                                       required time                        105.356    
                                       arrival time                         -12.853    
  ---------------------------------------------------------------------------------
                                       slack                                 92.503    

Slack (MET) :             92.503ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[6]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 0.580ns (8.291%)  route 6.416ns (91.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 105.198 - 100.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.741     5.858    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X9Y30          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     6.314 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                                       net (fo=94, routed)          3.016     9.329    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    Placement     SLICE_X0Y39                                                       f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I0
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.124     9.453 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         3.400    12.853    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    Routing       SLICE_X15Y28         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[6]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                  100.000   100.000 r  
                  W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000   100.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.565   105.198    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X15Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[6]/C
                                       clock pessimism              0.598   105.797    
                                       clock uncertainty           -0.035   105.761    
                  SLICE_X15Y28         FDCE (Recov_fdce_C_CLR)     -0.405   105.356    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                        105.356    
                                       arrival time                         -12.853    
  ---------------------------------------------------------------------------------
                                       slack                                 92.503    

Slack (MET) :             92.513ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[14]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.580ns (8.195%)  route 6.498ns (91.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 105.204 - 100.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.741     5.858    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X9Y30          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     6.314 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                                       net (fo=94, routed)          3.016     9.329    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    Placement     SLICE_X0Y39                                                       f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I0
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.124     9.453 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         3.482    12.935    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[7]_0
    Routing       SLICE_X16Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[14]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                  100.000   100.000 r  
                  W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000   100.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.571   105.204    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X16Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[14]/C
                                       clock pessimism              0.598   105.803    
                                       clock uncertainty           -0.035   105.767    
                  SLICE_X16Y34         FDCE (Recov_fdce_C_CLR)     -0.319   105.448    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[14]
  ---------------------------------------------------------------------------------
                                       required time                        105.448    
                                       arrival time                         -12.935    
  ---------------------------------------------------------------------------------
                                       slack                                 92.513    

Slack (MET) :             92.513ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[15]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 0.580ns (8.195%)  route 6.498ns (91.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 105.204 - 100.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.741     5.858    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X9Y30          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     6.314 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                                       net (fo=94, routed)          3.016     9.329    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    Placement     SLICE_X0Y39                                                       f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I0
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.124     9.453 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         3.482    12.935    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[7]_0
    Routing       SLICE_X16Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[15]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                  100.000   100.000 r  
                  W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000   100.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         1.571   105.204    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
                  SLICE_X16Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[15]/C
                                       clock pessimism              0.598   105.803    
                                       clock uncertainty           -0.035   105.767    
                  SLICE_X16Y34         FDCE (Recov_fdce_C_CLR)     -0.319   105.448    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[15]
  ---------------------------------------------------------------------------------
                                       required time                        105.448    
                                       arrival time                         -12.935    
  ---------------------------------------------------------------------------------
                                       slack                                 92.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d1_reg/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.227ns (33.453%)  route 0.452ns (66.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.461ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.617     2.345    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X3Y32          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128     2.473 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[15]/Q
                                       net (fo=22, routed)          0.277     2.750    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/p_0_in32_in
    Routing       SLICE_X5Y29                                                       f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT6_6/I3
    Routing       SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.099     2.849 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT6_6/O
                                       net (fo=4, routed)           0.174     3.023    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg_1
    Moved         SLICE_X7Y30          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d1_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.882     2.838    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/tck
                  SLICE_X7Y30          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d1_reg/C
                                       clock pessimism             -0.461     2.377    
                  SLICE_X7Y30          FDCE (Remov_fdce_C_CLR)     -0.092     2.285    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d1_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.285    
                                       arrival time                           3.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.227ns (33.453%)  route 0.452ns (66.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.461ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.617     2.345    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X3Y32          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128     2.473 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[15]/Q
                                       net (fo=22, routed)          0.277     2.750    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/p_0_in32_in
    Routing       SLICE_X5Y29                                                       f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT6_6/I3
    Routing       SLICE_X5Y29          LUT6 (Prop_lut6_I3_O)        0.099     2.849 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT6_6/O
                                       net (fo=4, routed)           0.174     3.023    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg_1
    Moved         SLICE_X7Y30          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.882     2.838    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/tck
                  SLICE_X7Y30          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
                                       clock pessimism             -0.461     2.377    
                  SLICE_X7Y30          FDCE (Remov_fdce_C_CLR)     -0.092     2.285    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.285    
                                       arrival time                           3.023    
  ---------------------------------------------------------------------------------
                                       slack                                  0.739    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.033%)  route 0.487ns (69.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.482ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.621     2.349    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X0Y39          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     2.513 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                                       net (fo=3, routed)           0.296     2.809    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    Routing       SLICE_X0Y39                                                       r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I1
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I1_O)        0.045     2.854 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         0.191     3.045    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    Routing       SLICE_X3Y39          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.891     2.847    soc_i/cpu_wrap_0/inst/u_dap/tck
                  SLICE_X3Y39          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/C
                                       clock pessimism             -0.482     2.365    
                  SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.092     2.273    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -2.273    
                                       arrival time                           3.045    
  ---------------------------------------------------------------------------------
                                       slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.033%)  route 0.487ns (69.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.482ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.621     2.349    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X0Y39          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     2.513 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                                       net (fo=3, routed)           0.296     2.809    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    Routing       SLICE_X0Y39                                                       r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I1
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I1_O)        0.045     2.854 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         0.191     3.045    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_7
    Routing       SLICE_X3Y39          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.891     2.847    soc_i/cpu_wrap_0/inst/u_dap/tck
                  SLICE_X3Y39          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]/C
                                       clock pessimism             -0.482     2.365    
                  SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.092     2.273    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -2.273    
                                       arrival time                           3.045    
  ---------------------------------------------------------------------------------
                                       slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.033%)  route 0.487ns (69.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.482ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.621     2.349    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X0Y39          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     2.513 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                                       net (fo=3, routed)           0.296     2.809    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    Routing       SLICE_X0Y39                                                       r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I1
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I1_O)        0.045     2.854 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         0.191     3.045    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_7
    Routing       SLICE_X3Y39          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.891     2.847    soc_i/cpu_wrap_0/inst/u_dap/tck
                  SLICE_X3Y39          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/C
                                       clock pessimism             -0.482     2.365    
                  SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.092     2.273    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -2.273    
                                       arrival time                           3.045    
  ---------------------------------------------------------------------------------
                                       slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.033%)  route 0.487ns (69.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.482ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.621     2.349    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X0Y39          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     2.513 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                                       net (fo=3, routed)           0.296     2.809    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    Routing       SLICE_X0Y39                                                       r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I1
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I1_O)        0.045     2.854 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         0.191     3.045    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    Routing       SLICE_X3Y39          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.891     2.847    soc_i/cpu_wrap_0/inst/u_dap/tck
                  SLICE_X3Y39          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/C
                                       clock pessimism             -0.482     2.365    
                  SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.092     2.273    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -2.273    
                                       arrival time                           3.045    
  ---------------------------------------------------------------------------------
                                       slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.033%)  route 0.487ns (69.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.482ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.621     2.349    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X0Y39          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     2.513 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                                       net (fo=3, routed)           0.296     2.809    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    Routing       SLICE_X0Y39                                                       r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I1
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I1_O)        0.045     2.854 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         0.191     3.045    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    Routing       SLICE_X3Y39          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.891     2.847    soc_i/cpu_wrap_0/inst/u_dap/tck
                  SLICE_X3Y39          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]/C
                                       clock pessimism             -0.482     2.365    
                  SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.092     2.273    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         -2.273    
                                       arrival time                           3.045    
  ---------------------------------------------------------------------------------
                                       slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[5]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.033%)  route 0.487ns (69.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.482ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.621     2.349    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X0Y39          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     2.513 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                                       net (fo=3, routed)           0.296     2.809    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    Routing       SLICE_X0Y39                                                       r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I1
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I1_O)        0.045     2.854 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         0.191     3.045    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    Routing       SLICE_X3Y39          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[5]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.891     2.847    soc_i/cpu_wrap_0/inst/u_dap/tck
                  SLICE_X3Y39          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[5]/C
                                       clock pessimism             -0.482     2.365    
                  SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.092     2.273    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         -2.273    
                                       arrival time                           3.045    
  ---------------------------------------------------------------------------------
                                       slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.033%)  route 0.487ns (69.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.482ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.621     2.349    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X0Y39          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     2.513 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                                       net (fo=3, routed)           0.296     2.809    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    Routing       SLICE_X0Y39                                                       r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I1
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I1_O)        0.045     2.854 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         0.191     3.045    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    Routing       SLICE_X3Y39          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.891     2.847    soc_i/cpu_wrap_0/inst/u_dap/tck
                  SLICE_X3Y39          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]/C
                                       clock pessimism             -0.482     2.365    
                  SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.092     2.273    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         -2.273    
                                       arrival time                           3.045    
  ---------------------------------------------------------------------------------
                                       slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.033%)  route 0.487ns (69.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.482ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.621     2.349    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
                  SLICE_X0Y39          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.164     2.513 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                                       net (fo=3, routed)           0.296     2.809    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    Routing       SLICE_X0Y39                                                       r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/I1
    Routing       SLICE_X0Y39          LUT3 (Prop_lut3_I1_O)        0.045     2.854 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                                       net (fo=356, routed)         0.191     3.045    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    Routing       SLICE_X3Y39          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_jtag_tck rise edge)
                                                                    0.000     0.000 r  
                  W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                                       net (fo=0)                   0.000     0.000    riscv_jtag_tck
                  W14                                                               r  riscv_jtag_tck_IBUF_inst/I
                  W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                                       net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
                  BUFGCTRL_X0Y0                                                     r  riscv_jtag_tck_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                                       net (fo=613, routed)         0.891     2.847    soc_i/cpu_wrap_0/inst/u_dap/tck
                  SLICE_X3Y39          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]/C
                                       clock pessimism             -0.482     2.365    
                  SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.092     2.273    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         -2.273    
                                       arrival time                           3.045    
  ---------------------------------------------------------------------------------
                                       slack                                  0.772    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  riscv_rmii_refclk
  To Clock:  riscv_rmii_refclk

Setup :            0  Failing Endpoints,  Worst Slack       16.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.088ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][5]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.606ns (19.114%)  route 2.564ns (80.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 24.515 - 20.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.667     4.878    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.456     5.334 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.592     5.926    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y8                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/I0
    Routing       SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.150     6.076 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                                       net (fo=187, routed)         1.973     8.049    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    Routing       SLICE_X55Y6          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][5]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   20.000    20.000 r  
                  U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000    20.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.553    24.515    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
                  SLICE_X55Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][5]/C
                                       clock pessimism              0.264    24.779    
                                       clock uncertainty           -0.035    24.743    
                  SLICE_X55Y6          FDCE (Recov_fdce_C_CLR)     -0.607    24.136    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][5]
  ---------------------------------------------------------------------------------
                                       required time                         24.136    
                                       arrival time                          -8.049    
  ---------------------------------------------------------------------------------
                                       slack                                 16.088    

Slack (MET) :             16.114ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][15]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.606ns (18.778%)  route 2.621ns (81.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.667     4.878    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.456     5.334 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.592     5.926    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y8                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/I0
    Routing       SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.150     6.076 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                                       net (fo=187, routed)         2.030     8.106    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    Routing       SLICE_X54Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][15]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   20.000    20.000 r  
                  U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000    20.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.550    24.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
                  SLICE_X54Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][15]/C
                                       clock pessimism              0.264    24.776    
                                       clock uncertainty           -0.035    24.740    
                  SLICE_X54Y11         FDCE (Recov_fdce_C_CLR)     -0.521    24.219    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][15]
  ---------------------------------------------------------------------------------
                                       required time                         24.219    
                                       arrival time                          -8.106    
  ---------------------------------------------------------------------------------
                                       slack                                 16.114    

Slack (MET) :             16.114ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][5]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.606ns (18.778%)  route 2.621ns (81.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.667     4.878    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.456     5.334 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.592     5.926    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y8                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/I0
    Routing       SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.150     6.076 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                                       net (fo=187, routed)         2.030     8.106    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    Routing       SLICE_X54Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][5]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   20.000    20.000 r  
                  U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000    20.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.550    24.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
                  SLICE_X54Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][5]/C
                                       clock pessimism              0.264    24.776    
                                       clock uncertainty           -0.035    24.740    
                  SLICE_X54Y11         FDCE (Recov_fdce_C_CLR)     -0.521    24.219    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][5]
  ---------------------------------------------------------------------------------
                                       required time                         24.219    
                                       arrival time                          -8.106    
  ---------------------------------------------------------------------------------
                                       slack                                 16.114    

Slack (MET) :             16.114ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][7]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.606ns (18.778%)  route 2.621ns (81.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.667     4.878    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.456     5.334 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.592     5.926    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y8                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/I0
    Routing       SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.150     6.076 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                                       net (fo=187, routed)         2.030     8.106    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    Routing       SLICE_X54Y11         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   20.000    20.000 r  
                  U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000    20.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.550    24.512    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
                  SLICE_X54Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][7]/C
                                       clock pessimism              0.264    24.776    
                                       clock uncertainty           -0.035    24.740    
                  SLICE_X54Y11         FDCE (Recov_fdce_C_CLR)     -0.521    24.219    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][7]
  ---------------------------------------------------------------------------------
                                       required time                         24.219    
                                       arrival time                          -8.106    
  ---------------------------------------------------------------------------------
                                       slack                                 16.114    

Slack (MET) :             16.311ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.606ns (21.062%)  route 2.271ns (78.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 24.445 - 20.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.667     4.878    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.456     5.334 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.592     5.926    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y8                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/I0
    Routing       SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.150     6.076 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                                       net (fo=187, routed)         1.680     7.756    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    Routing       SLICE_X52Y2          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   20.000    20.000 r  
                  U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000    20.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.483    24.445    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
                  SLICE_X52Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/C
                                       clock pessimism              0.264    24.709    
                                       clock uncertainty           -0.035    24.673    
                  SLICE_X52Y2          FDCE (Recov_fdce_C_CLR)     -0.607    24.066    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]
  ---------------------------------------------------------------------------------
                                       required time                         24.066    
                                       arrival time                          -7.756    
  ---------------------------------------------------------------------------------
                                       slack                                 16.311    

Slack (MET) :             16.311ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.606ns (21.062%)  route 2.271ns (78.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 24.445 - 20.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.667     4.878    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.456     5.334 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.592     5.926    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y8                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/I0
    Routing       SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.150     6.076 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                                       net (fo=187, routed)         1.680     7.756    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    Routing       SLICE_X52Y2          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   20.000    20.000 r  
                  U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000    20.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.483    24.445    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
                  SLICE_X52Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]/C
                                       clock pessimism              0.264    24.709    
                                       clock uncertainty           -0.035    24.673    
                  SLICE_X52Y2          FDCE (Recov_fdce_C_CLR)     -0.607    24.066    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]
  ---------------------------------------------------------------------------------
                                       required time                         24.066    
                                       arrival time                          -7.756    
  ---------------------------------------------------------------------------------
                                       slack                                 16.311    

Slack (MET) :             16.311ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][21]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.606ns (21.062%)  route 2.271ns (78.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 24.445 - 20.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.667     4.878    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.456     5.334 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.592     5.926    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y8                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/I0
    Routing       SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.150     6.076 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                                       net (fo=187, routed)         1.680     7.756    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    Routing       SLICE_X52Y2          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][21]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   20.000    20.000 r  
                  U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000    20.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.483    24.445    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
                  SLICE_X52Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][21]/C
                                       clock pessimism              0.264    24.709    
                                       clock uncertainty           -0.035    24.673    
                  SLICE_X52Y2          FDCE (Recov_fdce_C_CLR)     -0.607    24.066    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][21]
  ---------------------------------------------------------------------------------
                                       required time                         24.066    
                                       arrival time                          -7.756    
  ---------------------------------------------------------------------------------
                                       slack                                 16.311    

Slack (MET) :             16.311ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][25]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.606ns (21.062%)  route 2.271ns (78.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 24.445 - 20.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.667     4.878    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.456     5.334 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.592     5.926    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y8                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/I0
    Routing       SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.150     6.076 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                                       net (fo=187, routed)         1.680     7.756    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    Routing       SLICE_X52Y2          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][25]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   20.000    20.000 r  
                  U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000    20.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.483    24.445    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
                  SLICE_X52Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][25]/C
                                       clock pessimism              0.264    24.709    
                                       clock uncertainty           -0.035    24.673    
                  SLICE_X52Y2          FDCE (Recov_fdce_C_CLR)     -0.607    24.066    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][25]
  ---------------------------------------------------------------------------------
                                       required time                         24.066    
                                       arrival time                          -7.756    
  ---------------------------------------------------------------------------------
                                       slack                                 16.311    

Slack (MET) :             16.311ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][26]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.606ns (21.062%)  route 2.271ns (78.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 24.445 - 20.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.667     4.878    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.456     5.334 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.592     5.926    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y8                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/I0
    Routing       SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.150     6.076 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                                       net (fo=187, routed)         1.680     7.756    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    Routing       SLICE_X52Y2          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   20.000    20.000 r  
                  U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000    20.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.483    24.445    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
                  SLICE_X52Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][26]/C
                                       clock pessimism              0.264    24.709    
                                       clock uncertainty           -0.035    24.673    
                  SLICE_X52Y2          FDCE (Recov_fdce_C_CLR)     -0.607    24.066    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][26]
  ---------------------------------------------------------------------------------
                                       required time                         24.066    
                                       arrival time                          -7.756    
  ---------------------------------------------------------------------------------
                                       slack                                 16.311    

Slack (MET) :             16.311ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][27]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.606ns (21.062%)  route 2.271ns (78.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 24.445 - 20.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.667     4.878    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.456     5.334 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.592     5.926    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y8                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/I0
    Routing       SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.150     6.076 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                                       net (fo=187, routed)         1.680     7.756    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    Routing       SLICE_X52Y2          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][27]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                   20.000    20.000 r  
                  U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000    20.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         1.483    24.445    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
                  SLICE_X52Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][27]/C
                                       clock pessimism              0.264    24.709    
                                       clock uncertainty           -0.035    24.673    
                  SLICE_X52Y2          FDCE (Recov_fdce_C_CLR)     -0.607    24.066    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][27]
  ---------------------------------------------------------------------------------
                                       required time                         24.066    
                                       arrival time                          -7.756    
  ---------------------------------------------------------------------------------
                                       slack                                 16.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.187ns (33.034%)  route 0.379ns (66.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.561     1.631    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.141     1.772 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.205     1.976    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y8                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/I0
    Routing       SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.046     2.022 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                                       net (fo=187, routed)         0.175     2.197    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    Routing       SLICE_X52Y8          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.824     1.985    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
                  SLICE_X52Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/C
                                       clock pessimism             -0.096     1.889    
                  SLICE_X52Y8          FDCE (Remov_fdce_C_CLR)     -0.154     1.735    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]
  ---------------------------------------------------------------------------------
                                       required time                         -1.735    
                                       arrival time                           2.197    
  ---------------------------------------------------------------------------------
                                       slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][7]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.187ns (33.034%)  route 0.379ns (66.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.561     1.631    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.141     1.772 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.205     1.976    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y8                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/I0
    Routing       SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.046     2.022 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                                       net (fo=187, routed)         0.175     2.197    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    Routing       SLICE_X52Y8          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.824     1.985    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
                  SLICE_X52Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][7]/C
                                       clock pessimism             -0.096     1.889    
                  SLICE_X52Y8          FDCE (Remov_fdce_C_CLR)     -0.154     1.735    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][7]
  ---------------------------------------------------------------------------------
                                       required time                         -1.735    
                                       arrival time                           2.197    
  ---------------------------------------------------------------------------------
                                       slack                                  0.462    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[15]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.470%)  route 0.517ns (73.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.561     1.631    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.141     1.772 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.120     1.891    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y9                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/I0
    Routing       SLICE_X47Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.936 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                                       net (fo=54, routed)          0.397     2.333    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    Routing       SLICE_X50Y10         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[15]/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.823     1.984    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
                  SLICE_X50Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[15]/C
                                       clock pessimism             -0.096     1.888    
                  SLICE_X50Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     1.817    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[15]
  ---------------------------------------------------------------------------------
                                       required time                         -1.817    
                                       arrival time                           2.333    
  ---------------------------------------------------------------------------------
                                       slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.470%)  route 0.517ns (73.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.561     1.631    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.141     1.772 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.120     1.891    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y9                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/I0
    Routing       SLICE_X47Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.936 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                                       net (fo=54, routed)          0.397     2.333    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    Routing       SLICE_X50Y10         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.823     1.984    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
                  SLICE_X50Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/C
                                       clock pessimism             -0.096     1.888    
                  SLICE_X50Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     1.817    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                         -1.817    
                                       arrival time                           2.333    
  ---------------------------------------------------------------------------------
                                       slack                                  0.516    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[11]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.187ns (29.327%)  route 0.451ns (70.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.561     1.631    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.141     1.772 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.205     1.976    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y8                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/I0
    Routing       SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.046     2.022 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                                       net (fo=187, routed)         0.246     2.268    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    Routing       SLICE_X51Y7          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[11]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.824     1.985    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X51Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[11]/C
                                       clock pessimism             -0.096     1.889    
                  SLICE_X51Y7          FDCE (Remov_fdce_C_CLR)     -0.154     1.735    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                         -1.735    
                                       arrival time                           2.268    
  ---------------------------------------------------------------------------------
                                       slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[13]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.187ns (29.327%)  route 0.451ns (70.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.561     1.631    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.141     1.772 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.205     1.976    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y8                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/I0
    Routing       SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.046     2.022 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                                       net (fo=187, routed)         0.246     2.268    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    Routing       SLICE_X51Y7          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[13]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.824     1.985    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X51Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[13]/C
                                       clock pessimism             -0.096     1.889    
                  SLICE_X51Y7          FDCE (Remov_fdce_C_CLR)     -0.154     1.735    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[13]
  ---------------------------------------------------------------------------------
                                       required time                         -1.735    
                                       arrival time                           2.268    
  ---------------------------------------------------------------------------------
                                       slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[7]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.187ns (29.327%)  route 0.451ns (70.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.561     1.631    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.141     1.772 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.205     1.976    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y8                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/I0
    Routing       SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.046     2.022 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                                       net (fo=187, routed)         0.246     2.268    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    Routing       SLICE_X51Y7          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.824     1.985    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X51Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[7]/C
                                       clock pessimism             -0.096     1.889    
                  SLICE_X51Y7          FDCE (Remov_fdce_C_CLR)     -0.154     1.735    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         -1.735    
                                       arrival time                           2.268    
  ---------------------------------------------------------------------------------
                                       slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[9]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.187ns (29.327%)  route 0.451ns (70.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.561     1.631    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.141     1.772 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.205     1.976    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y8                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/I0
    Routing       SLICE_X47Y8          LUT1 (Prop_lut1_I0_O)        0.046     2.022 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                                       net (fo=187, routed)         0.246     2.268    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    Routing       SLICE_X51Y7          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[9]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.824     1.985    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
                  SLICE_X51Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[9]/C
                                       clock pessimism             -0.096     1.889    
                  SLICE_X51Y7          FDCE (Remov_fdce_C_CLR)     -0.154     1.735    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                         -1.735    
                                       arrival time                           2.268    
  ---------------------------------------------------------------------------------
                                       slack                                  0.533    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[25]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.585%)  route 0.571ns (75.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.561     1.631    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.141     1.772 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.120     1.891    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y9                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/I0
    Routing       SLICE_X47Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.936 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                                       net (fo=54, routed)          0.451     2.387    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    Routing       SLICE_X50Y9          FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[25]/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.824     1.985    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
                  SLICE_X50Y9          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[25]/C
                                       clock pessimism             -0.096     1.889    
                  SLICE_X50Y9          FDPE (Remov_fdpe_C_PRE)     -0.071     1.818    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[25]
  ---------------------------------------------------------------------------------
                                       required time                         -1.818    
                                       arrival time                           2.387    
  ---------------------------------------------------------------------------------
                                       slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[27]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.585%)  route 0.571ns (75.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.096ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.561     1.631    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
                  SLICE_X45Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y8          FDCE (Prop_fdce_C_Q)         0.141     1.772 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                                       net (fo=4, routed)           0.120     1.891    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    Routing       SLICE_X47Y9                                                       r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/I0
    Routing       SLICE_X47Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.936 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                                       net (fo=54, routed)          0.451     2.387    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    Routing       SLICE_X50Y9          FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[27]/PRE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock riscv_rmii_refclk rise edge)
                                                                    0.000     0.000 r  
                  U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                                       net (fo=0)                   0.000     0.000    riscv_rmii_refclk
                  U18                                                               r  riscv_rmii_refclk_IBUF_inst/I
                  U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                                       net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
                  BUFGCTRL_X0Y17                                                    r  riscv_rmii_refclk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                                       net (fo=245, routed)         0.824     1.985    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
                  SLICE_X50Y9          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[27]/C
                                       clock pessimism             -0.096     1.889    
                  SLICE_X50Y9          FDPE (Remov_fdpe_C_PRE)     -0.071     1.818    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[27]
  ---------------------------------------------------------------------------------
                                       required time                         -1.818    
                                       arrival time                           2.387    
  ---------------------------------------------------------------------------------
                                       slack                                  0.569    





