

================================================================
== Vivado HLS Report for 'DCT_MAT_Multiply2'
================================================================
* Date:           Wed Oct 28 18:15:14 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      9.59|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  122|  122|   68|   68| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+-----+-----+-----+-----+---------+
        |                                            |                                  |  Latency  |  Interval | Pipeline|
        |                  Instance                  |              Module              | min | max | min | max |   Type  |
        +--------------------------------------------+----------------------------------+-----+-----+-----+-----+---------+
        |grp_DCT_MAT_Multiply2_Loop_Row_proc_fu_69   |DCT_MAT_Multiply2_Loop_Row_proc   |   67|   67|   67|   67|   none  |
        |grp_DCT_MAT_Multiply2_Loop_Col_proc2_fu_39  |DCT_MAT_Multiply2_Loop_Col_proc2  |   54|   54|   54|   54|   none  |
        +--------------------------------------------+----------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      1|
|FIFO             |        0|      -|      40|    352|
|Instance         |        -|     40|    3679|   6964|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     18|
|Register         |        -|      -|      13|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     40|    3732|   7335|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     18|       3|     13|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+------+------+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------------+----------------------------------+---------+-------+------+------+
    |DCT_MAT_Multiply2_Loop_Col_proc2_U0  |DCT_MAT_Multiply2_Loop_Col_proc2  |        0|     40|  3355|  5772|
    |DCT_MAT_Multiply2_Loop_Row_proc_U0   |DCT_MAT_Multiply2_Loop_Row_proc   |        0|      0|   324|  1192|
    +-------------------------------------+----------------------------------+---------+-------+------+------+
    |Total                                |                                  |        0|     40|  3679|  6964|
    +-------------------------------------+----------------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    +------------------------------+---------+---+----+------+-----+---------+
    |             Name             | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------------+---------+---+----+------+-----+---------+
    |A_cached_row_0_loc_channel_U  |        0|  5|  44|     2|   32|       64|
    |A_cached_row_1_loc_channel_U  |        0|  5|  44|     2|   32|       64|
    |A_cached_row_2_loc_channel_U  |        0|  5|  44|     2|   32|       64|
    |A_cached_row_3_loc_channel_U  |        0|  5|  44|     2|   32|       64|
    |A_cached_row_4_loc_channel_U  |        0|  5|  44|     2|   32|       64|
    |A_cached_row_5_loc_channel_U  |        0|  5|  44|     2|   32|       64|
    |A_cached_row_6_loc_channel_U  |        0|  5|  44|     2|   32|       64|
    |A_cached_row_7_loc_channel_U  |        0|  5|  44|     2|   32|       64|
    +------------------------------+---------+---+----+------+-----+---------+
    |Total                         |        0| 40| 352|    16|  256|      512|
    +------------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |DCT_MAT_Multiply2_Loop_Col_proc2_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                         |          |      0|  0|   1|           1|           1|
    +----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                    Name                                    | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_0_loc_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_1_loc_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_2_loc_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_3_loc_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_4_loc_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_5_loc_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_6_loc_channel  |   1|          2|    1|          2|
    |ap_chn_write_DCT_MAT_Multiply2_Loop_Row_proc_U0_A_cached_row_7_loc_channel  |   1|          2|    1|          2|
    |ap_sig_ready_A_cached_row_0_loc_channel_full_n                              |   1|          2|    1|          2|
    |ap_sig_ready_A_cached_row_1_loc_channel_full_n                              |   1|          2|    1|          2|
    |ap_sig_ready_A_cached_row_2_loc_channel_full_n                              |   1|          2|    1|          2|
    |ap_sig_ready_A_cached_row_3_loc_channel_full_n                              |   1|          2|    1|          2|
    |ap_sig_ready_A_cached_row_4_loc_channel_full_n                              |   1|          2|    1|          2|
    |ap_sig_ready_A_cached_row_5_loc_channel_full_n                              |   1|          2|    1|          2|
    |ap_sig_ready_A_cached_row_6_loc_channel_full_n                              |   1|          2|    1|          2|
    |ap_sig_ready_A_cached_row_7_loc_channel_full_n                              |   1|          2|    1|          2|
    |ap_sig_ready_DCT_MAT_Multiply2_Loop_Col_proc2_U0_ap_ready                   |   1|          2|    1|          2|
    |ap_sig_ready_DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_ready                    |   1|          2|    1|          2|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                       |  18|         36|   18|         36|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS                                                      |  1|   0|    1|          0|
    |ap_reg_procdone_DCT_MAT_Multiply2_Loop_Col_proc2_U0        |  1|   0|    1|          0|
    |ap_reg_procdone_DCT_MAT_Multiply2_Loop_Row_proc_U0         |  1|   0|    1|          0|
    |ap_reg_ready_A_cached_row_0_loc_channel_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_A_cached_row_1_loc_channel_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_A_cached_row_2_loc_channel_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_A_cached_row_3_loc_channel_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_A_cached_row_4_loc_channel_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_A_cached_row_5_loc_channel_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_A_cached_row_6_loc_channel_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_A_cached_row_7_loc_channel_full_n             |  1|   0|    1|          0|
    |ap_reg_ready_DCT_MAT_Multiply2_Loop_Col_proc2_U0_ap_ready  |  1|   0|    1|          0|
    |ap_reg_ready_DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_ready   |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      | 13|   0|   13|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------+-----+-----+------------+-------------------+--------------+
|A_address0    | out |    6|  ap_memory |         A         |     array    |
|A_ce0         | out |    1|  ap_memory |         A         |     array    |
|A_d0          | out |   32|  ap_memory |         A         |     array    |
|A_q0          |  in |   32|  ap_memory |         A         |     array    |
|A_we0         | out |    1|  ap_memory |         A         |     array    |
|A_address1    | out |    6|  ap_memory |         A         |     array    |
|A_ce1         | out |    1|  ap_memory |         A         |     array    |
|A_d1          | out |   32|  ap_memory |         A         |     array    |
|A_q1          |  in |   32|  ap_memory |         A         |     array    |
|A_we1         | out |    1|  ap_memory |         A         |     array    |
|B_0_address0  | out |    3|  ap_memory |        B_0        |     array    |
|B_0_ce0       | out |    1|  ap_memory |        B_0        |     array    |
|B_0_d0        | out |   32|  ap_memory |        B_0        |     array    |
|B_0_q0        |  in |   32|  ap_memory |        B_0        |     array    |
|B_0_we0       | out |    1|  ap_memory |        B_0        |     array    |
|B_0_address1  | out |    3|  ap_memory |        B_0        |     array    |
|B_0_ce1       | out |    1|  ap_memory |        B_0        |     array    |
|B_0_d1        | out |   32|  ap_memory |        B_0        |     array    |
|B_0_q1        |  in |   32|  ap_memory |        B_0        |     array    |
|B_0_we1       | out |    1|  ap_memory |        B_0        |     array    |
|B_1_address0  | out |    3|  ap_memory |        B_1        |     array    |
|B_1_ce0       | out |    1|  ap_memory |        B_1        |     array    |
|B_1_d0        | out |   32|  ap_memory |        B_1        |     array    |
|B_1_q0        |  in |   32|  ap_memory |        B_1        |     array    |
|B_1_we0       | out |    1|  ap_memory |        B_1        |     array    |
|B_1_address1  | out |    3|  ap_memory |        B_1        |     array    |
|B_1_ce1       | out |    1|  ap_memory |        B_1        |     array    |
|B_1_d1        | out |   32|  ap_memory |        B_1        |     array    |
|B_1_q1        |  in |   32|  ap_memory |        B_1        |     array    |
|B_1_we1       | out |    1|  ap_memory |        B_1        |     array    |
|B_2_address0  | out |    3|  ap_memory |        B_2        |     array    |
|B_2_ce0       | out |    1|  ap_memory |        B_2        |     array    |
|B_2_d0        | out |   32|  ap_memory |        B_2        |     array    |
|B_2_q0        |  in |   32|  ap_memory |        B_2        |     array    |
|B_2_we0       | out |    1|  ap_memory |        B_2        |     array    |
|B_2_address1  | out |    3|  ap_memory |        B_2        |     array    |
|B_2_ce1       | out |    1|  ap_memory |        B_2        |     array    |
|B_2_d1        | out |   32|  ap_memory |        B_2        |     array    |
|B_2_q1        |  in |   32|  ap_memory |        B_2        |     array    |
|B_2_we1       | out |    1|  ap_memory |        B_2        |     array    |
|B_3_address0  | out |    3|  ap_memory |        B_3        |     array    |
|B_3_ce0       | out |    1|  ap_memory |        B_3        |     array    |
|B_3_d0        | out |   32|  ap_memory |        B_3        |     array    |
|B_3_q0        |  in |   32|  ap_memory |        B_3        |     array    |
|B_3_we0       | out |    1|  ap_memory |        B_3        |     array    |
|B_3_address1  | out |    3|  ap_memory |        B_3        |     array    |
|B_3_ce1       | out |    1|  ap_memory |        B_3        |     array    |
|B_3_d1        | out |   32|  ap_memory |        B_3        |     array    |
|B_3_q1        |  in |   32|  ap_memory |        B_3        |     array    |
|B_3_we1       | out |    1|  ap_memory |        B_3        |     array    |
|B_4_address0  | out |    3|  ap_memory |        B_4        |     array    |
|B_4_ce0       | out |    1|  ap_memory |        B_4        |     array    |
|B_4_d0        | out |   32|  ap_memory |        B_4        |     array    |
|B_4_q0        |  in |   32|  ap_memory |        B_4        |     array    |
|B_4_we0       | out |    1|  ap_memory |        B_4        |     array    |
|B_4_address1  | out |    3|  ap_memory |        B_4        |     array    |
|B_4_ce1       | out |    1|  ap_memory |        B_4        |     array    |
|B_4_d1        | out |   32|  ap_memory |        B_4        |     array    |
|B_4_q1        |  in |   32|  ap_memory |        B_4        |     array    |
|B_4_we1       | out |    1|  ap_memory |        B_4        |     array    |
|B_5_address0  | out |    3|  ap_memory |        B_5        |     array    |
|B_5_ce0       | out |    1|  ap_memory |        B_5        |     array    |
|B_5_d0        | out |   32|  ap_memory |        B_5        |     array    |
|B_5_q0        |  in |   32|  ap_memory |        B_5        |     array    |
|B_5_we0       | out |    1|  ap_memory |        B_5        |     array    |
|B_5_address1  | out |    3|  ap_memory |        B_5        |     array    |
|B_5_ce1       | out |    1|  ap_memory |        B_5        |     array    |
|B_5_d1        | out |   32|  ap_memory |        B_5        |     array    |
|B_5_q1        |  in |   32|  ap_memory |        B_5        |     array    |
|B_5_we1       | out |    1|  ap_memory |        B_5        |     array    |
|B_6_address0  | out |    3|  ap_memory |        B_6        |     array    |
|B_6_ce0       | out |    1|  ap_memory |        B_6        |     array    |
|B_6_d0        | out |   32|  ap_memory |        B_6        |     array    |
|B_6_q0        |  in |   32|  ap_memory |        B_6        |     array    |
|B_6_we0       | out |    1|  ap_memory |        B_6        |     array    |
|B_6_address1  | out |    3|  ap_memory |        B_6        |     array    |
|B_6_ce1       | out |    1|  ap_memory |        B_6        |     array    |
|B_6_d1        | out |   32|  ap_memory |        B_6        |     array    |
|B_6_q1        |  in |   32|  ap_memory |        B_6        |     array    |
|B_6_we1       | out |    1|  ap_memory |        B_6        |     array    |
|B_7_address0  | out |    3|  ap_memory |        B_7        |     array    |
|B_7_ce0       | out |    1|  ap_memory |        B_7        |     array    |
|B_7_d0        | out |   32|  ap_memory |        B_7        |     array    |
|B_7_q0        |  in |   32|  ap_memory |        B_7        |     array    |
|B_7_we0       | out |    1|  ap_memory |        B_7        |     array    |
|B_7_address1  | out |    3|  ap_memory |        B_7        |     array    |
|B_7_ce1       | out |    1|  ap_memory |        B_7        |     array    |
|B_7_d1        | out |   32|  ap_memory |        B_7        |     array    |
|B_7_q1        |  in |   32|  ap_memory |        B_7        |     array    |
|B_7_we1       | out |    1|  ap_memory |        B_7        |     array    |
|C_din         | out |   32|   ap_fifo  |         C         |    pointer   |
|C_full_n      |  in |    1|   ap_fifo  |         C         |    pointer   |
|C_write       | out |    1|   ap_fifo  |         C         |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
|ap_done       | out |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | DCT_MAT_Multiply2 | return value |
+--------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: call_ret [2/2] 0.00ns
codeRepl:2  %call_ret = call fastcc { float, float, float, float, float, float, float, float } @DCT_MAT_Multiply2_Loop_Row_proc([64 x float]* nocapture %A) readonly


 <State 2>: 0.00ns
ST_2: call_ret [1/2] 0.00ns
codeRepl:2  %call_ret = call fastcc { float, float, float, float, float, float, float, float } @DCT_MAT_Multiply2_Loop_Row_proc([64 x float]* nocapture %A) readonly

ST_2: A_cached_row_7_loc_channel [1/1] 0.00ns
codeRepl:3  %A_cached_row_7_loc_channel = extractvalue { float, float, float, float, float, float, float, float } %call_ret, 0

ST_2: A_cached_row_6_loc_channel [1/1] 0.00ns
codeRepl:4  %A_cached_row_6_loc_channel = extractvalue { float, float, float, float, float, float, float, float } %call_ret, 1

ST_2: A_cached_row_5_loc_channel [1/1] 0.00ns
codeRepl:5  %A_cached_row_5_loc_channel = extractvalue { float, float, float, float, float, float, float, float } %call_ret, 2

ST_2: A_cached_row_4_loc_channel [1/1] 0.00ns
codeRepl:6  %A_cached_row_4_loc_channel = extractvalue { float, float, float, float, float, float, float, float } %call_ret, 3

ST_2: A_cached_row_3_loc_channel [1/1] 0.00ns
codeRepl:7  %A_cached_row_3_loc_channel = extractvalue { float, float, float, float, float, float, float, float } %call_ret, 4

ST_2: A_cached_row_2_loc_channel [1/1] 0.00ns
codeRepl:8  %A_cached_row_2_loc_channel = extractvalue { float, float, float, float, float, float, float, float } %call_ret, 5

ST_2: A_cached_row_1_loc_channel [1/1] 0.00ns
codeRepl:9  %A_cached_row_1_loc_channel = extractvalue { float, float, float, float, float, float, float, float } %call_ret, 6

ST_2: A_cached_row_0_loc_channel [1/1] 0.00ns
codeRepl:10  %A_cached_row_0_loc_channel = extractvalue { float, float, float, float, float, float, float, float } %call_ret, 7

ST_2: stg_14 [2/2] 0.00ns
codeRepl:11  call fastcc void @DCT_MAT_Multiply2_Loop_Col_proc2([8 x float]* %B_0, float %A_cached_row_0_loc_channel, [8 x float]* %B_1, float %A_cached_row_1_loc_channel, [8 x float]* %B_2, float %A_cached_row_2_loc_channel, [8 x float]* %B_3, float %A_cached_row_3_loc_channel, [8 x float]* %B_4, float %A_cached_row_4_loc_channel, [8 x float]* %B_5, float %A_cached_row_5_loc_channel, [8 x float]* %B_6, float %A_cached_row_6_loc_channel, [8 x float]* %B_7, float %A_cached_row_7_loc_channel, float* %C)


 <State 3>: 0.00ns
ST_3: stg_15 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_3: stg_16 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(float* %C, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_3: stg_17 [1/2] 0.00ns
codeRepl:11  call fastcc void @DCT_MAT_Multiply2_Loop_Col_proc2([8 x float]* %B_0, float %A_cached_row_0_loc_channel, [8 x float]* %B_1, float %A_cached_row_1_loc_channel, [8 x float]* %B_2, float %A_cached_row_2_loc_channel, [8 x float]* %B_3, float %A_cached_row_3_loc_channel, [8 x float]* %B_4, float %A_cached_row_4_loc_channel, [8 x float]* %B_5, float %A_cached_row_5_loc_channel, [8 x float]* %B_6, float %A_cached_row_6_loc_channel, [8 x float]* %B_7, float %A_cached_row_7_loc_channel, float* %C)

ST_3: stg_18 [1/1] 0.00ns
codeRepl:12  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c05150; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c04c40; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c05660; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c063e0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c05b70; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c04df0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c056f0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c05ff0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x14c6c061a0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x14c6c05a50; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ret                   (call                ) [ 0000]
A_cached_row_7_loc_channel (extractvalue        ) [ 0001]
A_cached_row_6_loc_channel (extractvalue        ) [ 0001]
A_cached_row_5_loc_channel (extractvalue        ) [ 0001]
A_cached_row_4_loc_channel (extractvalue        ) [ 0001]
A_cached_row_3_loc_channel (extractvalue        ) [ 0001]
A_cached_row_2_loc_channel (extractvalue        ) [ 0001]
A_cached_row_1_loc_channel (extractvalue        ) [ 0001]
A_cached_row_0_loc_channel (extractvalue        ) [ 0001]
stg_15                     (specdataflowpipeline) [ 0000]
stg_16                     (specinterface       ) [ 0000]
stg_17                     (call                ) [ 0000]
stg_18                     (ret                 ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_MAT_Multiply2_Loop_Row_proc"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_MAT_Multiply2_Loop_Col_proc2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="39" class="1004" name="grp_DCT_MAT_Multiply2_Loop_Col_proc2_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="0" slack="0"/>
<pin id="41" dir="0" index="1" bw="32" slack="0"/>
<pin id="42" dir="0" index="2" bw="32" slack="0"/>
<pin id="43" dir="0" index="3" bw="32" slack="0"/>
<pin id="44" dir="0" index="4" bw="32" slack="0"/>
<pin id="45" dir="0" index="5" bw="32" slack="0"/>
<pin id="46" dir="0" index="6" bw="32" slack="0"/>
<pin id="47" dir="0" index="7" bw="32" slack="0"/>
<pin id="48" dir="0" index="8" bw="32" slack="0"/>
<pin id="49" dir="0" index="9" bw="32" slack="0"/>
<pin id="50" dir="0" index="10" bw="32" slack="0"/>
<pin id="51" dir="0" index="11" bw="32" slack="0"/>
<pin id="52" dir="0" index="12" bw="32" slack="0"/>
<pin id="53" dir="0" index="13" bw="32" slack="0"/>
<pin id="54" dir="0" index="14" bw="32" slack="0"/>
<pin id="55" dir="0" index="15" bw="32" slack="0"/>
<pin id="56" dir="0" index="16" bw="32" slack="0"/>
<pin id="57" dir="0" index="17" bw="32" slack="0"/>
<pin id="58" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_14/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_DCT_MAT_Multiply2_Loop_Row_proc_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="256" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="A_cached_row_7_loc_channel_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="256" slack="0"/>
<pin id="77" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_cached_row_7_loc_channel/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="A_cached_row_6_loc_channel_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="256" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_cached_row_6_loc_channel/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="A_cached_row_5_loc_channel_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="256" slack="0"/>
<pin id="87" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_cached_row_5_loc_channel/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="A_cached_row_4_loc_channel_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="256" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_cached_row_4_loc_channel/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="A_cached_row_3_loc_channel_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="256" slack="0"/>
<pin id="97" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_cached_row_3_loc_channel/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="A_cached_row_2_loc_channel_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="256" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_cached_row_2_loc_channel/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="A_cached_row_1_loc_channel_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="256" slack="0"/>
<pin id="107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_cached_row_1_loc_channel/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="A_cached_row_0_loc_channel_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="256" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_cached_row_0_loc_channel/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="A_cached_row_7_loc_channel_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_7_loc_channel "/>
</bind>
</comp>

<comp id="120" class="1005" name="A_cached_row_6_loc_channel_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_6_loc_channel "/>
</bind>
</comp>

<comp id="125" class="1005" name="A_cached_row_5_loc_channel_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_5_loc_channel "/>
</bind>
</comp>

<comp id="130" class="1005" name="A_cached_row_4_loc_channel_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_4_loc_channel "/>
</bind>
</comp>

<comp id="135" class="1005" name="A_cached_row_3_loc_channel_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_3_loc_channel "/>
</bind>
</comp>

<comp id="140" class="1005" name="A_cached_row_2_loc_channel_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_2_loc_channel "/>
</bind>
</comp>

<comp id="145" class="1005" name="A_cached_row_1_loc_channel_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_1_loc_channel "/>
</bind>
</comp>

<comp id="150" class="1005" name="A_cached_row_0_loc_channel_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_0_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="22" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="39" pin=3"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="39" pin=5"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="39" pin=7"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="39" pin=9"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="39" pin=11"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="39" pin=13"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="39" pin=15"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="39" pin=17"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="78"><net_src comp="69" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="39" pin=16"/></net>

<net id="83"><net_src comp="69" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="39" pin=14"/></net>

<net id="88"><net_src comp="69" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="39" pin=12"/></net>

<net id="93"><net_src comp="69" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="39" pin=10"/></net>

<net id="98"><net_src comp="69" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="39" pin=8"/></net>

<net id="103"><net_src comp="69" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="39" pin=6"/></net>

<net id="108"><net_src comp="69" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="39" pin=4"/></net>

<net id="113"><net_src comp="69" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="39" pin=2"/></net>

<net id="118"><net_src comp="75" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="39" pin=16"/></net>

<net id="123"><net_src comp="80" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="39" pin=14"/></net>

<net id="128"><net_src comp="85" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="39" pin=12"/></net>

<net id="133"><net_src comp="90" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="39" pin=10"/></net>

<net id="138"><net_src comp="95" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="39" pin=8"/></net>

<net id="143"><net_src comp="100" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="39" pin=6"/></net>

<net id="148"><net_src comp="105" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="39" pin=4"/></net>

<net id="153"><net_src comp="110" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="39" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_0 | {}
	Port: B_1 | {}
	Port: B_2 | {}
	Port: B_3 | {}
	Port: B_4 | {}
	Port: B_5 | {}
	Port: B_6 | {}
	Port: B_7 | {}
	Port: C | {2 3 }
  - Chain level:
	State 1
	State 2
		A_cached_row_7_loc_channel : 1
		A_cached_row_6_loc_channel : 1
		A_cached_row_5_loc_channel : 1
		A_cached_row_4_loc_channel : 1
		A_cached_row_3_loc_channel : 1
		A_cached_row_2_loc_channel : 1
		A_cached_row_1_loc_channel : 1
		A_cached_row_0_loc_channel : 1
		stg_14 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   call   | grp_DCT_MAT_Multiply2_Loop_Col_proc2_fu_39 |    40   |  25.136 |   3905  |   5974  |
|          |  grp_DCT_MAT_Multiply2_Loop_Row_proc_fu_69 |    0    |  1.571  |   330   |   1175  |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |      A_cached_row_7_loc_channel_fu_75      |    0    |    0    |    0    |    0    |
|          |      A_cached_row_6_loc_channel_fu_80      |    0    |    0    |    0    |    0    |
|          |      A_cached_row_5_loc_channel_fu_85      |    0    |    0    |    0    |    0    |
|extractvalue|      A_cached_row_4_loc_channel_fu_90      |    0    |    0    |    0    |    0    |
|          |      A_cached_row_3_loc_channel_fu_95      |    0    |    0    |    0    |    0    |
|          |      A_cached_row_2_loc_channel_fu_100     |    0    |    0    |    0    |    0    |
|          |      A_cached_row_1_loc_channel_fu_105     |    0    |    0    |    0    |    0    |
|          |      A_cached_row_0_loc_channel_fu_110     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    40   |  26.707 |   4235  |   7149  |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|A_cached_row_0_loc_channel_reg_150|   32   |
|A_cached_row_1_loc_channel_reg_145|   32   |
|A_cached_row_2_loc_channel_reg_140|   32   |
|A_cached_row_3_loc_channel_reg_135|   32   |
|A_cached_row_4_loc_channel_reg_130|   32   |
|A_cached_row_5_loc_channel_reg_125|   32   |
|A_cached_row_6_loc_channel_reg_120|   32   |
|A_cached_row_7_loc_channel_reg_115|   32   |
+----------------------------------+--------+
|               Total              |   256  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------|------|------|------|--------||---------||---------|
| grp_DCT_MAT_Multiply2_Loop_Col_proc2_fu_39 |  p2  |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply2_Loop_Col_proc2_fu_39 |  p4  |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply2_Loop_Col_proc2_fu_39 |  p6  |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply2_Loop_Col_proc2_fu_39 |  p8  |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply2_Loop_Col_proc2_fu_39 |  p10 |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply2_Loop_Col_proc2_fu_39 |  p12 |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply2_Loop_Col_proc2_fu_39 |  p14 |   2  |  32  |   64   ||    32   |
| grp_DCT_MAT_Multiply2_Loop_Col_proc2_fu_39 |  p16 |   2  |  32  |   64   ||    32   |
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                   |      |      |      |   512  ||  12.568 ||   256   |
|--------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |   26   |  4235  |  7149  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   256  |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   39   |  4491  |  7405  |
+-----------+--------+--------+--------+--------+
