<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/fastmodel/iris/arm/thread_context.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_9ab9f77a3a1d869fea1fa5cde3bc8817.html">fastmodel</a></li><li class="navelem"><a class="el" href="dir_43ca72d94e15fdb0c1cdebd7fe5ae8e1.html">iris</a></li><li class="navelem"><a class="el" href="dir_3f741a67d82f90bc6b0b9ae224e418c4.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">thread_context.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright 2019 Google, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_FASTMODEL_IRIS_ARM_THREAD_CONTEXT_HH__</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define __ARCH_ARM_FASTMODEL_IRIS_ARM_THREAD_CONTEXT_HH__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh.html">arch/arm/fastmodel/iris/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceIris.html">Iris</a></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;{</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// This ThreadContext class translates accesses to state using gem5&#39;s native</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// to the Iris API. This includes extracting and translating register indices.</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classIris_1_1ArmThreadContext.html">   40</a></span>&#160;<span class="keyword">class </span><a class="code" href="classIris_1_1ArmThreadContext.html">ArmThreadContext</a> : <span class="keyword">public</span> <a class="code" href="classIris_1_1ThreadContext.html">Iris::ThreadContext</a></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;{</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classIris_1_1ArmThreadContext.html#a9ac9cfd43a47cd2ec22ce308064c2db2">   43</a></span>&#160;    <span class="keyword">static</span> <a class="code" href="classIris_1_1ThreadContext.html#a923eb95408caf438a1d3b554b915a55e">IdxNameMap</a> <a class="code" href="classIris_1_1ArmThreadContext.html#a9ac9cfd43a47cd2ec22ce308064c2db2">miscRegIdxNameMap</a>;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classIris_1_1ArmThreadContext.html#a85441480d97d6f1cf9d11479a12def93">   44</a></span>&#160;    <span class="keyword">static</span> <a class="code" href="classIris_1_1ThreadContext.html#a923eb95408caf438a1d3b554b915a55e">IdxNameMap</a> <a class="code" href="classIris_1_1ArmThreadContext.html#a85441480d97d6f1cf9d11479a12def93">intReg32IdxNameMap</a>;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classIris_1_1ArmThreadContext.html#ac8cf505414fb6bb67a61a3de05e9279c">   45</a></span>&#160;    <span class="keyword">static</span> <a class="code" href="classIris_1_1ThreadContext.html#a923eb95408caf438a1d3b554b915a55e">IdxNameMap</a> <a class="code" href="classIris_1_1ArmThreadContext.html#ac8cf505414fb6bb67a61a3de05e9279c">intReg64IdxNameMap</a>;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classIris_1_1ArmThreadContext.html#aa6f94130a88994fcf85f6b1d5b327625">   46</a></span>&#160;    <span class="keyword">static</span> <a class="code" href="classIris_1_1ThreadContext.html#a923eb95408caf438a1d3b554b915a55e">IdxNameMap</a> <a class="code" href="classIris_1_1ArmThreadContext.html#aa6f94130a88994fcf85f6b1d5b327625">vecRegIdxNameMap</a>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="comment">// Temporary holding places for the vector reg accessors to return.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="comment">// These are not updated live, only when requested.</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classIris_1_1ArmThreadContext.html#a0a5b3da9b9575055d20517994cea2659">   50</a></span>&#160;    <span class="keyword">mutable</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;ArmISA::VecRegContainer&gt;</a> <a class="code" href="classIris_1_1ArmThreadContext.html#a0a5b3da9b9575055d20517994cea2659">vecRegs</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <a class="code" href="classIris_1_1ArmThreadContext.html#a989f9619cc508e3aebe60732690ea0b8">ArmThreadContext</a>(::<a class="code" href="classIris_1_1BaseCPU.html">BaseCPU</a> *cpu, <span class="keywordtype">int</span> <span class="keywordtype">id</span>, <a class="code" href="classSystem.html">System</a> *<a class="code" href="namespaceX86ISA.html#a313686d10ce407058a35bddec45c211f">system</a>,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                     ::<a class="code" href="classBaseTLB.html">BaseTLB</a> *dtb, ::<a class="code" href="classBaseTLB.html">BaseTLB</a> *itb,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                     iris::IrisConnectionInterface *iris_if,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                     <span class="keyword">const</span> std::string &amp;iris_path);</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classIris_1_1ArmThreadContext.html#a4f0f47cd1ef68521bb42dced140c1f25">initFromIrisInstance</a>(<span class="keyword">const</span> <a class="code" href="classIris_1_1ThreadContext.html#a5d935de21c0aa8a0a7f0dc51be581e78">ResourceMap</a> &amp;resources) <span class="keyword">override</span>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classIris_1_1ArmThreadContext.html#a73404c908372a5472ce40ff7d6160f78">pcState</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classIris_1_1ArmThreadContext.html#a73404c908372a5472ce40ff7d6160f78">pcState</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) <span class="keyword">override</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classIris_1_1ArmThreadContext.html#a833df0b82a83d5a7e68a079ad2778b4f">instAddr</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classIris_1_1ArmThreadContext.html#ac95f476e6b95ac9a9c73cb5392083eb6">nextInstAddr</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classIris_1_1ArmThreadContext.html#a0d56954d43389104dbf404f34a80c98d">   65</a></span>&#160;    iris::ResourceId <a class="code" href="classIris_1_1ArmThreadContext.html#a0d56954d43389104dbf404f34a80c98d">pcRscId</a>;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classIris_1_1ArmThreadContext.html#a0d4f6f8ce79a8651c07c2a286fadc322">   66</a></span>&#160;    iris::ResourceId <a class="code" href="classIris_1_1ArmThreadContext.html#a0d4f6f8ce79a8651c07c2a286fadc322">icountRscId</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classIris_1_1ArmThreadContext.html#a18d44fb1b852c0aa91c077143324423b">   68</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">ResourceIds</a> <a class="code" href="classIris_1_1ArmThreadContext.html#a18d44fb1b852c0aa91c077143324423b">intReg32Ids</a>;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classIris_1_1ArmThreadContext.html#aa4383b28b2a135557ba9ea58b03d9a57">   69</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">ResourceIds</a> <a class="code" href="classIris_1_1ArmThreadContext.html#aa4383b28b2a135557ba9ea58b03d9a57">intReg64Ids</a>;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classIris_1_1ArmThreadContext.html#a6b7bb9f4182ea6c527ff2869060d22cb">   70</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">ResourceIds</a> <a class="code" href="classIris_1_1ArmThreadContext.html#a6b7bb9f4182ea6c527ff2869060d22cb">vecRegIds</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classIris_1_1ArmThreadContext.html#a421fa32b39afb81fb8efa5c12e37812f">setIntReg</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) <span class="keyword">override</span>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classIris_1_1ArmThreadContext.html#a8377a9348de4e604753688a21fc73a0c">readIntReg</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) <span class="keyword">const override</span>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    TheISA::ISA *</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classIris_1_1ArmThreadContext.html#ae0e83fa2e3626c31ac710306c7e33bf6">   75</a></span>&#160;    <a class="code" href="classIris_1_1ArmThreadContext.html#ae0e83fa2e3626c31ac710306c7e33bf6">getIsaPtr</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;%s not implemented.&quot;</span>, __FUNCTION__);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a> &amp;<a class="code" href="classIris_1_1ArmThreadContext.html#a26cc904a6d1ae5ddbb493469ab2b82c6">readVecReg</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;};</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;} <span class="comment">// namespace Iris</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#endif // __ARCH_ARM_FASTMODEL_IRIS_ARM_THREAD_CONTEXT_HH__</span></div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_a421fa32b39afb81fb8efa5c12e37812f"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#a421fa32b39afb81fb8efa5c12e37812f">Iris::ArmThreadContext::setIntReg</a></div><div class="ttdeci">void setIntReg(RegIndex reg_idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00124">thread_context.cc:124</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_aa4383b28b2a135557ba9ea58b03d9a57"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#aa4383b28b2a135557ba9ea58b03d9a57">Iris::ArmThreadContext::intReg64Ids</a></div><div class="ttdeci">ResourceIds intReg64Ids</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00069">thread_context.hh:69</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="arch_2arm_2fastmodel_2iris_2thread__context_8hh_html"><div class="ttname"><a href="arch_2arm_2fastmodel_2iris_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classIris_1_1BaseCPU_html"><div class="ttname"><a href="classIris_1_1BaseCPU.html">Iris::BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2cpu_8hh_source.html#l00060">cpu.hh:60</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_a9ac9cfd43a47cd2ec22ce308064c2db2"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#a9ac9cfd43a47cd2ec22ce308064c2db2">Iris::ArmThreadContext::miscRegIdxNameMap</a></div><div class="ttdeci">static IdxNameMap miscRegIdxNameMap</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00043">thread_context.hh:43</a></div></div>
<div class="ttc" id="classVecRegContainer_html"><div class="ttname"><a href="classVecRegContainer.html">VecRegContainer</a></div><div class="ttdoc">Vector Register Abstraction This generic class is the model in a particularization of MVC...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00160">vec_reg.hh:160</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html">Iris::ArmThreadContext</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00040">thread_context.hh:40</a></div></div>
<div class="ttc" id="classSystem_html"><div class="ttname"><a href="classSystem.html">System</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00077">system.hh:77</a></div></div>
<div class="ttc" id="classIris_1_1ThreadContext_html_a5d935de21c0aa8a0a7f0dc51be581e78"><div class="ttname"><a href="classIris_1_1ThreadContext.html#a5d935de21c0aa8a0a7f0dc51be581e78">Iris::ThreadContext::ResourceMap</a></div><div class="ttdeci">std::map&lt; std::string, iris::ResourceInfo &gt; ResourceMap</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00048">thread_context.hh:48</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; ArmISA::VecRegContainer &gt;</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classBaseTLB_html"><div class="ttname"><a href="classBaseTLB.html">BaseTLB</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00052">tlb.hh:52</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_a73404c908372a5472ce40ff7d6160f78"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#a73404c908372a5472ce40ff7d6160f78">Iris::ArmThreadContext::pcState</a></div><div class="ttdeci">TheISA::PCState pcState() const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00063">thread_context.cc:63</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_a6b7bb9f4182ea6c527ff2869060d22cb"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#a6b7bb9f4182ea6c527ff2869060d22cb">Iris::ArmThreadContext::vecRegIds</a></div><div class="ttdeci">ResourceIds vecRegIds</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00070">thread_context.hh:70</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_a18d44fb1b852c0aa91c077143324423b"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#a18d44fb1b852c0aa91c077143324423b">Iris::ArmThreadContext::intReg32Ids</a></div><div class="ttdeci">ResourceIds intReg32Ids</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00068">thread_context.hh:68</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_a0d4f6f8ce79a8651c07c2a286fadc322"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#a0d4f6f8ce79a8651c07c2a286fadc322">Iris::ArmThreadContext::icountRscId</a></div><div class="ttdeci">iris::ResourceId icountRscId</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00066">thread_context.hh:66</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_ac8cf505414fb6bb67a61a3de05e9279c"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#ac8cf505414fb6bb67a61a3de05e9279c">Iris::ArmThreadContext::intReg64IdxNameMap</a></div><div class="ttdeci">static IdxNameMap intReg64IdxNameMap</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00045">thread_context.hh:45</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_a4f0f47cd1ef68521bb42dced140c1f25"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#a4f0f47cd1ef68521bb42dced140c1f25">Iris::ArmThreadContext::initFromIrisInstance</a></div><div class="ttdeci">void initFromIrisInstance(const ResourceMap &amp;resources) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00047">thread_context.cc:47</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a313686d10ce407058a35bddec45c211f"><div class="ttname"><a href="namespaceX86ISA.html#a313686d10ce407058a35bddec45c211f">X86ISA::system</a></div><div class="ttdeci">Bitfield&lt; 15 &gt; system</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00999">misc.hh:999</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_ac95f476e6b95ac9a9c73cb5392083eb6"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#ac95f476e6b95ac9a9c73cb5392083eb6">Iris::ArmThreadContext::nextInstAddr</a></div><div class="ttdeci">Addr nextInstAddr() const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00105">thread_context.cc:105</a></div></div>
<div class="ttc" id="classIris_1_1ThreadContext_html"><div class="ttname"><a href="classIris_1_1ThreadContext.html">Iris::ThreadContext</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00045">thread_context.hh:45</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_a85441480d97d6f1cf9d11479a12def93"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#a85441480d97d6f1cf9d11479a12def93">Iris::ArmThreadContext::intReg32IdxNameMap</a></div><div class="ttdeci">static IdxNameMap intReg32IdxNameMap</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00044">thread_context.hh:44</a></div></div>
<div class="ttc" id="classIris_1_1ThreadContext_html_a923eb95408caf438a1d3b554b915a55e"><div class="ttname"><a href="classIris_1_1ThreadContext.html#a923eb95408caf438a1d3b554b915a55e">Iris::ThreadContext::IdxNameMap</a></div><div class="ttdeci">std::map&lt; int, std::string &gt; IdxNameMap</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00051">thread_context.hh:51</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_a8377a9348de4e604753688a21fc73a0c"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#a8377a9348de4e604753688a21fc73a0c">Iris::ArmThreadContext::readIntReg</a></div><div class="ttdeci">RegVal readIntReg(RegIndex reg_idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00111">thread_context.cc:111</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_a26cc904a6d1ae5ddbb493469ab2b82c6"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#a26cc904a6d1ae5ddbb493469ab2b82c6">Iris::ArmThreadContext::readVecReg</a></div><div class="ttdeci">const VecRegContainer &amp; readVecReg(const RegId &amp;reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00136">thread_context.cc:136</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_aa6f94130a88994fcf85f6b1d5b327625"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#aa6f94130a88994fcf85f6b1d5b327625">Iris::ArmThreadContext::vecRegIdxNameMap</a></div><div class="ttdeci">static IdxNameMap vecRegIdxNameMap</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00046">thread_context.hh:46</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_a0a5b3da9b9575055d20517994cea2659"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#a0a5b3da9b9575055d20517994cea2659">Iris::ArmThreadContext::vecRegs</a></div><div class="ttdeci">std::vector&lt; ArmISA::VecRegContainer &gt; vecRegs</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00050">thread_context.hh:50</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_ae0e83fa2e3626c31ac710306c7e33bf6"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#ae0e83fa2e3626c31ac710306c7e33bf6">Iris::ArmThreadContext::getIsaPtr</a></div><div class="ttdeci">TheISA::ISA * getIsaPtr() override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00075">thread_context.hh:75</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_a0d56954d43389104dbf404f34a80c98d"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#a0d56954d43389104dbf404f34a80c98d">Iris::ArmThreadContext::pcRscId</a></div><div class="ttdeci">iris::ResourceId pcRscId</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00065">thread_context.hh:65</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_a833df0b82a83d5a7e68a079ad2778b4f"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#a833df0b82a83d5a7e68a079ad2778b4f">Iris::ArmThreadContext::instAddr</a></div><div class="ttdeci">Addr instAddr() const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00099">thread_context.cc:99</a></div></div>
<div class="ttc" id="namespaceIris_html"><div class="ttname"><a href="namespaceIris.html">Iris</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2cpu_8hh_source.html#l00036">cpu.hh:36</a></div></div>
<div class="ttc" id="classIris_1_1ArmThreadContext_html_a989f9619cc508e3aebe60732690ea0b8"><div class="ttname"><a href="classIris_1_1ArmThreadContext.html#a989f9619cc508e3aebe60732690ea0b8">Iris::ArmThreadContext::ArmThreadContext</a></div><div class="ttdeci">ArmThreadContext(::BaseCPU *cpu, int id, System *system, ::BaseTLB *dtb, ::BaseTLB *itb, iris::IrisConnectionInterface *iris_if, const std::string &amp;iris_path)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00038">thread_context.cc:38</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
