<h1>Wei Zhang</h1>

<p>I am&nbsp;currently an associate professor at Shandong University, China. I received my Ph.D. degree from The Hong Kong Polytechnic University, supervised by <a href="https://www.cs.cityu.edu.hk/~nanguan/">Dr. Nan Guan</a>.</p>

<p>My research interests include</p>

<ul>
	<li>Analysis, optimization and design for energy harvesting systems</li>
	<li>Static timing analysis and optimization for real-time tasks</li>
	<li>Optimization for Blockchain systems</li>
</ul>

<p>Recent Publications:</p>

<ol>
	<li>Wei Zhang, Songran Liu, Mingsong Lv, QiuLin Chen and Nan Guan. Intermittent Computing with Efficient State Backup by Asynchronous DMA. accepted to Design Automation and Test in Europe (DATE), 2021.</li>
	<li>Songran Liu*, Wei Zhang*, Mingsong Lv, Qiulin Chen, Nan Guan. LATICS: A Low-overhead Adaptive Task-based Intermittent Computing System. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), as proceedings of International Conference on Embedded Software (EMSOFT), 2020. (*Contributed equally)</li>
	<li>Wei Zhang, Jiangshan Yu, Qingqiang He, Nan Zhang and Nan Guan. TICK: Tiny Client for Blockchains. IEEE Internet of Things Journal (IoTJ), 2020.</li>
	<li>Wei Zhang, Nan Guan, Lei Ju, Yue Tang, Weichen Liu and Zhiping Jia. Scope-Aware Useful Cache Block Calculation for Cache-Related Preemption Delay Analysis with Set-Associative Data Caches. IEEE Transactions on Computer-Aided Design of IntegratedCircuits and Systems (TCAD), 2019.</li>
	<li>Wei Zhang, Nan Guan, Lei Ju, Weichen Liu. Analyzing Data Cache Related Preemption Delay with Multiple Preemptions. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), as proceedings of International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), 2018.</li>
	<li>Wei Zhang, Fan Gong, Lei Ju, Nan Guan, Zhiping Jia. Scope-aware Useful Cache Block Analysis for Data Cache Related Preemption Delay. The 23rd IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2017.</li>
	<li>Songran Liu, Wei Zhang, Mingsong Lv, QiuLin Chen and Nan Guan. Surviving Transient Power Failures with SRAM Data Retention accepted to Design Automation and Test in Europe (DATE), 2021.</li>
	<li>He Du, Wei Zhang, Nan Guan and Wang Yi. Scope-aware Data Cache Analysis for OpenMP Programs on Multi-core Processors. Journal of System Architectures (JSA), 2019.</li>
</ol>
