0.6
2019.2
Nov  6 2019
21:57:16
D:/Project/FPGA/FPGA/Zynq7020/LED1to4/LED1to4.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Project/FPGA/FPGA/Zynq7020/LED1to4/LED1to4.srcs/sources_1/new/led1to4.v,1688823636,verilog,,D:/Project/FPGA/FPGA/Zynq7020/LED1to4/LED1to4.srcs/sources_1/new/led1to4_top.v,,led1to4,,,,,,,,
D:/Project/FPGA/FPGA/Zynq7020/LED1to4/LED1to4.srcs/sources_1/new/led1to4_top.v,1688823053,verilog,,,,led1to4_top,,,,,,,,
