INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/branch_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sim_1/new/complete-datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complete_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/jump_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/mux_2_to_1_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_to_1_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/program_count_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/fpga_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga_datapath
