{
  "design": {
    "design_info": {
      "boundary_crc": "0x5D0DB699AD399D81",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../fpga_based_attack.gen/sources_1/bd/jtag2pt",
      "name": "jtag2pt",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2.2",
      "validated": "true"
    },
    "design_tree": {
      "jtag_axi_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": "",
      "aes_reg_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "jtag2pt_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "pt_0": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "start_0": {
        "direction": "O"
      }
    },
    "components": {
      "jtag_axi_0": {
        "vlnv": "xilinx.com:ip:jtag_axi:1.2",
        "ip_revision": "18",
        "xci_name": "jtag2pt_jtag_axi_0_0",
        "xci_path": "ip\\jtag2pt_jtag_axi_0_0\\jtag2pt_jtag_axi_0_0.xci",
        "inst_hier_path": "jtag_axi_0",
        "parameters": {
          "PROTOCOL": {
            "value": "2"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "jtag2pt_clk_wiz_0",
        "xci_path": "ip\\jtag2pt_clk_wiz_0\\jtag2pt_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "jtag2pt_rst_clk_wiz_100M_0",
        "xci_path": "ip\\jtag2pt_rst_clk_wiz_100M_0\\jtag2pt_rst_clk_wiz_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_100M"
      },
      "aes_reg_0": {
        "vlnv": "xilinx.com:user:aes_reg:1.0",
        "ip_revision": "4",
        "xci_name": "jtag2pt_aes_reg_0_0",
        "xci_path": "ip\\jtag2pt_aes_reg_0_0\\jtag2pt_aes_reg_0_0.xci",
        "inst_hier_path": "aes_reg_0"
      }
    },
    "interface_nets": {
      "jtag_axi_0_M_AXI": {
        "interface_ports": [
          "jtag_axi_0/M_AXI",
          "aes_reg_0/S00_AXI"
        ]
      }
    },
    "nets": {
      "aes_reg_0_pt": {
        "ports": [
          "aes_reg_0/pt",
          "pt_0"
        ]
      },
      "aes_reg_0_start": {
        "ports": [
          "aes_reg_0/start",
          "start_0"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "jtag_axi_0/aclk",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "aes_reg_0/s00_axi_aclk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz/reset",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "jtag_axi_0/aresetn",
          "aes_reg_0/s00_axi_aresetn"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      }
    }
  }
}