{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456439611633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456439611635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 25 22:33:31 2016 " "Processing started: Thu Feb 25 22:33:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456439611635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456439611635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_32_bit_alu -c mips_32_bit_alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_32_bit_alu -c mips_32_bit_alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456439611636 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1456439611933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_32_bit_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_32_bit_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_32_bit_alu-rtl " "Found design unit 1: mips_32_bit_alu-rtl" {  } { { "mips_32_bit_alu.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/mips_32_bit_alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612516 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_32_bit_alu " "Found entity 1: mips_32_bit_alu" {  } { { "mips_32_bit_alu.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/mips_32_bit_alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456439612516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_32bit_add_subtract.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_32bit_add_subtract.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_32bit_add_subtract-rtl " "Found design unit 1: signed_32bit_add_subtract-rtl" {  } { { "signed_32bit_add_subtract.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/signed_32bit_add_subtract.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612517 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_32bit_add_subtract " "Found entity 1: signed_32bit_add_subtract" {  } { { "signed_32bit_add_subtract.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/signed_32bit_add_subtract.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456439612517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s32addsub_unsigned_overflow_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s32addsub_unsigned_overflow_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s32addsub_unsigned_overflow_detect-rtl " "Found design unit 1: s32addsub_unsigned_overflow_detect-rtl" {  } { { "s32addsub_unsigned_overflow_detect.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/s32addsub_unsigned_overflow_detect.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612519 ""} { "Info" "ISGN_ENTITY_NAME" "1 s32addsub_unsigned_overflow_detect " "Found entity 1: s32addsub_unsigned_overflow_detect" {  } { { "s32addsub_unsigned_overflow_detect.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/s32addsub_unsigned_overflow_detect.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456439612519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s32addsub_subtractor_inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s32addsub_subtractor_inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s32addsub_subtraction_invertors-rtl " "Found design unit 1: s32addsub_subtraction_invertors-rtl" {  } { { "s32addsub_subtractor_inverter.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/s32addsub_subtractor_inverter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612520 ""} { "Info" "ISGN_ENTITY_NAME" "1 s32addsub_subtraction_invertors " "Found entity 1: s32addsub_subtraction_invertors" {  } { { "s32addsub_subtractor_inverter.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/s32addsub_subtractor_inverter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456439612520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s32addsub_signed_overflow_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s32addsub_signed_overflow_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s32addsub_signed_overflow_detect-rtl " "Found design unit 1: s32addsub_signed_overflow_detect-rtl" {  } { { "s32addsub_signed_overflow_detect.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/s32addsub_signed_overflow_detect.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612522 ""} { "Info" "ISGN_ENTITY_NAME" "1 s32addsub_signed_overflow_detect " "Found entity 1: s32addsub_signed_overflow_detect" {  } { { "s32addsub_signed_overflow_detect.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/s32addsub_signed_overflow_detect.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456439612522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s32addsub_one_bit_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s32addsub_one_bit_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s32addsub_onebit_full_adder-struct " "Found design unit 1: s32addsub_onebit_full_adder-struct" {  } { { "s32addsub_one_bit_full_adder.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/s32addsub_one_bit_full_adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612523 ""} { "Info" "ISGN_ENTITY_NAME" "1 s32addsub_onebit_full_adder " "Found entity 1: s32addsub_onebit_full_adder" {  } { { "s32addsub_one_bit_full_adder.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/s32addsub_one_bit_full_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456439612523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s32addsub_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s32addsub_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s32addsub_full_adder-struct " "Found design unit 1: s32addsub_full_adder-struct" {  } { { "s32addsub_full_adder.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/s32addsub_full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612525 ""} { "Info" "ISGN_ENTITY_NAME" "1 s32addsub_full_adder " "Found entity 1: s32addsub_full_adder" {  } { { "s32addsub_full_adder.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/s32addsub_full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456439612525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_on_less_than.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_on_less_than.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_on_less_than-rtl " "Found design unit 1: set_on_less_than-rtl" {  } { { "set_on_less_than.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/set_on_less_than.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612526 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_on_less_than " "Found entity 1: set_on_less_than" {  } { { "set_on_less_than.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/set_on_less_than.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456439612526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_block-rtl " "Found design unit 1: and_block-rtl" {  } { { "and_block.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/and_block.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612528 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_block " "Found entity 1: and_block" {  } { { "and_block.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/and_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456439612528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_block-rtl " "Found design unit 1: or_block-rtl" {  } { { "or_block.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/or_block.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612529 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_block " "Found entity 1: or_block" {  } { { "or_block.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/or_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456439612529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd 26 13 " "Found 26 design units, including 13 entities, in source file /home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_gate-rtl " "Found design unit 1: XOR_gate-rtl" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OR_gate-rtl " "Found design unit 2: OR_gate-rtl" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 OR_3_gate-rtl " "Found design unit 3: OR_3_gate-rtl" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 OR_4_gate-rtl " "Found design unit 4: OR_4_gate-rtl" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NOT_gate-rtl " "Found design unit 5: NOT_gate-rtl" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 AND_gate-rtl " "Found design unit 6: AND_gate-rtl" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 AND_3_gate-rtl " "Found design unit 7: AND_3_gate-rtl" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 AND_4_gate-rtl " "Found design unit 8: AND_4_gate-rtl" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 AND_5_gate-rtl " "Found design unit 9: AND_5_gate-rtl" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 162 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 NAND_3_gate-rtl " "Found design unit 10: NAND_3_gate-rtl" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 180 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 NAND_gate-rtl " "Found design unit 11: NAND_gate-rtl" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 NOR_gate-rtl " "Found design unit 12: NOR_gate-rtl" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 216 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 NOR_3_gate-rtl " "Found design unit 13: NOR_3_gate-rtl" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 235 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_gate " "Found entity 1: XOR_gate" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_ENTITY_NAME" "2 OR_gate " "Found entity 2: OR_gate" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_ENTITY_NAME" "3 OR_3_gate " "Found entity 3: OR_3_gate" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_4_gate " "Found entity 4: OR_4_gate" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOT_gate " "Found entity 5: NOT_gate" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_ENTITY_NAME" "6 AND_gate " "Found entity 6: AND_gate" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_ENTITY_NAME" "7 AND_3_gate " "Found entity 7: AND_3_gate" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_ENTITY_NAME" "8 AND_4_gate " "Found entity 8: AND_4_gate" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_ENTITY_NAME" "9 AND_5_gate " "Found entity 9: AND_5_gate" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_ENTITY_NAME" "10 NAND_3_gate " "Found entity 10: NAND_3_gate" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_ENTITY_NAME" "11 NAND_gate " "Found entity 11: NAND_gate" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_ENTITY_NAME" "12 NOR_gate " "Found entity 12: NOR_gate" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""} { "Info" "ISGN_ENTITY_NAME" "13 NOR_3_gate " "Found entity 13: NOR_3_gate" {  } { { "../utils/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/basic_gates.vhd" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456439612531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "func_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file func_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 func_mux-rtl " "Found design unit 1: func_mux-rtl" {  } { { "func_mux.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/func_mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612534 ""} { "Info" "ISGN_ENTITY_NAME" "1 func_mux " "Found entity 1: func_mux" {  } { { "func_mux.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/func_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456439612534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456439612534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_32_bit_alu " "Elaborating entity \"mips_32_bit_alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1456439612624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_32bit_add_subtract signed_32bit_add_subtract:addsub_unit " "Elaborating entity \"signed_32bit_add_subtract\" for hierarchy \"signed_32bit_add_subtract:addsub_unit\"" {  } { { "mips_32_bit_alu.vhd" "addsub_unit" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/mips_32_bit_alu.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456439612658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s32addsub_subtraction_invertors signed_32bit_add_subtract:addsub_unit\|s32addsub_subtraction_invertors:sub_inv " "Elaborating entity \"s32addsub_subtraction_invertors\" for hierarchy \"signed_32bit_add_subtract:addsub_unit\|s32addsub_subtraction_invertors:sub_inv\"" {  } { { "signed_32bit_add_subtract.vhd" "sub_inv" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/signed_32bit_add_subtract.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456439612669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s32addsub_full_adder signed_32bit_add_subtract:addsub_unit\|s32addsub_full_adder:addder " "Elaborating entity \"s32addsub_full_adder\" for hierarchy \"signed_32bit_add_subtract:addsub_unit\|s32addsub_full_adder:addder\"" {  } { { "signed_32bit_add_subtract.vhd" "addder" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/signed_32bit_add_subtract.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456439612676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s32addsub_onebit_full_adder signed_32bit_add_subtract:addsub_unit\|s32addsub_full_adder:addder\|s32addsub_onebit_full_adder:bit_0 " "Elaborating entity \"s32addsub_onebit_full_adder\" for hierarchy \"signed_32bit_add_subtract:addsub_unit\|s32addsub_full_adder:addder\|s32addsub_onebit_full_adder:bit_0\"" {  } { { "s32addsub_full_adder.vhd" "bit_0" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/s32addsub_full_adder.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456439612690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_gate signed_32bit_add_subtract:addsub_unit\|s32addsub_full_adder:addder\|s32addsub_onebit_full_adder:bit_0\|XOR_gate:xor_1 " "Elaborating entity \"XOR_gate\" for hierarchy \"signed_32bit_add_subtract:addsub_unit\|s32addsub_full_adder:addder\|s32addsub_onebit_full_adder:bit_0\|XOR_gate:xor_1\"" {  } { { "s32addsub_one_bit_full_adder.vhd" "xor_1" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/s32addsub_one_bit_full_adder.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456439612693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate signed_32bit_add_subtract:addsub_unit\|s32addsub_full_adder:addder\|s32addsub_onebit_full_adder:bit_0\|AND_gate:and_1 " "Elaborating entity \"AND_gate\" for hierarchy \"signed_32bit_add_subtract:addsub_unit\|s32addsub_full_adder:addder\|s32addsub_onebit_full_adder:bit_0\|AND_gate:and_1\"" {  } { { "s32addsub_one_bit_full_adder.vhd" "and_1" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/s32addsub_one_bit_full_adder.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456439612697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate signed_32bit_add_subtract:addsub_unit\|s32addsub_full_adder:addder\|s32addsub_onebit_full_adder:bit_0\|OR_gate:or_1 " "Elaborating entity \"OR_gate\" for hierarchy \"signed_32bit_add_subtract:addsub_unit\|s32addsub_full_adder:addder\|s32addsub_onebit_full_adder:bit_0\|OR_gate:or_1\"" {  } { { "s32addsub_one_bit_full_adder.vhd" "or_1" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/s32addsub_one_bit_full_adder.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456439612700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s32addsub_signed_overflow_detect signed_32bit_add_subtract:addsub_unit\|s32addsub_signed_overflow_detect:signed_of_det " "Elaborating entity \"s32addsub_signed_overflow_detect\" for hierarchy \"signed_32bit_add_subtract:addsub_unit\|s32addsub_signed_overflow_detect:signed_of_det\"" {  } { { "signed_32bit_add_subtract.vhd" "signed_of_det" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/signed_32bit_add_subtract.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456439612885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s32addsub_unsigned_overflow_detect signed_32bit_add_subtract:addsub_unit\|s32addsub_unsigned_overflow_detect:usigned_of_det " "Elaborating entity \"s32addsub_unsigned_overflow_detect\" for hierarchy \"signed_32bit_add_subtract:addsub_unit\|s32addsub_unsigned_overflow_detect:usigned_of_det\"" {  } { { "signed_32bit_add_subtract.vhd" "usigned_of_det" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/signed_32bit_add_subtract.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456439612889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_on_less_than set_on_less_than:slt_unit " "Elaborating entity \"set_on_less_than\" for hierarchy \"set_on_less_than:slt_unit\"" {  } { { "mips_32_bit_alu.vhd" "slt_unit" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/mips_32_bit_alu.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456439612894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_block and_block:and_unit " "Elaborating entity \"and_block\" for hierarchy \"and_block:and_unit\"" {  } { { "mips_32_bit_alu.vhd" "and_unit" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/mips_32_bit_alu.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456439612899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_block or_block:or_unit " "Elaborating entity \"or_block\" for hierarchy \"or_block:or_unit\"" {  } { { "mips_32_bit_alu.vhd" "or_unit" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/mips_32_bit_alu.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456439612905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "func_mux func_mux:func_mux_unit " "Elaborating entity \"func_mux\" for hierarchy \"func_mux:func_mux_unit\"" {  } { { "mips_32_bit_alu.vhd" "func_mux_unit" { Text "/home/sebsikora/altera/projects/mips/one_cycle/alu/mips_32_bit_alu.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456439612910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1456439614909 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456439614909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "282 " "Implemented 282 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1456439615003 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1456439615003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1456439615003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1456439615003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "719 " "Peak virtual memory: 719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456439615016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 25 22:33:35 2016 " "Processing ended: Thu Feb 25 22:33:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456439615016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456439615016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456439615016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456439615016 ""}
