// Seed: 980345421
module module_0;
  always @(posedge 1) begin : LABEL_0
    wait (1);
  end
  assign id_1 = 1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri id_3,
    input uwire id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri id_7,
    output wand id_8
);
  tri id_10;
  module_0 modCall_1 ();
  assign id_10 = 1'b0 == id_7;
  tri1 id_11, id_12 = 1'b0 == 1;
endmodule
