// Seed: 3644796234
module module_0 (
    input tri0 id_0,
    output wor id_1,
    output tri0 id_2,
    input wire id_3,
    input supply1 id_4,
    input tri id_5,
    output tri id_6,
    input wand id_7,
    input tri0 id_8,
    output wand id_9,
    input wand id_10,
    output wire id_11,
    output uwire id_12,
    input supply0 id_13,
    input wand id_14,
    output tri0 id_15,
    output uwire id_16,
    output tri0 id_17,
    output supply0 id_18,
    output supply1 id_19,
    output uwire id_20,
    output supply0 id_21,
    input supply0 id_22,
    input wand id_23,
    output uwire id_24,
    output uwire id_25,
    output wand id_26
);
  wire id_28;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd40
) (
    output tri id_0,
    input  wor id_1,
    input  tri _id_2,
    input  tri id_3
);
  logic [id_2 : 1] id_5;
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_1,
      id_3,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_3,
      id_0,
      id_0,
      id_3,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_1,
      id_0,
      id_0,
      id_0
  );
  supply1 id_7 = 1, id_8;
  for (id_9 = -1'b0 - ~id_2; id_9; id_5 = 1'b0) wire id_10;
  ;
endmodule
