Return-Path: <qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id BA11DE77188
	for <qemu-riscv@archiver.kernel.org>; Tue, 31 Dec 2024 09:20:41 +0000 (UTC)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1tSYPq-0002da-VK; Tue, 31 Dec 2024 04:19:55 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1tSYPh-0002Sr-Gg
 for qemu-riscv@nongnu.org; Tue, 31 Dec 2024 04:19:45 -0500
Received: from mail-pl1-x62a.google.com ([2607:f8b0:4864:20::62a])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1tSYPe-0006k0-3Q
 for qemu-riscv@nongnu.org; Tue, 31 Dec 2024 04:19:44 -0500
Received: by mail-pl1-x62a.google.com with SMTP id
 d9443c01a7336-2164b662090so115070955ad.1
 for <qemu-riscv@nongnu.org>; Tue, 31 Dec 2024 01:19:41 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=ventanamicro.com; s=google; t=1735636780; x=1736241580; darn=nongnu.org;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :from:to:cc:subject:date:message-id:reply-to;
 bh=OKvKMJzD8MNoyH2tqA4GaYIztXRDF7LjLL1mF4jXgJc=;
 b=kULm3Yw0HFftQm4L1YnUh4bwgHfXGsqe1SNC0N8MMJYY0+3LSqHfTjiJ4OiV9IQmjK
 M41wS1Cfbl75P5zcnfTEcTiV/dEcXRK6hVaDo4ROU7xDPw2tM7TrHxo68Hxq+TPx8LF9
 zvW1to76hZJSdnhzXjhGINer/yxaSsmqqJvMZ+hI7ziiKwNbmSGZcJWFJUqEiNfBVt1C
 JMRTeESJvYSdIbd1Qkm4T7BBi2qXB9GCBex+E7fNSTz8Rm+lxkpvQQAD7SPGk8HZ/QVy
 9OBy9zbEr7EZDDgHEq2+QHaScihK/7sac3iMmZi0bGbyOQa1XloIIpWTYbY53F5dgi/T
 29Uw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1735636780; x=1736241580;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=OKvKMJzD8MNoyH2tqA4GaYIztXRDF7LjLL1mF4jXgJc=;
 b=FKii3P7Y2ZgcBHFBG+G3am7KWoOTny46erkiVHD01v060LFRbU5sT7fDqZfeTyDGZD
 LiSDeo4LEAnf4T2D6BJKTCi65A6rl1YG7FAosxOhbzbLzLjERceDsnddXi/6D8bkYgyb
 KGD0iKRSkd1mXnUYLXoaExaofASKJYSHs7Q5npSYTv9vtfGunmDF3hEHshnqvN/fcmC0
 18eaa0EyN7iqEHJF7EbKjyWJwaoTR4VrG6SPbh9P1Vxiy7w8BRVbDh2qCIYX99GIs4oY
 rVD/w4gyyEwB5svys7yP/B39Al9WfMOb27Xb6DpJIYCw36FvdHLndH8IWPZhG6v5rGaB
 GxzQ==
X-Forwarded-Encrypted: i=1;
 AJvYcCVfkmBF0pyGDWzyLakP7+e/ZbsDkcE9s2W4yrZRnA+nkH79sbNE1LNIgAA9H5CpOem4mvh6xaj3TsHM@nongnu.org
X-Gm-Message-State: AOJu0Yzu/U5sd6A/QX4e6AVVfybmbjflzvJukAAv69e5tr16jDorVbqk
 JBDq6Nm4zjfWSC/JI0AOrbPQoaLBxlLS9h7GoJ3GgSM2JT1O872qAvCbU37Q9yc=
X-Gm-Gg: ASbGnctzGPMIuehxquh6PkWJzfG2w8GDHpSG9tJE9/697z4sbzvGJz7yTZ5zDA+l1Oe
 aA6V2oUQeBhGR758niHPC4buQT4aSlswUsTA6yLvkRxpzwBapYaMD9XNe5pctCTwF3ip3DOsdX4
 +cKdT44E82qZcI03eDOSR1CfYhP/+5Fh7PKiPhWbgYfPGK4aDOAsctNpTSY1HLltMHCHVTNmuWM
 bYuNV9fAfVSNveOUkncCgF/UYjlUaXWS87G1gJkY+ga+FefYDvhHUniYUQH8ny5WK7JsQ==
X-Google-Smtp-Source: AGHT+IGPF5Gkru34OHnQGQIzcw+KTdmZ9nTbdZGCLU72/OZuw/c030aydRUe/wadNuY0S3cMnQdwLQ==
X-Received: by 2002:a05:6a20:7f8b:b0:1e1:9de5:4543 with SMTP id
 adf61e73a8af0-1e5e047021amr66032072637.14.1735636779998; 
 Tue, 31 Dec 2024 01:19:39 -0800 (PST)
Received: from [192.168.68.110] ([187.101.65.72])
 by smtp.gmail.com with ESMTPSA id
 41be03b00d2f7-842e35d4becsm15771052a12.79.2024.12.31.01.19.37
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Tue, 31 Dec 2024 01:19:39 -0800 (PST)
Message-ID: <5763a54d-50c4-4f26-b64b-a5a9d9581471@ventanamicro.com>
Date: Tue, 31 Dec 2024 06:19:35 -0300
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v10 3/7] target/riscv: Handle Smrnmi interrupt and
 exception
To: Frank Chang <frank.chang@sifive.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org,
 Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>, Bin Meng <bmeng.cn@gmail.com>,
 Weiwei Li <liwei1518@gmail.com>, Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
 Tommy Wu <tommy.wu@sifive.com>
References: <20241217062440.884261-1-frank.chang@sifive.com>
 <20241217062440.884261-4-frank.chang@sifive.com>
 <b243b6b0-a35d-4dc0-a87a-03b61ea2acbc@ventanamicro.com>
 <CAE_xrPgoTCVzcdMSecCyY8P7OMS5vsYc6wSK2hEqHqgXaOMHbA@mail.gmail.com>
Content-Language: en-US
From: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
In-Reply-To: <CAE_xrPgoTCVzcdMSecCyY8P7OMS5vsYc6wSK2hEqHqgXaOMHbA@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::62a;
 envelope-from=dbarboza@ventanamicro.com; helo=mail-pl1-x62a.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Errors-To: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org



On 12/31/24 12:11 AM, Frank Chang wrote:
> On Thu, Dec 26, 2024 at 8:42 PM Daniel Henrique Barboza <dbarboza@ventanamicro.com <mailto:dbarboza@ventanamicro.com>> wrote:
> 
> 
> 
>     On 12/17/24 3:24 AM, frank.chang@sifive.com <mailto:frank.chang@sifive.com> wrote:
>      > From: Tommy Wu <tommy.wu@sifive.com <mailto:tommy.wu@sifive.com>>
>      >
>      > Because the RNMI interrupt trap handler address is implementation defined.
>      > We add the 'rnmi-interrupt-vector' and 'rnmi-exception-vector' as the property
>      > of the harts. It’s very easy for users to set the address based on their
>      > expectation. This patch also adds the functionality to handle the RNMI signals.
>      >
>      > Signed-off-by: Frank Chang <frank.chang@sifive.com <mailto:frank.chang@sifive.com>>
>      > Signed-off-by: Tommy Wu <tommy.wu@sifive.com <mailto:tommy.wu@sifive.com>>
>      > ---
>      >   hw/riscv/riscv_hart.c         | 40 +++++++++++++++++
>      >   include/hw/riscv/riscv_hart.h |  4 ++
>      >   target/riscv/cpu.c            | 11 +++++
>      >   target/riscv/cpu.h            |  3 ++
>      >   target/riscv/cpu_bits.h       | 12 +++++
>      >   target/riscv/cpu_helper.c     | 85 ++++++++++++++++++++++++++++++++---
>      >   6 files changed, 150 insertions(+), 5 deletions(-)
>      >
>      > diff --git a/hw/riscv/riscv_hart.c b/hw/riscv/riscv_hart.c
>      > index 0df454772f..f5e40e608d 100644
>      > --- a/hw/riscv/riscv_hart.c
>      > +++ b/hw/riscv/riscv_hart.c
>      > @@ -26,6 +26,7 @@
>      >   #include "target/riscv/cpu.h"
>      >   #include "hw/qdev-properties.h"
>      >   #include "hw/riscv/riscv_hart.h"
>      > +#include "qemu/error-report.h"
>      >
>      >   static const Property riscv_harts_props[] = {
>      >       DEFINE_PROP_UINT32("num-harts", RISCVHartArrayState, num_harts, 1),
>      > @@ -33,6 +34,22 @@ static const Property riscv_harts_props[] = {
>      >       DEFINE_PROP_STRING("cpu-type", RISCVHartArrayState, cpu_type),
>      >       DEFINE_PROP_UINT64("resetvec", RISCVHartArrayState, resetvec,
>      >                          DEFAULT_RSTVEC),
>      > +    /*
>      > +     * Smrnmi implementation-defined interrupt and exception trap handlers.
>      > +     *
>      > +     * When an RNMI interrupt is detected, the hart then enters M-mode and
>      > +     * jumps to the address defined by "rnmi-interrupt-vector".
>      > +     *
>      > +     * When the hart encounters an exception while executing in M-mode with
>      > +     * the mnstatus.NMIE bit clear, the hart then jumps to the address
>      > +     * defined by "rnmi-exception-vector".
>      > +     */
>      > +    DEFINE_PROP_ARRAY("rnmi-interrupt-vector", RISCVHartArrayState,
>      > +                      num_rnmi_irqvec, rnmi_irqvec, qdev_prop_uint64,
>      > +                      uint64_t),
>      > +    DEFINE_PROP_ARRAY("rnmi-exception-vector", RISCVHartArrayState,
>      > +                      num_rnmi_excpvec, rnmi_excpvec, qdev_prop_uint64,
>      > +                      uint64_t),
>      >       DEFINE_PROP_END_OF_LIST(),
> 
>     This except will result in a conflict because "DEFINE_PROP_END_OF_LIST()," was removed
>     in master.
> 
> 
> Thanks, Daniel
> 
> The commit to drop "DEFINE_PROP_END_OF_LIST()" is not applied to riscv-to-apply.next yet.
> But I will remove it from the v11 patchset.


Thanks! The reason it isn't in riscv-to-apply.next yet is because we had a riscv queue merged
10 days ago or so and master is now ahead of it. But riscv.next will derive from master later
on so might as well base stuff on top of master for now.


Thanks,

Daniel



> 
> Regards,
> Frank Chang
> 
> 
>     With that said:
> 
>     Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com <mailto:dbarboza@ventanamicro.com>>
> 
> 
>      >   };
>      >
>      > @@ -47,6 +64,29 @@ static bool riscv_hart_realize(RISCVHartArrayState *s, int idx,
>      >   {
>      >       object_initialize_child(OBJECT(s), "harts[*]", &s->harts[idx], cpu_type);
>      >       qdev_prop_set_uint64(DEVICE(&s->harts[idx]), "resetvec", s->resetvec);
>      > +
>      > +    if (s->harts[idx].cfg.ext_smrnmi) {
>      > +        if (idx < s->num_rnmi_irqvec) {
>      > +            qdev_prop_set_uint64(DEVICE(&s->harts[idx]),
>      > +                                 "rnmi-interrupt-vector", s->rnmi_irqvec[idx]);
>      > +        }
>      > +
>      > +        if (idx < s->num_rnmi_excpvec) {
>      > +            qdev_prop_set_uint64(DEVICE(&s->harts[idx]),
>      > +                                 "rnmi-exception-vector", s->rnmi_excpvec[idx]);
>      > +        }
>      > +    } else {
>      > +        if (s->num_rnmi_irqvec > 0) {
>      > +            warn_report_once("rnmi-interrupt-vector property is ignored "
>      > +                             "because Smrnmi extension is not enabled.");
>      > +        }
>      > +
>      > +        if (s->num_rnmi_excpvec > 0) {
>      > +            warn_report_once("rnmi-exception-vector property is ignored "
>      > +                             "because Smrnmi extension is not enabled.");
>      > +        }
>      > +    }
>      > +
>      >       s->harts[idx].env.mhartid = s->hartid_base + idx;
>      >       qemu_register_reset(riscv_harts_cpu_reset, &s->harts[idx]);
>      >       return qdev_realize(DEVICE(&s->harts[idx]), NULL, errp);
>      > diff --git a/include/hw/riscv/riscv_hart.h b/include/hw/riscv/riscv_hart.h
>      > index 912b4a2682..a6ed73a195 100644
>      > --- a/include/hw/riscv/riscv_hart.h
>      > +++ b/include/hw/riscv/riscv_hart.h
>      > @@ -38,6 +38,10 @@ struct RISCVHartArrayState {
>      >       uint32_t hartid_base;
>      >       char *cpu_type;
>      >       uint64_t resetvec;
>      > +    uint32_t num_rnmi_irqvec;
>      > +    uint64_t *rnmi_irqvec;
>      > +    uint32_t num_rnmi_excpvec;
>      > +    uint64_t *rnmi_excpvec;
>      >       RISCVCPU *harts;
>      >   };
>      >
>      > diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
>      > index ade9e6e190..e6988f44c6 100644
>      > --- a/target/riscv/cpu.c
>      > +++ b/target/riscv/cpu.c
>      > @@ -1419,6 +1419,11 @@ static void riscv_cpu_set_irq(void *opaque, int irq, int level)
>      >           g_assert_not_reached();
>      >       }
>      >   }
>      > +
>      > +static void riscv_cpu_set_nmi(void *opaque, int irq, int level)
>      > +{
>      > +    riscv_cpu_set_rnmi(RISCV_CPU(opaque), irq, level);
>      > +}
>      >   #endif /* CONFIG_USER_ONLY */
>      >
>      >   static bool riscv_cpu_is_dynamic(Object *cpu_obj)
>      > @@ -1442,6 +1447,8 @@ static void riscv_cpu_init(Object *obj)
>      >   #ifndef CONFIG_USER_ONLY
>      >       qdev_init_gpio_in(DEVICE(obj), riscv_cpu_set_irq,
>      >                         IRQ_LOCAL_MAX + IRQ_LOCAL_GUEST_MAX);
>      > +    qdev_init_gpio_in_named(DEVICE(cpu), riscv_cpu_set_nmi,
>      > +                            "riscv.cpu.rnmi", RNMI_MAX);
>      >   #endif /* CONFIG_USER_ONLY */
>      >
>      >       general_user_opts = g_hash_table_new(g_str_hash, g_str_equal);
>      > @@ -2797,6 +2804,10 @@ static const Property riscv_cpu_properties[] = {
>      >
>      >   #ifndef CONFIG_USER_ONLY
>      >       DEFINE_PROP_UINT64("resetvec", RISCVCPU, env.resetvec, DEFAULT_RSTVEC),
>      > +    DEFINE_PROP_UINT64("rnmi-interrupt-vector", RISCVCPU, env.rnmi_irqvec,
>      > +                       DEFAULT_RNMI_IRQVEC),
>      > +    DEFINE_PROP_UINT64("rnmi-exception-vector", RISCVCPU, env.rnmi_excpvec,
>      > +                       DEFAULT_RNMI_EXCPVEC),
>      >   #endif
>      >
>      >       DEFINE_PROP_BOOL("short-isa-string", RISCVCPU, cfg.short_isa_string, false),
>      > diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h
>      > index a2cb471b3c..8dc5b4d002 100644
>      > --- a/target/riscv/cpu.h
>      > +++ b/target/riscv/cpu.h
>      > @@ -493,6 +493,8 @@ struct CPUArchState {
>      >       target_ulong mncause; /* mncause without bit XLEN-1 set to 1 */
>      >       target_ulong mnstatus;
>      >       target_ulong rnmip;
>      > +    uint64_t rnmi_irqvec;
>      > +    uint64_t rnmi_excpvec;
>      >   };
>      >
>      >   /*
>      > @@ -591,6 +593,7 @@ void riscv_cpu_swap_hypervisor_regs(CPURISCVState *env);
>      >   int riscv_cpu_claim_interrupts(RISCVCPU *cpu, uint64_t interrupts);
>      >   uint64_t riscv_cpu_update_mip(CPURISCVState *env, uint64_t mask,
>      >                                 uint64_t value);
>      > +void riscv_cpu_set_rnmi(RISCVCPU *cpu, uint32_t irq, bool level);
>      >   void riscv_cpu_interrupt(CPURISCVState *env);
>      >   #define BOOL_TO_MASK(x) (-!!(x)) /* helper for riscv_cpu_update_mip value */
>      >   void riscv_cpu_set_rdtime_fn(CPURISCVState *env, uint64_t (*fn)(void *),
>      > diff --git a/target/riscv/cpu_bits.h b/target/riscv/cpu_bits.h
>      > index 9e9637263d..17787fd693 100644
>      > --- a/target/riscv/cpu_bits.h
>      > +++ b/target/riscv/cpu_bits.h
>      > @@ -680,6 +680,12 @@ typedef enum {
>      >   /* Default Reset Vector address */
>      >   #define DEFAULT_RSTVEC      0x1000
>      >
>      > +/* Default RNMI Interrupt Vector address */
>      > +#define DEFAULT_RNMI_IRQVEC     0x0
>      > +
>      > +/* Default RNMI Exception Vector address */
>      > +#define DEFAULT_RNMI_EXCPVEC    0x0
>      > +
>      >   /* Exception causes */
>      >   typedef enum RISCVException {
>      >       RISCV_EXCP_NONE = -1, /* sentinel value */
>      > @@ -734,6 +740,9 @@ typedef enum RISCVException {
>      >   /* -1 is due to bit zero of hgeip and hgeie being ROZ. */
>      >   #define IRQ_LOCAL_GUEST_MAX                (TARGET_LONG_BITS - 1)
>      >
>      > +/* RNMI causes */
>      > +#define RNMI_MAX                           16
>      > +
>      >   /* mip masks */
>      >   #define MIP_USIP                           (1 << IRQ_U_SOFT)
>      >   #define MIP_SSIP                           (1 << IRQ_S_SOFT)
>      > @@ -972,6 +981,9 @@ typedef enum RISCVException {
>      >   #define MHPMEVENT_IDX_MASK                 0xFFFFF
>      >   #define MHPMEVENT_SSCOF_RESVD              16
>      >
>      > +/* RISC-V-specific interrupt pending bits. */
>      > +#define CPU_INTERRUPT_RNMI                 CPU_INTERRUPT_TGT_EXT_0
>      > +
>      >   /* JVT CSR bits */
>      >   #define JVT_MODE                           0x3F
>      >   #define JVT_BASE                           (~0x3F)
>      > diff --git a/target/riscv/cpu_helper.c b/target/riscv/cpu_helper.c
>      > index 750c0537ca..e5ffbbbd83 100644
>      > --- a/target/riscv/cpu_helper.c
>      > +++ b/target/riscv/cpu_helper.c
>      > @@ -505,6 +505,18 @@ static int riscv_cpu_local_irq_pending(CPURISCVState *env)
>      >       uint64_t vsbits, irq_delegated;
>      >       int virq;
>      >
>      > +    /* Priority: RNMI > Other interrupt. */
>      > +    if (riscv_cpu_cfg(env)->ext_smrnmi) {
>      > +        /* If mnstatus.NMIE == 0, all interrupts are disabled. */
>      > +        if (!get_field(env->mnstatus, MNSTATUS_NMIE)) {
>      > +            return RISCV_EXCP_NONE;
>      > +        }
>      > +
>      > +        if (env->rnmip) {
>      > +            return ctz64(env->rnmip); /* since non-zero */
>      > +        }
>      > +    }
>      > +
>      >       /* Determine interrupt enable state of all privilege modes */
>      >       if (env->virt_enabled) {
>      >           mie = 1;
>      > @@ -567,7 +579,9 @@ static int riscv_cpu_local_irq_pending(CPURISCVState *env)
>      >
>      >   bool riscv_cpu_exec_interrupt(CPUState *cs, int interrupt_request)
>      >   {
>      > -    if (interrupt_request & CPU_INTERRUPT_HARD) {
>      > +    uint32_t mask = CPU_INTERRUPT_HARD | CPU_INTERRUPT_RNMI;
>      > +
>      > +    if (interrupt_request & mask) {
>      >           RISCVCPU *cpu = RISCV_CPU(cs);
>      >           CPURISCVState *env = &cpu->env;
>      >           int interruptno = riscv_cpu_local_irq_pending(env);
>      > @@ -699,6 +713,30 @@ void riscv_cpu_set_geilen(CPURISCVState *env, target_ulong geilen)
>      >       env->geilen = geilen;
>      >   }
>      >
>      > +void riscv_cpu_set_rnmi(RISCVCPU *cpu, uint32_t irq, bool level)
>      > +{
>      > +    CPURISCVState *env = &cpu->env;
>      > +    CPUState *cs = CPU(cpu);
>      > +    bool release_lock = false;
>      > +
>      > +    if (!bql_locked()) {
>      > +        release_lock = true;
>      > +        bql_lock();
>      > +    }
>      > +
>      > +    if (level) {
>      > +        env->rnmip |= 1 << irq;
>      > +        cpu_interrupt(cs, CPU_INTERRUPT_RNMI);
>      > +    } else {
>      > +        env->rnmip &= ~(1 << irq);
>      > +        cpu_reset_interrupt(cs, CPU_INTERRUPT_RNMI);
>      > +    }
>      > +
>      > +    if (release_lock) {
>      > +        bql_unlock();
>      > +    }
>      > +}
>      > +
>      >   int riscv_cpu_claim_interrupts(RISCVCPU *cpu, uint64_t interrupts)
>      >   {
>      >       CPURISCVState *env = &cpu->env;
>      > @@ -1849,6 +1887,7 @@ void riscv_cpu_do_interrupt(CPUState *cs)
>      >       bool write_gva = false;
>      >       bool always_storeamo = (env->excp_uw2 & RISCV_UW2_ALWAYS_STORE_AMO);
>      >       uint64_t s;
>      > +    int mode;
>      >
>      >       /*
>      >        * cs->exception is 32-bits wide unlike mcause which is XLEN-bits wide
>      > @@ -1867,6 +1906,23 @@ void riscv_cpu_do_interrupt(CPUState *cs)
>      >       target_ulong mtval2 = 0;
>      >       int sxlen = 0;
>      >       int mxlen = 0;
>      > +    bool nnmi_excep = false;
>      > +
>      > +    if (cpu->cfg.ext_smrnmi && env->rnmip && async) {
>      > +        env->mnstatus = set_field(env->mnstatus, MNSTATUS_NMIE, false);
>      > +        env->mnstatus = set_field(env->mnstatus, MNSTATUS_MNPV,
>      > +                                  env->virt_enabled);
>      > +        env->mnstatus = set_field(env->mnstatus, MNSTATUS_MNPP,
>      > +                                  env->priv);
>      > +        env->mncause = cause | ((target_ulong)1U << (TARGET_LONG_BITS - 1));
>      > +        env->mnepc = env->pc;
>      > +        env->pc = env->rnmi_irqvec;
>      > +
>      > +        /* Trapping to M mode, virt is disabled */
>      > +        riscv_cpu_set_mode(env, PRV_M, false);
>      > +
>      > +        return;
>      > +    }
>      >
>      >       if (!async) {
>      >           /* set tval to badaddr for traps with address information */
>      > @@ -1960,8 +2016,10 @@ void riscv_cpu_do_interrupt(CPUState *cs)
>      >                     __func__, env->mhartid, async, cause, env->pc, tval,
>      >                     riscv_cpu_get_trap_name(cause, async));
>      >
>      > -    if (env->priv <= PRV_S && cause < 64 &&
>      > -        (((deleg >> cause) & 1) || s_injected || vs_injected)) {
>      > +    mode = env->priv <= PRV_S && cause < 64 &&
>      > +        (((deleg >> cause) & 1) || s_injected || vs_injected) ? PRV_S : PRV_M;
>      > +
>      > +    if (mode == PRV_S) {
>      >           /* handle the trap in S-mode */
>      >           /* save elp status */
>      >           if (cpu_get_fcfien(env)) {
>      > @@ -2016,6 +2074,14 @@ void riscv_cpu_do_interrupt(CPUState *cs)
>      >                     ((async && (env->stvec & 3) == 1) ? cause * 4 : 0);
>      >           riscv_cpu_set_mode(env, PRV_S, virt);
>      >       } else {
>      > +        /*
>      > +         * If the hart encounters an exception while executing in M-mode
>      > +         * with the mnstatus.NMIE bit clear, the exception is an RNMI exception.
>      > +         */
>      > +        nnmi_excep = cpu->cfg.ext_smrnmi &&
>      > +                     !get_field(env->mnstatus, MNSTATUS_NMIE) &&
>      > +                     !async;
>      > +
>      >           /* handle the trap in M-mode */
>      >           /* save elp status */
>      >           if (cpu_get_fcfien(env)) {
>      > @@ -2049,8 +2115,17 @@ void riscv_cpu_do_interrupt(CPUState *cs)
>      >           env->mtval = tval;
>      >           env->mtval2 = mtval2;
>      >           env->mtinst = tinst;
>      > -        env->pc = (env->mtvec >> 2 << 2) +
>      > -                  ((async && (env->mtvec & 3) == 1) ? cause * 4 : 0);
>      > +
>      > +        /*
>      > +         * For RNMI exception, program counter is set to the RNMI exception
>      > +         * trap handler address.
>      > +         */
>      > +        if (nnmi_excep) {
>      > +            env->pc = env->rnmi_excpvec;
>      > +        } else {
>      > +            env->pc = (env->mtvec >> 2 << 2) +
>      > +                      ((async && (env->mtvec & 3) == 1) ? cause * 4 : 0);
>      > +        }
>      >           riscv_cpu_set_mode(env, PRV_M, virt);
>      >       }
>      >
> 


