
AVRASM ver. 2.2.8  D:\Documents\GitHub\Proyecto1\Proyecto1\Proyecto1\main.asm Thu Mar 20 21:07:49 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
D:\Documents\GitHub\Proyecto1\Proyecto1\Proyecto1\main.asm(17): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
D:\Documents\GitHub\Proyecto1\Proyecto1\Proyecto1\main.asm(17): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 ;-----------------------------------------------
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Universidad del Valle de Guatemala
                                 ; IE2023: Programacion de Microcontroladores
                                 ; Proyecto1.asm
                                 
                                 ; Autor: Alma Lisbeth Mata Ixcayau
                                 ; Proyecto: Proyecto 1, reloj digital
                                 ; Descripcion: Reloj digital que muestre la hora y fecha.
                                 ; Hardware: ATMEGA328P
                                 ; Creado: 04/03/2025
                                 ; Ultima modificacion: [pendiente]
                                 ;-----------------------------------------------
                                 
                                 //****************************************
                                 //				ENCABEZADO
                                 //****************************************
                                 .include "M328PDEF.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 // Variables globales (Constantes)
                                 .equ	T0VALUE = 131
                                 .equ	T1VALUEH = 0x0B
                                 .equ	T1VALUEL = 0xDC		//0x0BDC = 3036
                                 .equ	max_ciclosT1 = 1
                                 // Variables globales (Registros)
                                 .def	compare_BLINK = R2
                                 .def	out_PORTD = R3
                                 .def	in_PORTC = R4
                                 .def	CONTADOR7 = R6
                                 .def	SALIDA7 = R7
                                 .def	max_dia = R8
                                 .def	contador_dia = R9
                                 .def	puntos_LED = R10
                                 .def	bandera_BLINK = R11
                                 
                                 .def	variable1 = R16
                                 .def	variable2 = R17
                                 .def	estado = R18
                                 .def	ciclo_hora = R19
                                 .def	contador_mes = R20
                                 .def	out_PORTB = R21
                                 .def	bandera_ACCION = R22
                                 .def	ciclos_BLINK = R23
                                 .def	out_ALARMA = R24		// Salida para buzzer y led modo
                                 
                                 // Variables SRAM
                                 .dseg
                                 .org	SRAM_START
000100                           minu_D:		.byte 1
000101                           minu_U:		.byte 1
000102                           hour_D:		.byte 1
000103                           hour_U:		.byte 1
000104                           dia_D:		.byte 1
000105                           dia_U:		.byte 1
000106                           mes_D:		.byte 1
000107                           mes_U:		.byte 1
000108                           Aminu_D:	.byte 1
000109                           Aminu_U:	.byte 1
00010a                           Ahour_D:	.byte 1
00010b                           Ahour_U:	.byte 1
                                 
                                 // Codigo FLASH
                                 .cseg
                                 .org	0x0000
000000 c02b                      	RJMP	SETUP
                                 .org	PCI1addr			// Pin Change Interrupt PORT C
000008 c2ea                      	RJMP	PORTC_ISR
                                 .org	OVF1addr
00001a c2ba                      	RJMP	TIMER1_ISR
                                 .org	OVF0addr
000020 c252                      	RJMP TIMER0_ISR
                                 
                                 //--------- Tablas ---------
                                 // Tabla de valores del display de 7 segmentos
000021 7940
000022 3024
000023 1219
000024 7802
000025 1000                      Tabla7seg:	.db 0x40, 0x79, 0x24, 0x30, 0x19, 0x12, 0x02, 0x78, 0x00, 0x10
000026 1c1f
000027 1e1f
000028 1e1f
000029 1f1f
00002a 1f1e
00002b 1f1e                      Tabla_maxDIAS:	.db 0x1F, 0x1C, 0x1F, 0x1E, 0x1F, 0x1E, 0x1F, 0x1F, 0x1E, 0x1F, 0x1E, 0x1F
                                 //****************************************
                                 //				CONFIGURACION
                                 //****************************************
                                 SETUP:
00002c 94f8                      	CLI
                                 	// Configuracin de la PILA
00002d ef0f                      	LDI		R16, LOW(RAMEND)
00002e bf0d                      	OUT		SPL, R16
00002f e008                      	LDI		R16, HIGH(RAMEND)
000030 bf0e                      	OUT		SPH, R16
                                 	// Configuracin del PRESCALER
000031 e800                      	LDI		R16, (1 << CLKPCE)
000032 9300 0061                 	STS		CLKPR, R16				// Habilitar cambio de PRESCALER
000034 e004                      	LDI		R16, (1 << CLKPS2)
000035 9300 0061                 	STS		CLKPR, R16				// Configurar Prescaler a 16 F_cpu = 1MHz
                                 
000037 940e 031a                 	CALL	INICIO_TIMERS
                                 
                                 	// CONFIGURACIN DE ENTRADAS Y SALIDAS
                                 	// Configuracin PORT B como salida inicialmente apagada
000039 ef0f                      	LDI		R16, 0xFF
00003a b904                      	OUT		DDRB, R16				// Activa los 4 bits menos significativos como salidas
00003b e001                      	LDI		R16, 0x01
00003c b905                      	OUT		PORTB, R16				// Deja encendido PB0
                                 	// Configuracin PORT D como salida inicialmente apagada
00003d ef0f                      	LDI		R16, 0xFF
00003e b90a                      	OUT		DDRD, R16				// Activa los bits como salida
00003f e002                      	LDI		R16, 0x02
000040 b90b                      	OUT		PORTD, R16				// Muestra "0" en el display
                                 	// Configuracin PORT C como entrada con pull-up habilitado
000041 ef00                      	LDI		R16, 0xF0
000042 b907                      	OUT		DDRC, R16				// Activa al PORTC como entrada
000043 e00f                      	LDI		R16, 0x0F
000044 b908                      	OUT		PORTC, R16				// Habilita pull-ups
                                 	// CONFIGURACION DE INTERRUPCIONES en los puertos
000045 e002                      	LDI		R16, (1 << PCIE1)
000046 9300 0068                     STS		PCICR, R16				// Habilita interrupciones en PORTC
000048 e00f                          LDI		R16, (1 << PCINT11) | (1 << PCINT10) | (1 << PCINT9) | (1 << PCINT8)
000049 9300 006c                     STS		PCMSK1, R16				// Habilita interrupciones en PC0 y PC1
                                 	//Inicializacion de variables
00004b ef0f                      	LDI		R16, 0xFF
00004c 2e20                      	MOV		compare_BLINK, R16
00004d e800                      	LDI		R16, 0x80
00004e 2ea0                      	MOV		puntos_LED, R16
00004f 2733                      	CLR		ciclo_hora
000050 e000                      	LDI		R16, 0x00
000051 9300 0101                 	STS		minu_U, R16
000053 9300 0100                 	STS		minu_D, R16
000055 9300 0103                 	STS		hour_U, R16
000057 9300 0102                 	STS		hour_D, R16
000059 9300 0105                 	STS		dia_U, R16
00005b 9300 0104                 	STS		dia_D, R16
00005d 9300 0107                 	STS		mes_U, R16
00005f 9300 0106                 	STS		mes_D, R16
000061 9300 0109                 	STS		Aminu_U, R16
000063 9300 0108                 	STS		Aminu_D, R16
000065 9300 010b                 	STS		Ahour_U, R16
000067 9300 010a                 	STS		Ahour_D, R16
000069 e021                      	LDI		estado, 0x01
00006a ef4f                      	LDI		contador_mes, 0xFF
00006b e001                      	LDI		R16, 0x01
00006c 2e90                      	MOV		contador_dia, R16
00006d 24bb                      	CLR		bandera_BLINK
00006e 2777                      	CLR		ciclos_BLINK
00006f 2788                      	CLR		out_ALARMA
000070 2766                      	CLR		bandera_ACCION
                                 
000071 940e 019d                 	CALL	NUEVO_MES
000073 9478                      	SEI
                                 
                                 //****************************************
                                 //				LOOP INFINITO
                                 //****************************************
                                 MAIN:
000074 940e 0086                 	CALL	SIGN_ESTADO
000076 fd60                      	SBRC	bandera_ACCION, 0
000077 940e 0143                 	CALL	INC_HORA
000079 fd61                      	SBRC	bandera_ACCION, 1
00007a 940e 0188                 	CALL	CAMBIO_DIA
00007c fd62                      	SBRC	bandera_ACCION, 2
00007d 940e 0178                 	CALL	INCREMENTO
00007f fd63                      	SBRC	bandera_ACCION, 3
000080 940e 00d9                 	CALL	DECREMENTO
000082 fd65                      	SBRC	bandera_ACCION, 5
000083 940e 0226                 	CALL	comparar_ALARMA
000085 cfee                      	RJMP	MAIN
                                 
                                 //****************************************
                                 //			SUB-RUTINAS GENERALES
                                 //****************************************
                                 SIGN_ESTADO:
000086 fd20                      	SBRC	estado, 0
000087 c010                      	RJMP	estado_RELOJ
000088 fd21                      	SBRC	estado, 1
000089 c012                      	RJMP	estado_FECHA
00008a fd22                      	SBRC	estado, 2
00008b c00c                      	RJMP	estado_RELOJ
00008c fd23                      	SBRC	estado, 3
00008d c00a                      	RJMP	estado_RELOJ
00008e fd24                      	SBRC	estado, 4
00008f c00c                      	RJMP	estado_FECHA
000090 fd25                      	SBRC	estado, 5
000091 c00a                      	RJMP	estado_FECHA
000092 fd26                      	SBRC	estado, 6
000093 c00c                      	RJMP	estado_ALARMA
000094 fd27                      	SBRC	estado, 7
000095 c00a                      	RJMP	estado_ALARMA
000096 3020                      	CPI		estado, 0x00
000097 f061                      	BREQ	estado_ALARMA_activa
                                 	estado_RELOJ:
000098 9a44                      		SBI		PORTC, 4
000099 9845                      		CBI		PORTC, 5
00009a 2788                      		CLR		out_ALARMA
00009b 9508                      		RET
                                 	estado_FECHA:
00009c 9844                      		CBI		PORTC, 4
00009d 9a45                      		SBI		PORTC, 5
00009e 2788                      		CLR		out_ALARMA
00009f 9508                      		RET
                                 	estado_ALARMA:
0000a0 9844                      		CBI		PORTC, 4
0000a1 9845                      		CBI		PORTC, 5
0000a2 e280                      		LDI		out_ALARMA, 0b00100000
0000a3 9508                      		RET
                                 	estado_ALARMA_activa:
0000a4 9844                      		CBI		PORTC, 4
0000a5 9845                      		CBI		PORTC, 5
0000a6 e380                      		LDI		out_ALARMA, 0b00110000
0000a7 9508                      		RET
                                 // ---------------- LOGICA DE DECREMENTO ----------------
                                 DECREMENTO_MINUTOS:
0000a8 9100 0101                 	LDS		variable1, minu_U
0000aa 3000                      	CPI		variable1, 0x00
0000ab f459                      	BRNE	SAVE_DEC_MINU
0000ac e009                      	LDI		variable1, 0x09
0000ad 9300 0101                 	STS		minu_U, variable1
0000af 9100 0100                 	LDS		variable1, minu_D
0000b1 3000                      	CPI		variable1, 0x00
0000b2 f441                      	BRNE	SAVE_DEC_MIND
0000b3 e005                      	LDI		variable1, 0x05
0000b4 9300 0100                 	STS		minu_D, variable1
0000b6 9508                      	RET
                                 	SAVE_DEC_MINU:
0000b7 950a                      		DEC		variable1
0000b8 9300 0101                 		STS		minu_U, variable1
0000ba 9508                      		RET
                                 	SAVE_DEC_MIND:
0000bb 950a                      		DEC		variable1
0000bc 9300 0100                 		STS		minu_D, variable1
0000be 9508                      		RET
                                 
                                 DECREMENTO_HORAS:
0000bf 9100 0103                 	LDS		variable1, hour_U
0000c1 3000                      	CPI		variable1, 0x00
0000c2 f471                      	BRNE	SAVE_DEC_HOURU
0000c3 e009                      	LDI		variable1, 0x09
0000c4 9300 0103                 	STS		hour_U, variable1
0000c6 9100 0102                 	LDS		variable1, hour_D
0000c8 3000                      	CPI		variable1, 0x00
0000c9 f459                      	BRNE	SAVE_DEC_HOURD
0000ca e002                      	LDI		variable1, 0x02
0000cb 9300 0102                 	STS		hour_D, variable1
0000cd e003                      	LDI		variable1, 0x03
0000ce 9300 0103                 	STS		hour_U, variable1
0000d0 9508                      	RET
                                 	SAVE_DEC_HOURU:
0000d1 950a                      		DEC		variable1
0000d2 9300 0103                 		STS		hour_U, variable1
0000d4 9508                      		RET
                                 	SAVE_DEC_HOURD:
0000d5 950a                      		DEC		variable1
0000d6 9300 0102                 		STS		hour_D, variable1
0000d8 9508                      		RET
                                 
                                 DECREMENTO:
0000d9 7f67                      	CBR		bandera_ACCION, 0b00001000
0000da 3024                      	CPI		estado, 0b00000100
0000db f261                      	BREQ	DECREMENTO_MINUTOS
0000dc 3028                      	CPI		estado, 0b00001000
0000dd f309                      	BREQ	DECREMENTO_HORAS
0000de 3120                      	CPI		estado, 0b00010000
0000df f1d9                      	BREQ	DECREMENTO_MES
0000e0 3220                      	CPI		estado, 0b00100000
0000e1 f039                      	BREQ	DECREMENTO_DIAS
0000e2 3420                      	CPI		estado, 0b01000000
0000e3 f019                      	BREQ	DEC_ALARMA_MIN
0000e4 3820                      	CPI		estado, 0b10000000
0000e5 f011                      	BREQ	DEC_ALARMA_HOUR
0000e6 9508                      	RET
                                 
                                 DEC_ALARMA_MIN:
0000e7 c10d                      	RJMP	DECREMENTO_ALARMA_MIN
                                 DEC_ALARMA_HOUR:
0000e8 c123                      	RJMP	DECREMENTO_ALARMA_HOUR
                                 
                                 DECREMENTO_DIAS:
0000e9 2d09                      	MOV		variable1, contador_dia
0000ea 3001                      	CPI		variable1, 0x01
0000eb f091                      	BREQ	UNDERFLOW_DIA
0000ec 949a                      	DEC		contador_dia
                                 
0000ed 9100 0105                 	LDS		variable1, dia_U
0000ef 3000                      	CPI		variable1, 0x00
0000f0 f449                      	BRNE	SAVE_DEC_DIAU
0000f1 e009                      	LDI		variable1, 0x09
0000f2 9300 0105                 	STS		dia_U, variable1
0000f4 9100 0104                 	LDS		variable1, dia_D
0000f6 950a                      	DEC		variable1
0000f7 9300 0104                 	STS		dia_D, variable1
0000f9 9508                      	RET
                                 	SAVE_DEC_DIAU:
0000fa 950a                      		DEC		variable1
0000fb 9300 0105                 		STS		dia_U, variable1
0000fd 9508                      		RET
                                 	UNDERFLOW_DIA:
0000fe 2c98                      		MOV		contador_dia, max_dia
0000ff 2d08                      		MOV		variable1, max_dia
000100 310f                      		CPI		variable1, 0x1F		// Mes de 31 dia
000101 f021                      		BREQ	REINICIO_31DIAS
000102 310e                      		CPI		variable1, 0x1E		// Mes de 30 dia
000103 f049                      		BREQ	REINICIO_30DIAS
000104 310c                      		CPI		variable1, 0x1C		// Mes de 28 dia
000105 f071                      		BREQ	REINICIO_28DIAS
                                 	REINICIO_31DIAS:
000106 e001                      		LDI		variable1, 0x01
000107 9300 0105                 		STS		dia_U, variable1
000109 e003                      		LDI		variable1, 0x03
00010a 9300 0104                 		STS		dia_D, variable1
00010c 9508                      		RET
                                 	REINICIO_30DIAS:
00010d e000                      		LDI		variable1, 0x00
00010e 9300 0105                 		STS		dia_U, variable1
000110 e003                      		LDI		variable1, 0x03
000111 9300 0104                 		STS		dia_D, variable1
000113 9508                      		RET
                                 	REINICIO_28DIAS:
000114 e008                      		LDI		variable1, 0x08
000115 9300 0105                 		STS		dia_U, variable1
000117 e002                      		LDI		variable1, 0x02
000118 9300 0104                 		STS		dia_D, variable1
00011a 9508                      		RET
                                 
                                 DECREMENTO_MES:
00011b e001                      	LDI		R16, 0x01			// Reinicio de inicio de mes
00011c 2e90                      	MOV		contador_dia, R16
00011d e001                      	LDI		variable1, 0x01
00011e 9300 0105                 	STS		dia_U, variable1
000120 e000                      	LDI		variable1, 0x00
000121 9300 0104                 	STS		dia_D, variable1
                                 
000123 9100 0107                 	LDS		variable1, mes_U
000125 3001                      	CPI		variable1, 0x01
000126 f449                      	BRNE	CONTINUAR_DECREMENTO_MES
000127 9110 0106                 	LDS		variable2, mes_D
000129 3010                      	CPI		variable2, 0x00
00012a f429                      	BRNE	CONTINUAR_DECREMENTO_MES
00012b e04c                      	LDI		contador_mes, 0x0C
00012c e003                      	LDI		variable1, 0x03
00012d e011                      	LDI		variable2, 0x01
00012e 9310 0106                 	STS		mes_D, variable2
                                 	CONTINUAR_DECREMENTO_MES:
000130 3049                      		CPI		contador_mes, 0x09
000131 f439                      		BRNE	DEC_MES_U
000132 e009                      		LDI		variable1, 0x09
000133 9300 0107                 		STS		mes_U, variable1
000135 e000                      		LDI		variable1, 0x00
000136 9300 0106                 		STS		mes_D, variable1
000138 c004                      		RJMP	MAXIMO_DIAS
                                 	DEC_MES_U:
000139 950a                      		DEC		variable1
00013a 9300 0107                 		STS		mes_U, variable1
00013c c000                      		RJMP	MAXIMO_DIAS
                                 	MAXIMO_DIAS:
00013d 954a                      		DEC		contador_mes
00013e e0f0                      		LDI		ZH, HIGH(Tabla_maxDIAS<<1)	// Parte alta de Tabla7seg que esta en la Flash
00013f e4ec                      		LDI		ZL, LOW(Tabla_maxDIAS<<1)	// Parte baja de la tabla
000140 0fe4                      		ADD		ZL, contador_mes			// Suma el contador al puntero Z
000141 9084                      		LPM		max_dia, Z					// Copia el valor del puntero
                                 		
000142 9508                      		RET
                                 // ---------------- LOGICA DE HORA ----------------
                                 INC_HORA:
000143 7f6e                      	CBR		bandera_ACCION, 0b00000001
                                 
                                 	AUMENTO_MINUTOS:
000144 9100 0101                 	LDS		variable1, minu_U
000146 9503                      	INC		variable1
000147 300a                      	CPI		variable1, 0x0A
000148 f549                      	BRNE	GUARDAR_MINU_U
000149 2700                      	CLR		variable1
00014a 9300 0101                 	STS		minu_U, variable1
00014c 9100 0100                 	LDS		variable1, minu_D
00014e 9503                      	INC		variable1
00014f 3006                      	CPI		variable1, 0x06
000150 f521                      	BRNE	GUARDAR_MINU_D
000151 2700                      	CLR		variable1
000152 9300 0100                 	STS		minu_D, variable1
000154 3024                      	CPI		estado, 0b00000100
000155 f409                      	BRNE	AUMENTO_HORA
000156 9508                      	RET
                                 	AUMENTO_HORA:
000157 9100 0103                 	LDS		variable1, hour_U
000159 9110 0102                 	LDS		variable2, hour_D
00015b 9503                      	INC		variable1
00015c 3012                      	CPI		variable2, 0x02
00015d f459                      	BRNE	CONTINUAR_INC_HORA
00015e 3004                      	CPI		variable1, 0x04
00015f f449                      	BRNE	CONTINUAR_INC_HORA
000160 2700                      	CLR		variable1
000161 2711                      	CLR		variable2
000162 9300 0103                 	STS		hour_U, variable1
000164 9310 0102                 	STS		hour_D, variable2
000166 ff23                      	SBRS	estado, 3
000167 6062                      	SBR		bandera_ACCION, 0b00000010	// Bandera que activa el cambio de dia
000168 9508                      	RET
                                 	CONTINUAR_INC_HORA:
000169 300a                      		CPI		variable1, 0x0A
00016a f411                      		BRNE	GUARDAR_HOUR
00016b 2700                      		CLR		variable1
00016c 9513                      		INC		variable2
                                 		GUARDAR_HOUR:
00016d 9300 0103                 			STS		hour_U, variable1
00016f 9310 0102                 			STS		hour_D, variable2
000171 9508                      			RET
                                 	GUARDAR_MINU_U:
000172 9300 0101                 		STS		minu_U, variable1
000174 9508                      		RET
                                 	GUARDAR_MINU_D:
000175 9300 0100                 		STS		minu_D, variable1
000177 9508                      		RET
                                 
                                 INCREMENTO:
000178 7f6b                      	CBR		bandera_ACCION, 0b00000100
000179 3024                      	CPI		estado, 0b00000100
00017a f249                      	BREQ	AUMENTO_MINUTOS
00017b 3028                      	CPI		estado, 0b00001000
00017c f2d1                      	BREQ	AUMENTO_HORA
00017d 3120                      	CPI		estado, 0b00010000
00017e f0f1                      	BREQ	NUEVO_MES
00017f 3220                      	CPI		estado, 0b00100000
000180 f041                      	BREQ	AUMENTO_DIA
000181 3420                      	CPI		estado, 0b01000000
000182 f019                      	BREQ	INC_ALARMA_MIN
000183 3820                      	CPI		estado, 0b10000000
000184 f011                      	BREQ	INC_ALARMA_HOUR
000185 9508                      	RET
                                 
                                 INC_ALARMA_MIN:
000186 c03e                      	RJMP	AUMENTO_ALARMA_MIN
                                 INC_ALARMA_HOUR:
000187 c054                      	RJMP	AUMENTO_ALARMA_HOUR
                                 
                                 // ---------------- LOGICA DE FECHA ----------------
                                 CAMBIO_DIA:
000188 7f6d                      	CBR		bandera_ACCION, 0b00000010
                                 	AUMENTO_DIA:
000189 1498                      	CP		contador_dia, max_dia
00018a f091                      	BREQ	NUEVO_MES
00018b 9493                      	INC		contador_dia
                                 
00018c 9100 0105                 	LDS		variable1, dia_U
00018e 9503                      	INC		variable1
00018f 300a                      	CPI		variable1, 0x0A
000190 f449                      	BRNE	GUARDAR_DIA_U
000191 2700                      	CLR		variable1
000192 9300 0105                 	STS		dia_U, variable1
000194 9100 0104                 	LDS		variable1, dia_D
000196 9503                      	INC		variable1
000197 9300 0104                 	STS		dia_D, variable1
000199 9508                      	RET
                                 	GUARDAR_DIA_U:
00019a 9300 0105                 		STS		dia_U, variable1
00019c 9508                      		RET
                                 NUEVO_MES:
                                 	// Reinicio de inicio de mes
00019d e001                      	LDI		R16, 0x01
00019e 2e90                      	MOV		contador_dia, R16
00019f e001                      	LDI		variable1, 0x01
0001a0 9300 0105                 	STS		dia_U, variable1
0001a2 e000                      	LDI		variable1, 0x00
0001a3 9300 0104                 	STS		dia_D, variable1
0001a5 fd25                      	SBRC	estado, 5
0001a6 9508                      	RET
                                 
0001a7 9543                      	INC		contador_mes
0001a8 e0f0                      	LDI		ZH, HIGH(Tabla_maxDIAS<<1)	// Parte alta de Tabla7seg que esta en la Flash
0001a9 e4ec                      	LDI		ZL, LOW(Tabla_maxDIAS<<1)	// Parte baja de la tabla
0001aa 0fe4                      	ADD		ZL, contador_mes			// Suma el contador al puntero Z
0001ab 9084                      	LPM		max_dia, Z					// Copia el valor del puntero
                                 	
0001ac 9100 0107                 	LDS		variable1, mes_U
0001ae 3002                      	CPI		variable1, 0x02
0001af f441                      	BRNE	CONTINUAR_GUARDADO_MES
0001b0 9110 0106                 	LDS		variable2, mes_D
0001b2 3011                      	CPI		variable2, 0x01
0001b3 f421                      	BRNE	CONTINUAR_GUARDADO_MES
0001b4 e000                      	LDI		variable1, 0x00
0001b5 9300 0106                 	STS		mes_D, variable1
0001b7 2744                      	CLR		contador_mes
                                 	CONTINUAR_GUARDADO_MES:
0001b8 3049                      		CPI		contador_mes, 0x09
0001b9 f439                      		BRNE	GUARDAR_MES_U
0001ba e000                      		LDI		variable1, 0x00
0001bb 9300 0107                 		STS		mes_U, variable1
0001bd e001                      		LDI		variable1, 0x01
0001be 9300 0106                 		STS		mes_D, variable1
0001c0 9508                      		RET
                                 	GUARDAR_MES_U:
0001c1 9503                      		INC		variable1
0001c2 9300 0107                 		STS		mes_U, variable1
0001c4 9508                      		RET
                                 
                                 // ---------------- LOGICA DE ALARMA ----------------
                                 AUMENTO_ALARMA_MIN:
0001c5 9100 0109                 	LDS		variable1, Aminu_U
0001c7 9503                      	INC		variable1
0001c8 300a                      	CPI		variable1, 0x0A
0001c9 f461                      	BRNE	GUARDAR_AMINU_U
0001ca 2700                      	CLR		variable1
0001cb 9300 0109                 	STS		Aminu_U, variable1
0001cd 9100 0108                 	LDS		variable1, Aminu_D
0001cf 9503                      	INC		variable1
0001d0 3006                      	CPI		variable1, 0x06
0001d1 f439                      	BRNE	GUARDAR_AMINU_D
0001d2 2700                      	CLR		variable1
0001d3 9300 0108                 	STS		Aminu_D, variable1
0001d5 9508                      	RET
                                 	GUARDAR_AMINU_U:
0001d6 9300 0109                 		STS		Aminu_U, variable1
0001d8 9508                      		RET
                                 	GUARDAR_AMINU_D:
0001d9 9300 0108                 		STS		Aminu_D, variable1
0001db 9508                      		RET
                                 AUMENTO_ALARMA_HOUR:
0001dc 9100 010b                 	LDS		variable1, Ahour_U
0001de 9110 010a                 	LDS		variable2, Ahour_D
0001e0 9503                      	INC		variable1
0001e1 3012                      	CPI		variable2, 0x02
0001e2 f449                      	BRNE	CONTINUAR_INC_AHORA
0001e3 3004                      	CPI		variable1, 0x04
0001e4 f439                      	BRNE	CONTINUAR_INC_AHORA
0001e5 2700                      	CLR		variable1
0001e6 2711                      	CLR		variable2
0001e7 9300 010b                 	STS		Ahour_U, variable1
0001e9 9310 010a                 	STS		Ahour_D, variable2
0001eb 9508                      	RET
                                 	CONTINUAR_INC_AHORA:
0001ec 300a                      		CPI		variable1, 0x0A
0001ed f411                      		BRNE	GUARDAR_AHOUR
0001ee 2700                      		CLR		variable1
0001ef 9513                      		INC		variable2
                                 		GUARDAR_AHOUR:
0001f0 9300 010b                 			STS		Ahour_U, variable1
0001f2 9310 010a                 			STS		Ahour_D, variable2
0001f4 9508                      			RET
                                 
                                 DECREMENTO_ALARMA_MIN:
0001f5 9100 0109                 	LDS		variable1, Aminu_U
0001f7 3000                      	CPI		variable1, 0x00
0001f8 f459                      	BRNE	SAVE_DEC_AMINU
0001f9 e009                      	LDI		variable1, 0x09
0001fa 9300 0109                 	STS		Aminu_U, variable1
0001fc 9100 0108                 	LDS		variable1, Aminu_D
0001fe 3000                      	CPI		variable1, 0x00
0001ff f441                      	BRNE	SAVE_DEC_AMIND
000200 e005                      	LDI		variable1, 0x05
000201 9300 0108                 	STS		Aminu_D, variable1
000203 9508                      	RET
                                 	SAVE_DEC_AMINU:
000204 950a                      		DEC		variable1
000205 9300 0109                 		STS		Aminu_U, variable1
000207 9508                      		RET
                                 	SAVE_DEC_AMIND:
000208 950a                      		DEC		variable1
000209 9300 0108                 		STS		Aminu_D, variable1
00020b 9508                      		RET
                                 
                                 DECREMENTO_ALARMA_HOUR:
00020c 9100 010b                 	LDS		variable1, Ahour_U
00020e 3000                      	CPI		variable1, 0x00
00020f f471                      	BRNE	SAVE_DEC_AHOURU
000210 e009                      	LDI		variable1, 0x09
000211 9300 010b                 	STS		Ahour_U, variable1
000213 9100 010a                 	LDS		variable1, Ahour_D
000215 3000                      	CPI		variable1, 0x00
000216 f459                      	BRNE	SAVE_DEC_AHOURD
000217 e002                      	LDI		variable1, 0x02
000218 9300 010a                 	STS		Ahour_D, variable1
00021a e003                      	LDI		variable1, 0x03
00021b 9300 010b                 	STS		Ahour_U, variable1
00021d 9508                      	RET
                                 	SAVE_DEC_AHOURU:
00021e 950a                      		DEC		variable1
00021f 9300 010b                 		STS		Ahour_U, variable1
000221 9508                      		RET
                                 	SAVE_DEC_AHOURD:
000222 950a                      		DEC		variable1
000223 9300 010a                 		STS		Ahour_D, variable1
000225 9508                      		RET
                                 
                                 comparar_ALARMA:
000226 7d6f                      	CBR		bandera_ACCION, 0b00100000
000227 9100 0101                 	LDS		variable1, minu_U
000229 9110 0109                 	LDS		variable2, Aminu_U
00022b 1301                      	CPSE	variable1, variable2
00022c 9508                      	RET 
00022d 9100 0100                 	LDS		variable1, minu_D
00022f 9110 0108                 	LDS		variable2, Aminu_D
000231 1301                      	CPSE	variable1, variable2
000232 9508                      	RET
000233 9100 0103                 	LDS		variable1, hour_U
000235 9110 010b                 	LDS		variable2, Ahour_U
000237 1301                      	CPSE	variable1, variable2
000238 9508                      	RET
000239 9100 0102                 	LDS		variable1, hour_D
00023b 9110 010a                 	LDS		variable2, Ahour_D
00023d 1301                      	CPSE	variable1, variable2
00023e 9508                      	RET
00023f 2700                      	CLR		variable1
000240 9300 0109                 	STS		Aminu_U, variable1
000242 9300 0108                 	STS		Aminu_D, variable1
000244 9300 010b                 	STS		Ahour_U, variable1
000246 9300 010a                 	STS		Ahour_D, variable1
000248 6180                      	SBR		out_ALARMA, 0b00010000
000249 7e6f                      	CBR		bandera_ACCION, 0b00010000
00024a 2722                      	CLR		estado
00024b 9508                      	RET
                                 
                                 // ---------------- LOGICA DE SALIDAS ----------------
                                 MOSTRAR_HORA: 
00024c fd50                      	SBRC	out_PORTB, 0				// Escoge salida de unidades o decenas
00024d 9060 0101                 	LDS		CONTADOR7, minu_U			// Copia valor en la salida del contador
00024f fd51                      	SBRC	out_PORTB, 1
000250 9060 0100                 	LDS		CONTADOR7, minu_D
000252 fd52                      	SBRC	out_PORTB, 2
000253 9060 0103                 	LDS		CONTADOR7, hour_U
000255 fd53                      	SBRC	out_PORTB, 3
000256 9060 0102                 	LDS		CONTADOR7, hour_D
000258 9508                      	RET
                                 
                                 MOSTRAR_FECHA: 
000259 fd50                      	SBRC	out_PORTB, 0				// Escoge salida de unidades o decenas
00025a 9060 0107                 	LDS		CONTADOR7, mes_U			// Copia valor en la salida del contador
00025c fd51                      	SBRC	out_PORTB, 1
00025d 9060 0106                 	LDS		CONTADOR7, mes_D
00025f fd52                      	SBRC	out_PORTB, 2
000260 9060 0105                 	LDS		CONTADOR7, dia_U
000262 fd53                      	SBRC	out_PORTB, 3
000263 9060 0104                 	LDS		CONTADOR7, dia_D
000265 9508                      	RET
                                 
                                 MOSTRAR_ALARMA: 
000266 fd50                      	SBRC	out_PORTB, 0				// Escoge salida de unidades o decenas
000267 9060 0109                 	LDS		CONTADOR7, Aminu_U			// Copia valor en la salida del contador
000269 fd51                      	SBRC	out_PORTB, 1
00026a 9060 0108                 	LDS		CONTADOR7, Aminu_D
00026c fd52                      	SBRC	out_PORTB, 2
00026d 9060 010b                 	LDS		CONTADOR7, Ahour_U
00026f fd53                      	SBRC	out_PORTB, 3
000270 9060 010a                 	LDS		CONTADOR7, Ahour_D
000272 9508                      	RET
                                 
                                 //****************************************
                                 //		SUB-RUTINAS de INTERRUPCION
                                 //****************************************
                                 TIMER0_ISR:
000273 930f                      	PUSH	R16
000274 931f                      	PUSH	R17
000275 b70f                      	IN		R16, SREG
000276 930f                      	PUSH	R16
                                 	
000277 b153                      	IN		out_PORTB, PINB
000278 705f                      	ANDI	out_PORTB, 0x0F
000279 0f55                      	LSL		out_PORTB
00027a 3150                      	CPI		out_PORTB, 0x10
00027b f409                      	BRNE	SALIDA_PORTD
00027c e051                      	LDI		out_PORTB, 0x01
                                 SALIDA_PORTD:
00027d b03b                      	IN		out_PORTD, PORTD
00027e 203a                      	AND		out_PORTD, puntos_LED
                                 
00027f fd20                      	SBRC	estado, 0
000280 940e 024c                 	CALL	MOSTRAR_HORA
000282 fd21                      	SBRC	estado, 1
000283 940e 0259                 	CALL	MOSTRAR_FECHA	// Muestra la Fecha en el display
000285 fd22                      	SBRC	estado, 2
000286 940e 024c                 	CALL	MOSTRAR_HORA
000288 fd23                      	SBRC	estado, 3
000289 940e 024c                 	CALL	MOSTRAR_HORA	// Muestra la hora en el display
00028b fd24                      	SBRC	estado, 4
00028c 940e 0259                 	CALL	MOSTRAR_FECHA
00028e fd25                      	SBRC	estado, 5
00028f 940e 0259                 	CALL	MOSTRAR_FECHA	// Muestra la fecha en el display
000291 fd26                      	SBRC	estado, 6
000292 940e 0266                 	CALL	MOSTRAR_ALARMA
000294 fd27                      	SBRC	estado, 7
000295 940e 0266                 	CALL	MOSTRAR_ALARMA	// Muestra la alarma en el display
000297 3020                      	CPI		estado, 0x00
000298 f411                      	BRNE	CONTINUAR_SALIDA
000299 940e 024c                 	CALL	MOSTRAR_HORA
                                 	CONTINUAR_SALIDA:
00029b e0f0                      	LDI		ZH, HIGH(Tabla7seg<<1)	// Parte alta de Tabla7seg que esta en la Flash
00029c e4e2                      	LDI		ZL, LOW(Tabla7seg<<1)	// Parte baja de la tabla
00029d 0de6                      	ADD		ZL, CONTADOR7			// Suma el contador al puntero Z
00029e 9074                      	LPM		SALIDA7, Z				// Copia el valor del puntero
                                 	
00029f e000                      	LDI		R16, 0x00
0002a0 16b0                      	CP		bandera_BLINK, R16
0002a1 f529                      	BRNE	FIN_TIMER0
0002a2 3024                      	CPI		estado, 0b00000100
0002a3 f0a9                      	BREQ	APAGAR_DISPLAY12
0002a4 3028                      	CPI		estado, 0b00001000
0002a5 f0d1                      	BREQ	APAGAR_DISPLAY34
0002a6 3120                      	CPI		estado, 0b00010000
0002a7 f089                      	BREQ	APAGAR_DISPLAY12
0002a8 3220                      	CPI		estado, 0b00100000
0002a9 f0b1                      	BREQ	APAGAR_DISPLAY34
0002aa 3420                      	CPI		estado, 0b01000000
0002ab f069                      	BREQ	APAGAR_DISPLAY12
0002ac 3820                      	CPI		estado, 0b10000000
0002ad f091                      	BREQ	APAGAR_DISPLAY34
0002ae 3020                      	CPI		estado, 0x00
0002af f009                      	BREQ	estado_00
0002b0 c016                      	RJMP	FIN_TIMER0
                                 	estado_00:
0002b1 3051                      		CPI		out_PORTB, 0b00000001
0002b2 f031                      		BREQ	APAGAR_DISPLAY12
0002b3 3052                      		CPI		out_PORTB, 0b00000010
0002b4 f021                      		BREQ	APAGAR_DISPLAY12
0002b5 3054                      		CPI		out_PORTB, 0b00000100
0002b6 f049                      		BREQ	APAGAR_DISPLAY34
0002b7 3058                      		CPI		out_PORTB, 0b00001000
0002b8 f039                      		BREQ	APAGAR_DISPLAY34
                                 	APAGAR_DISPLAY12:
0002b9 3054                      		CPI		out_PORTB, 0b00000100
0002ba f061                      		BREQ	FIN_TIMER0
0002bb 3058                      		CPI		out_PORTB, 0b00001000
0002bc f051                      		BREQ	FIN_TIMER0
0002bd e70f                      		LDI		R16, 0x7F
0002be 2e70                      		MOV		SALIDA7, R16
0002bf c007                      		RJMP	FIN_TIMER0
                                 	APAGAR_DISPLAY34:
0002c0 3051                      		CPI		out_PORTB, 0b00000001
0002c1 f029                      		BREQ	FIN_TIMER0
0002c2 3052                      		CPI		out_PORTB, 0b00000010
0002c3 f019                      		BREQ	FIN_TIMER0
0002c4 e70f                      		LDI		R16, 0x7F
0002c5 2e70                      		MOV		SALIDA7, R16
0002c6 c000                      		RJMP	FIN_TIMER0
                                 FIN_TIMER0:
0002c7 2b58                      	OR		out_PORTB, out_ALARMA
0002c8 2837                      	OR		out_PORTD, SALIDA7
0002c9 b955                      	OUT		PORTB, out_PORTB
0002ca b83b                      	OUT		PORTD, out_PORTD		// Muestra la salida en PORT D
0002cb 9573                      	INC		ciclos_BLINK
0002cc 3674                      	CPI		ciclos_BLINK, 100
0002cd f411                      	BRNE	continuar_FIN_TIMER0
0002ce 2777                      	CLR		ciclos_BLINK
0002cf 24b2                      	EOR		bandera_BLINK, compare_BLINK
                                 	continuar_FIN_TIMER0:
0002d0 910f                      	POP		R16
0002d1 bf0f                      	OUT		SREG, R16
0002d2 911f                      	POP		R17
0002d3 910f                      	POP		R16
                                 
0002d4 9518                      	RETI
                                 
                                 TIMER1_ISR:
0002d5 930f                      	PUSH	R16
0002d6 931f                      	PUSH	R17
0002d7 b70f                      	IN		R16, SREG
0002d8 930f                      	PUSH	R16
                                 	// Parpadeo de LEDs
0002d9 b039                      	IN		out_PORTD, PIND
0002da 243a                      	EOR		out_PORTD, puntos_LED
0002db b83b                      	OUT		PORTD, out_PORTD
                                 	
0002dc 3020                      	CPI		estado, 0x00
0002dd f049                      	BREQ	INCREMENTO_HORA
0002de 3021                      	CPI		estado, 0b00000001
0002df f039                      	BREQ	INCREMENTO_HORA
0002e0 3022                      	CPI		estado, 0b00000010
0002e1 f029                      	BREQ	INCREMENTO_HORA
0002e2 3420                      	CPI		estado, 0b01000000
0002e3 f019                      	BREQ	INCREMENTO_HORA
0002e4 3820                      	CPI		estado, 0b10000000
0002e5 f009                      	BREQ	INCREMENTO_HORA
0002e6 c007                      	RJMP	FIN_TIMER1
                                 	INCREMENTO_HORA:		// Incremento de HORA
0002e7 9533                      	INC		ciclo_hora
0002e8 3031                      	CPI		ciclo_hora, max_ciclosT1
0002e9 f421                      	BRNE	FIN_TIMER1
0002ea 2733                      	CLR		ciclo_hora
0002eb 6061                      	SBR		bandera_ACCION, 0b00000001		// Activa el cambio de dia
0002ec fd64                      	SBRC	bandera_ACCION, 4				// Si alarma esta activa
0002ed 6260                      	SBR		bandera_ACCION, 0b00100000		// Activar comparar alarma
                                 FIN_TIMER1:
0002ee 910f                      	POP		R16
0002ef bf0f                      	OUT		SREG, R16
0002f0 911f                      	POP		R17
0002f1 910f                      	POP		R16
0002f2 9518                      	RETI
                                 
                                 PORTC_ISR:
0002f3 930f                      	PUSH	R16
0002f4 931f                      	PUSH	R17
0002f5 b70f                      	IN		R16, SREG
0002f6 930f                      	PUSH	R16
                                 
0002f7 b046                      	IN		in_PORTC, PINC
0002f8 fe40                      	SBRS	in_PORTC, 0
0002f9 c011                      	RJMP	INC_DISPLAY
0002fa fe41                      	SBRS	in_PORTC, 1
0002fb c011                      	RJMP	DEC_DISPLAY
0002fc fe42                      	SBRS	in_PORTC, 2
0002fd c003                      	RJMP	INC_ESTADO
0002fe fe43                      	SBRS	in_PORTC, 3
0002ff c006                      	RJMP	DEC_ESTADO
000300 c014                      	RJMP	FIN_PORTC_ISR
                                 	INC_ESTADO:
000301 0f22                      		LSL		estado
000302 3020                      		CPI		estado, 0x00
000303 f489                      		BRNE	FIN_PORTC_ISR
000304 e021                      		LDI		estado, 0b00000001
000305 c00f                      		RJMP	FIN_PORTC_ISR
                                 	DEC_ESTADO:
000306 9526                      		LSR		estado
000307 3020                      		CPI		estado, 0x00
000308 f461                      		BRNE	FIN_PORTC_ISR
000309 e820                      		LDI		estado, 0b10000000
00030a c00a                      		RJMP	FIN_PORTC_ISR
                                 	INC_DISPLAY:
00030b 6064                      		SBR		bandera_ACCION, 0b00000100
00030c c002                      		RJMP	ALARMA_ON
                                 	DEC_DISPLAY:
00030d 6068                      		SBR		bandera_ACCION, 0b00001000
00030e c000                      		RJMP	ALARMA_ON
                                 	ALARMA_ON:
00030f 3420                      		CPI		estado, 0b01000000
000310 f019                      		BREQ	ACT_ALARMA
000311 3820                      		CPI		estado, 0b10000000
000312 f009                      		BREQ	ACT_ALARMA
000313 c001                      		RJMP	FIN_PORTC_ISR
                                 		ACT_ALARMA:
000314 6160                      		SBR		bandera_ACCION, 0b00010000
                                 FIN_PORTC_ISR:
000315 910f                      	POP		R16
000316 bf0f                      	OUT		SREG, R16
000317 911f                      	POP		R17
000318 910f                      	POP		R16
000319 9518                      	RETI
                                 
                                 INICIO_TIMERS:
                                 	// INICIA TIMER 0
00031a e000                      	LDI		R16, 0x00				// Configuracin Modo Normal
00031b bd04                      	OUT		TCCR0A, R16
00031c e002                      	LDI		R16, (1 << CS01)		// Prescaler = 8
00031d bd05                      	OUT		TCCR0B, R16
00031e e803                      	LDI		R16, T0VALUE			// Valor inicial del Timer0
00031f bd06                      	OUT		TCNT0, R16
                                 
                                 	// INICIA TIMER 1
000320 e000                      	LDI		R16, 0x00				// Configuracin Modo Normal
000321 9300 0080                 	STS		TCCR1A, R16
000323 e002                      	LDI		R16, (1 << CS11)		// Prescaler = 8
000324 9300 0081                 	STS		TCCR1B, R16
000326 e00b                      	LDI		R16, T1VALUEH			// Valor inicial del Timer1
000327 ed1c                      	LDI		R17, T1VALUEL			// Valor inicial del Timer1
000328 9300 0085                 	STS		TCNT1H, R16
00032a 9310 0084                 	STS		TCNT1L, R17
                                 	
                                 	// HABILITAR INTERRUPCIONES POR OVERFLOW
00032c e001                      	LDI		R16, (1 << TOIE0)			// Timer/counter0
00032d 9300 006e                 	STS		TIMSK0, R16
                                 
00032f e001                      	LDI		R16, (1 << TOIE1)			// Timer/counter1
000330 9300 006f                 	STS		TIMSK1, R16


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   3 r0 :   0 r1 :   0 r2 :   2 r3 :   7 r4 :   5 
r5 :   0 r6 :  13 r7 :   4 r8 :   5 r9 :   8 r10:   3 r11:   3 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 255 r17:  34 r18:  55 r19:   4 r20:   9 
r21:  27 r22:  19 r23:   4 r24:   7 r25:   0 r26:   0 r27:   0 r28:   0 
r29:   0 r30:   6 r31:   3 
Registers used: 21 out of 35 (60.0%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   3 adiw  :   0 and   :   1 
andi  :   1 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  40 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  34 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  17 cbi   :   6 cbr   :   6 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  23 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   2 cpc   :   0 
cpi   :  72 cpse  :   4 dec   :  13 eor   :   2 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   7 inc   :  15 jmp   :   0 
ld    :   0 ldd   :   0 ldi   :  72 lds   :  44 lpm   :   6 lsl   :   2 
lsr   :   1 mov   :  10 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   2 ori   :   0 out   :  17 pop   :   9 
push  :   9 rcall :   0 ret   :  48 reti  :   3 rjmp  :  33 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   2 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   7 sbrc  :  35 sbrs  :   5 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  84 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 36 out of 113 (31.9%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000666   1558     22   1580   32768   4.8%
[.dseg] 0x000100 0x00010c      0     12     12    2048   0.6%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
