Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Nov 14 21:24:06 2023

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 6.89 sec.

Routing started.
Building routing graph takes 0.16 sec.
Processing design graph takes 0.09 sec.
Total nets for routing : 27502.
Global routing takes 0.56 sec.
Detailed routing takes 5.64 sec.
Hold Violation Fix in router takes 5.50 sec.
Finish routing takes 0.38 sec.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 12.47 sec.

IO Port Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT              | DIRECTION     | LOC      | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| b_in[3]           | input         | W15      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_in[4]           | input         | Y16      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_in[5]           | input         | AB16     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_in[6]           | input         | AA16     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_in[7]           | input         | AB17     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_out[0]          | output        | V21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[1]          | output        | V22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[2]          | output        | T21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[3]          | output        | T22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[4]          | output        | R20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[5]          | output        | R22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[6]          | output        | R19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[7]          | output        | P19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cmos1_data[0]     | input         | V11      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos1_data[1]     | input         | Y10      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos1_data[2]     | input         | T11      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos1_data[3]     | input         | R11      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos1_data[4]     | input         | W11      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos1_data[5]     | input         | AB11     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos1_data[6]     | input         | AA10     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos1_data[7]     | input         | AB13     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos1_href        | input         | AB10     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos1_pclk        | input         | T12      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos1_reset       | output        | W10      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cmos1_scl         | inout         | Y11      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cmos1_sda         | inout         | Y13      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cmos1_vsync       | input         | U12      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos2_data[0]     | input         | Y6       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos2_data[1]     | input         | U8       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos2_data[2]     | input         | T8       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos2_data[3]     | input         | U9       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos2_data[4]     | input         | W8       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos2_data[5]     | input         | AB8      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos2_data[6]     | input         | Y9       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos2_data[7]     | input         | AB9      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos2_href        | input         | AB5      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos2_pclk        | input         | W6       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cmos2_reset       | output        | AB4      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cmos2_scl         | inout         | V9       | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cmos2_sda         | inout         | T10      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cmos2_vsync       | input         | Y5       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| de_in             | input         | U13      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| de_out            | output        | Y22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_in[2]           | input         | W18      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_in[3]           | input         | AB19     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_in[4]           | input         | AA18     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_in[5]           | input         | AB18     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_in[6]           | input         | Y18      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_in[7]           | input         | W17      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_out[0]          | output        | M21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[1]          | output        | M17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[2]          | output        | M18      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[3]          | output        | M16      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[4]          | output        | N15      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[5]          | output        | L19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[6]          | output        | K20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[7]          | output        | L17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hs_out            | output        | Y21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| iic_scl           | output        | V19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| iic_sda           | inout         | V20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| iic_tx_scl        | output        | P17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| iic_tx_sda        | inout         | P18      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key[0]            | input         | K18      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key[1]            | input         | L15      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key[2]            | input         | J17      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key[3]            | input         | K16      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key[4]            | input         | J16      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key[5]            | input         | J19      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key[6]            | input         | H20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key[7]            | input         | H17      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| led[0]            | output        | B2       | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[1]            | output        | A2       | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[2]            | output        | B3       | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[3]            | output        | A3       | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[4]            | output        | C5       | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[5]            | output        | A5       | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[6]            | output        | F7       | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[7]            | output        | F8       | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| mem_a[0]          | output        | N6       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[10]         | output        | P8       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[11]         | output        | T4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[12]         | output        | P7       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[13]         | output        | P4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[14]         | output        | T3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[1]          | output        | R4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[2]          | output        | P6       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[3]          | output        | F3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[4]          | output        | V5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[5]          | output        | E4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[6]          | output        | V3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[7]          | output        | D2       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[8]          | output        | U4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[9]          | output        | P5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ba[0]         | output        | F5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ba[1]         | output        | W4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ba[2]         | output        | N7       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_cas_n         | output        | H8       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ck            | output        | T6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ck_n          | output        | T5       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_cke           | output        | Y3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_cs_n          | output        | G6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dm[0]         | output        | W3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dm[1]         | output        | L1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dm[2]         | output        | K2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dm[3]         | output        | G1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dq[0]         | inout         | U1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[10]        | inout         | R1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[11]        | inout         | M1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[12]        | inout         | P2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[13]        | inout         | L3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[14]        | inout         | P3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[15]        | inout         | N4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[16]        | inout         | K4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[17]        | inout         | K1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[18]        | inout         | J3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[19]        | inout         | L4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[1]         | inout         | U3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[20]        | inout         | K3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[21]        | inout         | M3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[22]        | inout         | J1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[23]        | inout         | M4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[24]        | inout         | J6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[25]        | inout         | F1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[26]        | inout         | K7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[27]        | inout         | F2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[28]        | inout         | H5       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[29]        | inout         | H3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[2]         | inout         | T2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[30]        | inout         | J4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[31]        | inout         | G3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[3]         | inout         | Y2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[4]         | inout         | T1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[5]         | inout         | Y1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[6]         | inout         | M7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[7]         | inout         | W1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[8]         | inout         | P1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[9]         | inout         | M2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs[0]        | inout         | V2       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs[1]        | inout         | N3       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs[2]        | inout         | M6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs[3]        | inout         | E3       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs_n[0]      | inout         | V1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs_n[1]      | inout         | N1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs_n[2]      | inout         | L6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs_n[3]      | inout         | E1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_odt           | output        | G7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ras_n         | output        | J7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_rst_n         | output        | C1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_we_n          | output        | H6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| phy_rstn          | output        | B20      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| pix_clk           | output        | M22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| pixclk_in         | input         | AA12     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[3]           | input         | V15      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[4]           | input         | AA14     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[5]           | input         | AB14     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[6]           | input         | W14      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[7]           | input         | Y14      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_out[0]          | output        | K17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[1]          | output        | N19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[2]          | output        | J22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[3]          | output        | J20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[4]          | output        | K22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[5]          | output        | H21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[6]          | output        | H22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[7]          | output        | H19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rgmii_rx_ctl      | input         | F9       | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgmii_rxc         | input         | F14      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgmii_rxd[0]      | input         | H10      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgmii_rxd[1]      | input         | H11      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgmii_rxd[2]      | input         | G13      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgmii_rxd[3]      | input         | H13      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rgmii_tx_ctl      | output        | B18      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rgmii_txc         | output        | G16      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rgmii_txd[0]      | output        | F17      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rgmii_txd[1]      | output        | D17      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rgmii_txd[2]      | output        | C18      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rgmii_txd[3]      | output        | A18      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rstn_out          | output        | R17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| sys_clk           | input         | P20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| vs_in             | input         | W13      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| vs_out            | output        | W20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used      | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 15.5      | 84            | 19                 
| Use of BKCL              | 4         | 4             | 100                
| Use of CLMA              | 2931      | 6450          | 46                 
|   FF                     | 7287      | 38700         | 19                 
|   LUT                    | 9261      | 25800         | 36                 
|   LUT-FF pairs           | 3025      | 25800         | 12                 
| Use of CLMS              | 1846      | 4250          | 44                 
|   FF                     | 4541      | 25500         | 18                 
|   LUT                    | 5750      | 17000         | 34                 
|   LUT-FF pairs           | 1694      | 17000         | 10                 
|   Distributed RAM        | 72        | 17000         | 1                  
| Use of CRYSTAL           | 0         | 2             | 0                  
| Use of DLL               | 2         | 10            | 20                 
| Use of DQSL              | 8         | 18            | 45                 
| Use of DRM               | 115.5     | 134           | 87                 
| Use of FUSECODE          | 0         | 1             | 0                  
| Use of HARD0N1           | 1495      | 6672          | 23                 
| Use of HSST              | 0         | 1             | 0                  
| Use of IO                | 181       | 296           | 62                 
|   IOBD                   | 31        | 64            | 49                 
|   IOBR_LR                | 2         | 7             | 29                 
|   IOBR_TB                | 5         | 8             | 63                 
|   IOBS_LR                | 111       | 161           | 69                 
|   IOBS_TB                | 32        | 56            | 58                 
| Use of IOCKDIV           | 3         | 20            | 15                 
| Use of IOCKDLY           | 1         | 40            | 3                  
| Use of IOCKGATE          | 6         | 20            | 30                 
| Use of IOCKGMUX_TEST     | 0         | 20            | 0                  
| Use of IOL               | 181       | 400           | 46                 
| Use of IPAL              | 0         | 1             | 0                  
| Use of LDO               | 0         | 4             | 0                  
| Use of MFG_TEST          | 0         | 1             | 0                  
| Use of OSC               | 0         | 1             | 0                  
| Use of PCIE              | 0         | 1             | 0                  
| Use of PIOMUX_TEST       | 0         | 10            | 0                  
| Use of PLL               | 4         | 5             | 80                 
| Use of PREGMUX_TEST      | 0         | 6             | 0                  
| Use of RCKB              | 1         | 24            | 5                  
| Use of RCKBMUX_TEST      | 0         | 12            | 0                  
| Use of RESCAL            | 0         | 4             | 0                  
| Use of SCANCHAIN         | 1         | 2             | 50                 
| Use of START             | 1         | 1             | 100                
| Use of UDID              | 0         | 1             | 0                  
| Use of USCM              | 17        | 30            | 57                 
| Use of USCMMUX_TEST      | 0         | 30            | 0                  
| Use of VCKBMUX_TEST      | 0         | 12            | 0                  
+----------------------------------------------------------------------------+

Global Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                                                      | Site Of GClk Inst     | GClk Fanout Net               | Clock Loads     | Non_Clock Loads     | Driver Inst                                             | Driver Pin     | Site Of Driver Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_3/gopclkbufg                                           | USCM_84_117           | ntclkbufg_0                   | 4906            | 0                   | u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv                       | CLKDIV         | IOCKDIV_6_323           
| clkbufg_4/gopclkbufg                                           | USCM_84_109           | ntclkbufg_1                   | 1555            | 0                   | u_pll/u_pll_e3/goppll                                   | CLKOUT0        | PLL_158_75              
| clkbufg_5/gopclkbufg                                           | USCM_84_110           | ntclkbufg_2                   | 234             | 0                   | u_pll/u_pll_e3/goppll                                   | CLKOUT1        | PLL_158_75              
| clkbufg_6/gopclkbufg                                           | USCM_84_120           | ntclkbufg_3                   | 216             | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain                    | TCK_USER       | SCANCHAIN_325_0         
| clkbufg_7/gopclkbufg                                           | USCM_84_119           | ntclkbufg_4                   | 116             | 0                   | cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                  | CLKDIV         | IOCKDIV_326_323         
| clkbufg_8/gopclkbufg                                           | USCM_84_118           | ntclkbufg_5                   | 116             | 0                   | cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv                  | CLKDIV         | IOCKDIV_86_21           
| clkbufg_9/gopclkbufg                                           | USCM_84_112           | ntclkbufg_6                   | 68              | 0                   | pixclk_in_ibuf/opit_1                                   | INCK           | IOL_163_6               
| clkbufg_10/gopclkbufg                                          | USCM_84_113           | ntclkbufg_7                   | 41              | 0                   | cmos1_pclk_ibuf/opit_1                                  | INCK           | IOL_171_6               
| clkbufg_11/gopclkbufg                                          | USCM_84_121           | ntclkbufg_8                   | 41              | 0                   | cmos2_pclk_ibuf/opit_1                                  | OUT            | IOL_39_6                
| clkbufg_12/gopclkbufg                                          | USCM_84_114           | ntclkbufg_9                   | 21              | 0                   | u_pll/u_pll_e3/goppll                                   | CLKOUT3        | PLL_158_75              
| clkbufg_13/gopclkbufg                                          | USCM_84_115           | ntclkbufg_10                  | 7               | 0                   | u_pll/u_pll_e3/goppll                                   | CLKOUT2        | PLL_158_75              
| clkbufg_14/gopclkbufg                                          | USCM_84_122           | ntclkbufg_11                  | 11              | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain                    | CAPDR          | SCANCHAIN_325_0         
| u_DDR3_50H/u_clkbufg/gopclkbufg                                | USCM_84_111           | u_DDR3_50H/pll_clkin          | 68              | 0                   | sys_clk_ibuf/opit_1                                     | INCK           | IOL_327_210             
| u_DDR3_50H/u_clkbufg_gate/gopclkbufg                           | USCM_84_116           | u_DDR3_50H/ioclk_gate_clk     | 1               | 0                   | u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll         | CLKOUT1        | PLL_158_199             
| u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg     | USCM_84_108           | udp_clk                       | 2020            | 0                   | u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0     | CLKOUT         | IOCKDLY_84_360          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                            | Site Of Pll Inst     | Pin            | Net Of Pin                                           | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                                   | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKFB          | u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/ntCLKFB     |  -              |  -                  | u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_199                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKIN1         | u_DDR3_50H/pll_clkin                                 |  -              |  -                  | u_DDR3_50H/u_clkbufg/gopclkbufg                     | CLKOUT               | USCM_84_111                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKIN2         | ntR3505                                              |  -              |  -                  | GND_154                                             | Z                    | HARD0N1_156_197               
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKFB          | u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/ntCLKFB     |  -              |  -                  | u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_179                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKIN1         | u_DDR3_50H/pll_clkin                                 |  -              |  -                  | u_DDR3_50H/u_clkbufg/gopclkbufg                     | CLKOUT               | USCM_84_111                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKIN2         | ntR3509                                              |  -              |  -                  | GND_1312                                            | Z                    | HARD0N1_156_181               
| u_ethernet_1/ref_clock/u_pll_e3/goppll              | PLL_158_55           | CLKFB          | u_ethernet_1/ref_clock/u_pll_e3/ntCLKFB              |  -              |  -                  | u_ethernet_1/ref_clock/u_pll_e3/goppll              | CLK_INT_FB           | PLL_158_55                    
| u_ethernet_1/ref_clock/u_pll_e3/goppll              | PLL_158_55           | CLKIN1         | _N133                                                |  -              |  -                  | sys_clk_ibuf/opit_1                                 | INCK                 | IOL_327_210                   
| u_ethernet_1/ref_clock/u_pll_e3/goppll              | PLL_158_55           | CLKIN2         | ntR3617                                              |  -              |  -                  | GND_1311                                            | Z                    | HARD0N1_156_57                
| u_pll/u_pll_e3/goppll                               | PLL_158_75           | CLKFB          | u_pll/u_pll_e3/ntCLKFB                               |  -              |  -                  | u_pll/u_pll_e3/goppll                               | CLK_INT_FB           | PLL_158_75                    
| u_pll/u_pll_e3/goppll                               | PLL_158_75           | CLKIN1         | _N133                                                |  -              |  -                  | sys_clk_ibuf/opit_1                                 | INCK                 | IOL_327_210                   
| u_pll/u_pll_e3/goppll                               | PLL_158_75           | CLKIN2         | ntR3628                                              |  -              |  -                  | GND_44                                              | Z                    | HARD0N1_156_73                
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKOUT0_WL     | clkout0_wl_0                                         | 4907            | 0                   |  ...                                                |  ...                 |  ...                          
| u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKOUT1        | u_DDR3_50H/ioclk_gate_clk_pll                        | 1               | 0                   | u_DDR3_50H/u_clkbufg_gate/gopclkbufg                | CLK                  | USCM_84_116                   
| u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKOUT0_WL     | clkout0_wl_1                                         | 2               | 0                   |  ...                                                |  ...                 |  ...                          
| u_pll/u_pll_e3/goppll                               | PLL_158_75           | CLKOUT0        | clk_720p                                             | 1555            | 2                   |  ...                                                |  ...                 |  ...                          
| u_pll/u_pll_e3/goppll                               | PLL_158_75           | CLKOUT1        | cfg_clk                                              | 234             | 0                   |  ...                                                |  ...                 |  ...                          
| u_pll/u_pll_e3/goppll                               | PLL_158_75           | CLKOUT2        | clk_25M                                              | 7               | 0                   |  ...                                                |  ...                 |  ...                          
| u_pll/u_pll_e3/goppll                               | PLL_158_75           | CLKOUT3        | clk_1080p                                            | 21              | 2                   |  ...                                                |  ...                 |  ...                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT       | FF        | Distributed RAM     | APM      | DRM       | CRYSTAL     | DLL     | DQSL     | FUSECODE     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| video_top                                                      | 14989     | 11828     | 72                  | 15.5     | 115.5     | 0           | 2       | 8        | 0            | 0        | 181     | 3           | 1           | 6            | 0        | 0       | 0        | 4       | 1        | 0          | 1             | 0         | 0        | 17       
| + cmos1_8_16bit                                                | 6         | 82        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 1           | 0           | 1            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos2_8_16bit                                                | 6         | 82        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 1           | 0           | 1            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + coms1_reg_config                                             | 62        | 35        | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u1                                                         | 30        | 9         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + coms2_reg_config                                             | 48        | 23        | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u1                                                         | 31        | 9         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + fram_buf                                                     | 7235      | 4279      | 0                   | 15.5     | 90        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mem_write_arbi_m0                                          | 740       | 64        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mode_choice_inst                                           | 218       | 192       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_btn_deb_fix                                            | 200       | 168       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rd_buf                                                     | 134       | 122       | 0                   | 0        | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_256i_16O_axiRd                                    | 114       | 101       | 0                   | 0        | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_256i_16O                              | 114       | 101       | 0                   | 0        | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 114       | 101       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Frame_index                                              | 12        | 16        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_mem_read_arbi                                            | 753       | 52        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_processor_inst                                           | 4151      | 2861      | 0                   | 15.5     | 43        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + brightness_contrast_inst                                 | 74        | 28        | 0                   | 3        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_multiCamera_ctr                                        | 141       | 62        | 0                   | 0        | 2         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_fifo_16i_16o_2048                                    | 61        | 26        | 0                   | 0        | 2         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_fifo_16i_16o_2048                        | 61        | 26        | 0                   | 0        | 2         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_ctrl                                   | 61        | 26        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram                                      | 0         | 0         | 0                   | 0        | 2         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_scale_ctr                                              | 2806      | 2117      | 0                   | 12       | 35        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_buf_cmos1                                           | 241       | 197       | 0                   | 0        | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fifo_256i_16O_axiRd                                | 111       | 101       | 0                   | 0        | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_fifo_256i_16O                          | 111       | 101       | 0                   | 0        | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_ctrl                                 | 111       | 101       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram                                    | 0         | 0         | 0                   | 0        | 16        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_para_change                                          | 509       | 36        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_scale_top                                            | 1889      | 1747      | 0                   | 12       | 15        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_vin_scale_down_b                                   | 637       | 617       | 0                   | 4        | 5         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_4096x8_1                                    | 114       | 110       | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_8I8O_1                          | 114       | 110       | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                               | 114       | 110       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                  | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_4096x8_2                                    | 100       | 98        | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_8I8O_1                          | 100       | 98        | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                               | 100       | 98        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                  | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_scaler                                           | 419       | 384       | 0                   | 4        | 3         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + calu_h                                           | 11        | 13        | 0                   | 2        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + calu_v                                           | 11        | 13        | 0                   | 2        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_h                                   | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_v_0                                 | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_v_1                                 | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_vin_scale_down_g                                   | 599       | 565       | 0                   | 4        | 5         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_4096x8_1                                    | 114       | 110       | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_8I8O_1                          | 114       | 110       | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                               | 114       | 110       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                  | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_4096x8_2                                    | 101       | 98        | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_8I8O_1                          | 101       | 98        | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                               | 101       | 98        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                  | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_scaler                                           | 381       | 350       | 0                   | 4        | 3         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + calu_h                                           | 11        | 13        | 0                   | 2        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + calu_v                                           | 11        | 13        | 0                   | 2        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_h                                   | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_v_0                                 | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_v_1                                 | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_vin_scale_down_r                                   | 637       | 565       | 0                   | 4        | 5         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_4096x8_1                                    | 149       | 110       | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_8I8O_1                          | 149       | 110       | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                               | 149       | 110       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                  | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_4096x8_2                                    | 101       | 98        | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_8I8O_1                          | 101       | 98        | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                               | 101       | 98        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                  | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_scaler                                           | 383       | 350       | 0                   | 4        | 3         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + calu_h                                           | 11        | 13        | 0                   | 2        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + calu_v                                           | 11        | 13        | 0                   | 2        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_h                                   | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_v_0                                 | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_v_1                                 | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_buf_cmos1                                           | 119       | 105       | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fifo_16i_256O_axiWr                                | 85        | 73        | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_fifo_16i_256O                          | 85        | 73        | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_ctrl                                 | 85        | 73        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram                                    | 0         | 0         | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vip                                                    | 91        | 49        | 0                   | 0.5      | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_rgb2ycbcr                                            | 91        | 49        | 0                   | 0.5      | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vip_gray_median_filter_b                               | 321       | 184       | 0                   | 0        | 2         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_median_filter_3x3                                    | 253       | 92        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_1                                            | 52        | 24        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_2                                            | 52        | 24        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_3                                            | 37        | 15        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_4                                            | 25        | 8         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_5                                            | 32        | 8         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_6                                            | 23        | 8         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_7                                            | 31        | 5         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_vip_matrix_generate_3x3_8bit                         | 68        | 92        | 0                   | 0        | 2         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_line_shift_ram_8bit                                | 0         | 23        | 0                   | 0        | 2         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ram_1024x8_0                                     | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_ram_8i8o_2048                      | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ram_1024x8_1                                     | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_ram_8i8o_2048                      | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vip_gray_median_filter_g                               | 339       | 230       | 0                   | 0        | 2         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_median_filter_3x3                                    | 256       | 96        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_1                                            | 52        | 24        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_2                                            | 52        | 24        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_3                                            | 40        | 18        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_4                                            | 25        | 8         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_5                                            | 32        | 8         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_6                                            | 23        | 8         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_7                                            | 32        | 6         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_vip_matrix_generate_3x3_8bit                         | 83        | 134       | 0                   | 0        | 2         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_line_shift_ram_8bit                                | 11        | 61        | 0                   | 0        | 2         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ram_1024x8_0                                     | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_ram_8i8o_2048                      | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ram_1024x8_1                                     | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_ram_8i8o_2048                      | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vip_gray_median_filter_r                               | 320       | 191       | 0                   | 0        | 2         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_median_filter_3x3                                    | 252       | 98        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_1                                            | 52        | 24        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_2                                            | 52        | 24        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_3                                            | 37        | 15        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_4                                            | 25        | 8         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_5                                            | 32        | 8         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_6                                            | 23        | 8         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_7                                            | 31        | 5         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_vip_matrix_generate_3x3_8bit                         | 68        | 93        | 0                   | 0        | 2         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_line_shift_ram_8bit                                | 0         | 23        | 0                   | 0        | 2         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ram_1024x8_0                                     | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_ram_8i8o_2048                      | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ram_1024x8_1                                     | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_ram_8i8o_2048                      | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd_char                                                  | 137       | 119       | 0                   | 0        | 11        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_256i_16O_axiRd                                    | 114       | 101       | 0                   | 0        | 11        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_256i_16O                              | 114       | 101       | 0                   | 0        | 11        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 114       | 101       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 11        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_wr_char                                                  | 138       | 126       | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_16i_256O_axiWr                                    | 84        | 75        | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_16i_256O                              | 84        | 75        | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 84        | 75        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_buf_cmos1                                               | 157       | 137       | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Frame_cnt                                              | 19        | 12        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_16i_256O_axiWr                                    | 84        | 75        | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_16i_256O                              | 84        | 75        | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 84        | 75        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_buf_cmos2                                               | 170       | 137       | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Frame_cnt                                              | 19        | 12        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_16i_256O_axiWr                                    | 84        | 75        | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_16i_256O                              | 84        | 75        | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 84        | 75        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_buf_hdmi_in                                             | 174       | 141       | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Frame_cnt                                              | 24        | 15        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_16i_256O_axiWr                                    | 84        | 75        | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_16i_256O                              | 84        | 75        | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 84        | 75        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_buf_udp_in                                              | 170       | 135       | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Frame_cnt                                              | 19        | 12        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_16i_256O_axiWr                                    | 84        | 75        | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_16i_256O                              | 84        | 75        | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 84        | 75        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 4         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_rd_ctrl_top                                             | 280       | 176       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_ctrl                                                  | 9         | 36        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_cmd_trans                                             | 270       | 112       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_ctrl                                                  | 1         | 28        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl                                                   | 347       | 239       | 0                   | 0        | 1.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                 | 79        | 61        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                 | 78        | 61        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                 | 101       | 53        | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                 | 88        | 61        | 0                   | 0        | 0.5       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + power_on_delay_inst                                          | 41        | 37        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_DDR3_50H                                                   | 4305      | 4017      | 72                  | 0        | 0         | 0           | 1       | 8        | 0            | 0        | 70      | 1           | 0           | 3            | 0        | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                           | 0         | 2         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                               | 2640      | 2376      | 0                   | 0        | 0         | 0           | 1       | 8        | 0            | 0        | 70      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                         | 320       | 236       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                              | 23        | 23        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                            | 133       | 92        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                       | 9         | 9         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                           | 45        | 38        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                  | 109       | 74        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                  | 1         | 0         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                               | 565       | 607       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                   | 11        | 12        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                              | 98        | 60        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                        | 77        | 60        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                               | 44        | 22        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                     | 0         | 2         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                         | 0         | 2         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                         | 1564      | 1393      | 0                   | 0        | 0         | 0           | 0       | 8        | 0            | 0        | 70      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                     | 463       | 308       | 0                   | 0        | 0         | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 146       | 69        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 97        | 34        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 49        | 35        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 104       | 76        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 160       | 84        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 9         | 5         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                     | 388       | 284       | 0                   | 0        | 0         | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 82        | 61        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 34        | 26        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48        | 35        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 103       | 68        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 45        | 74        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 153       | 81        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                     | 344       | 262       | 0                   | 0        | 0         | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 82        | 61        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 34        | 26        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48        | 35        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 106       | 68        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 107       | 59        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                     | 341       | 262       | 0                   | 0        | 0         | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 81        | 61        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 34        | 26        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 47        | 35        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 103       | 68        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 108       | 59        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                     | 0         | 3         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                      | 0         | 2         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                   | 4         | 260       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                     | 5         | 8         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                           | 1664      | 1639      | 72                  | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                         | 0         | 43        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                             | 0         | 1         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                             | 173       | 143       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                            | 122       | 74        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                     | 16        | 8         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                            | 51        | 69        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                             | 804       | 577       | 70                  | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                     | 531       | 388       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 20        | 13        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 20        | 13        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 20        | 13        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 20        | 13        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 20        | 13        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 20        | 13        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 20        | 13        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 20        | 13        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                               | 4         | 4         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                               | 4         | 4         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                               | 4         | 4         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                               | 4         | 4         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                               | 4         | 4         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                               | 4         | 4         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                               | 4         | 4         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                               | 4         | 4         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                  | 10        | 7         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                          | 27        | 18        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 7         | 5         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 7         | 5         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 7         | 5         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                      | 25        | 8         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                     | 16        | 12        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                      | 21        | 7         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                       | 7         | 5         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                           | 223       | 141       | 70                  | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                             | 77        | 15        | 35                  | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15        | 35                  | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0         | 35                  | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                             | 77        | 15        | 35                  | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15        | 35                  | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0         | 35                  | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                           | 50        | 48        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                 | 73        | 83        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                              | 198       | 314       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                         | 86        | 59        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                        | 42        | 98        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                           | 416       | 478       | 2                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                 | 27        | 14        | 2                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27        | 14        | 2                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2         | 0         | 2                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                       | 24        | 14        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                           | 1         | 7         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                         | 388       | 455       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                       | 0         | 0         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                       | 0         | 0         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_color_bar_11                                               | 50        | 28        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_color_bar_12                                               | 43        | 28        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ethernet_1                                                 | 1703      | 1841      | 0                   | 0        | 1         | 0           | 1       | 0        | 0            | 0        | 11      | 0           | 1           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 1        
|   + eth_udp_test                                               | 1703      | 1832      | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + udp_ip_mac_top                                           | 1703      | 1814      | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + arp_mac_top_U1                                         | 556       | 879       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_cache                                            | 56        | 128       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_rx                                               | 71        | 191       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_tx                                               | 109       | 131       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mac_layer                                            | 320       | 429       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_rx                                             | 176       | 296       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + crc32_gen                                        | 47        | 32        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_tx                                             | 105       | 99        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + crc32_gen                                        | 49        | 32        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_tx_mode                                        | 39        | 34        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ip_layer                                               | 1051      | 841       | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + icmp                                                 | 454       | 342       | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + icmp_receive_ram                                   | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_icmp_rx_ram_8_256                  | 0         | 0         | 0                   | 0        | 1         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_rx                                                | 194       | 217       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_tx                                                | 359       | 235       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_tx_mode                                           | 44        | 47        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + udp_layer                                              | 96        | 94        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + udp_rx                                               | 83        | 78        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + udp_tx                                               | 13        | 16        | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ref_clock                                                  | 0         | 0         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rgmii_interface                                            | 0         | 9         | 0                   | 0        | 0         | 0           | 1       | 0        | 0            | 0        | 11      | 0           | 1           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
| + u_pll                                                        | 0         | 0         | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + udp_char_inst                                                | 195       | 160       | 0                   | 0        | 8         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fifo_8i_16o_14a                                          | 136       | 121       | 0                   | 0        | 8         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_8i_16o_14a                              | 136       | 121       | 0                   | 0        | 8         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 136       | 121       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 8         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + udp_databus_inst                                             | 191       | 156       | 0                   | 0        | 8         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fifo_8i_16o_14a                                          | 136       | 121       | 0                   | 0        | 8         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_8i_16o_14a                              | 136       | 121       | 0                   | 0        | 8         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 136       | 121       | 0                   | 0        | 0         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 8         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_CORES                                                      | 738       | 787       | 0                   | 0        | 5         | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 1             | 0         | 0        | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                         
+-------------------------------------------------------------------------------------------------+
| Input      | F:/Project/WorkSpace/FPGA/Video_pro/Projet/device_map/video_top_map.adf           
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/device_map/hdmi_ddr_ov5640_top.pcf     
| Output     | F:/Project/WorkSpace/FPGA/Video_pro/Projet/place_route/video_top_pnr.adf          
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/place_route/clock_utilization.txt      
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/place_route/video_top_plc.adf          
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/place_route/video_top.prr              
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/place_route/video_top_prr.prt          
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/place_route/video_top_pnr.netlist      
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/place_route/prr.db                     
+-------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 1,650 MB
Total CPU  time to pnr completion : 0h:0m:25s
Process Total CPU  time to pnr completion : 0h:0m:25s
Total real time to pnr completion : 0h:3m:19s
