// Seed: 2138510227
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  initial disable id_7;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_7
  );
  wire id_8 = id_7;
  assign id_8 = id_5;
endmodule
