****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s35932
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:02 2023
****************************************


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1387/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5288/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4418/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6269/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_1387/q_reg/D (DFFX1_RVT)             0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1387/q_reg/CLK (DFFX1_RVT)                      2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1381/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5288/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4410/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6287/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_1381/q_reg/D (DFFX1_RVT)             0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1381/q_reg/CLK (DFFX1_RVT)                      2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1382/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5286/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4422/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6284/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_1382/q_reg/D (DFFX1_RVT)             0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1382/q_reg/CLK (DFFX1_RVT)                      2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1383/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5288/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4412/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6281/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_1383/q_reg/D (DFFX1_RVT)             0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1383/q_reg/CLK (DFFX1_RVT)                      2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1385/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5288/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4414/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6275/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_1385/q_reg/D (DFFX1_RVT)             0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1385/q_reg/CLK (DFFX1_RVT)                      2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1386/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5288/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4416/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6272/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_1386/q_reg/D (DFFX1_RVT)             0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1386/q_reg/CLK (DFFX1_RVT)                      2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1384/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5287/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4426/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6278/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_1384/q_reg/D (DFFX1_RVT)             0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1384/q_reg/CLK (DFFX1_RVT)                      2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1389/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5286/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4424/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6263/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_1389/q_reg/D (DFFX1_RVT)             0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1389/q_reg/CLK (DFFX1_RVT)                      2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1390/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5287/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4428/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6260/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_1390/q_reg/D (DFFX1_RVT)             0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1390/q_reg/CLK (DFFX1_RVT)                      2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1391/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5288/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4420/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6257/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_1391/q_reg/D (DFFX1_RVT)             0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1391/q_reg/CLK (DFFX1_RVT)                      2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_235/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5286/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4478/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6937/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_235/q_reg/D (DFFX1_RVT)              0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_235/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_234/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5287/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4484/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6939/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_234/q_reg/D (DFFX1_RVT)              0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_234/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_425/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5287/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4486/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6832/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_425/q_reg/D (DFFX1_RVT)              0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_425/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_426/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5287/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4484/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6829/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_426/q_reg/D (DFFX1_RVT)              0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_426/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_427/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5286/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4478/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6826/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_427/q_reg/D (DFFX1_RVT)              0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_427/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_417/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5287/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4488/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6856/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_417/q_reg/D (DFFX1_RVT)              0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_417/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_418/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5286/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4476/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6853/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_418/q_reg/D (DFFX1_RVT)              0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_418/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_419/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5287/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4482/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6850/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_419/q_reg/D (DFFX1_RVT)              0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_419/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_420/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5286/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4663/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6847/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_420/q_reg/D (DFFX1_RVT)              0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_420/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_421/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3192/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U5289/Y (INVX0_RVT)                      0.10       2.29 f
  U5286/Y (IBUFFX2_RVT)                    0.65       2.93 r
  U4480/Y (XNOR3X2_RVT)                    1.43       4.36 r
  U6844/Y (AO221X1_RVT)                    0.16       4.52 r
  DFF_421/q_reg/D (DFFX1_RVT)              0.01       4.53 r
  data arrival time                                   4.53

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_421/q_reg/CLK (DFFX1_RVT)                       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  ---------------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.53
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.23


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s35932
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:02 2023
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s35932
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:02 2023
****************************************


  Startpoint: DFF_1727/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_31
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00       0.40 r
  DFF_1727/q_reg/Q (DFFX1_RVT)             0.20       0.60 f
  CRC_OUT_1_31 (out)                       1.00       1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.59
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: DFF_1535/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_2_31
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1535/q_reg/CLK (DFFX1_RVT)           0.00       0.40 r
  DFF_1535/q_reg/Q (DFFX1_RVT)             0.20       0.60 f
  CRC_OUT_2_31 (out)                       0.99       1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.59
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: DFF_1343/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_3_31
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1343/q_reg/CLK (DFFX1_RVT)           0.00       0.40 r
  DFF_1343/q_reg/Q (DFFX1_RVT)             0.20       0.60 f
  CRC_OUT_3_31 (out)                       0.99       1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.59
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: DFF_1151/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_4_31
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1151/q_reg/CLK (DFFX1_RVT)           0.00       0.40 r
  DFF_1151/q_reg/Q (DFFX1_RVT)             0.20       0.60 f
  CRC_OUT_4_31 (out)                       0.99       1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.59
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: DFF_959/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_5_31
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_959/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_959/q_reg/Q (DFFX1_RVT)              0.20       0.60 f
  CRC_OUT_5_31 (out)                       0.99       1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.59
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: DFF_767/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_6_31
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_767/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_767/q_reg/Q (DFFX1_RVT)              0.20       0.60 f
  CRC_OUT_6_31 (out)                       0.99       1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.59
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: DFF_575/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_7_31
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_575/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_575/q_reg/Q (DFFX1_RVT)              0.20       0.60 f
  CRC_OUT_7_31 (out)                       0.99       1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.59
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: DFF_383/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_8_31
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_383/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_383/q_reg/Q (DFFX1_RVT)              0.20       0.60 f
  CRC_OUT_8_31 (out)                       0.99       1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.59
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: DFF_191/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_9_31
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_191/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_191/q_reg/Q (DFFX1_RVT)              0.20       0.60 f
  CRC_OUT_9_31 (out)                       0.99       1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.59
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: DFF_159/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_0 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_159/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_159/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U4684/Y (XNOR2X2_RVT)                    0.22       0.81 r
  U5941/Y (XNOR3X1_RVT)                    0.12       0.93 r
  U6114/Y (NAND3X0_RVT)                    0.29       1.22 f
  U6115/Y (OA221X1_RVT)                    0.08       1.30 f
  DATA_9_0 (out)                           0.01       1.31 f
  data arrival time                                   1.31

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.31
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.36


  Startpoint: DFF_155/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_4 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_155/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_155/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U4693/Y (XNOR2X2_RVT)                    0.22       0.80 r
  U5953/Y (XNOR3X1_RVT)                    0.12       0.92 r
  U6068/Y (NAND3X0_RVT)                    0.29       1.21 f
  U6069/Y (OA221X1_RVT)                    0.08       1.30 f
  DATA_9_4 (out)                           0.01       1.31 f
  data arrival time                                   1.31

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.31
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.36


  Startpoint: DFF_149/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_10 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_149/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_149/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U4691/Y (XNOR2X2_RVT)                    0.22       0.80 r
  U5971/Y (XNOR3X1_RVT)                    0.12       0.92 r
  U6108/Y (NAND3X0_RVT)                    0.29       1.21 f
  U6109/Y (OA221X1_RVT)                    0.08       1.30 f
  DATA_9_10 (out)                          0.01       1.30 f
  data arrival time                                   1.30

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.30
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.35


  Startpoint: DFF_157/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_2 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U4689/Y (XNOR2X2_RVT)                    0.22       0.80 r
  U5947/Y (XNOR3X1_RVT)                    0.12       0.92 r
  U6086/Y (NAND3X0_RVT)                    0.29       1.21 f
  U6087/Y (OA221X1_RVT)                    0.08       1.30 f
  DATA_9_2 (out)                           0.01       1.30 f
  data arrival time                                   1.30

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.30
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.35


  Startpoint: DFF_154/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_5 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_154/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_154/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U4687/Y (XNOR2X2_RVT)                    0.22       0.80 r
  U5956/Y (XNOR3X1_RVT)                    0.12       0.92 r
  U6065/Y (NAND3X0_RVT)                    0.29       1.21 f
  U6066/Y (OA221X1_RVT)                    0.08       1.30 f
  DATA_9_5 (out)                           0.01       1.30 f
  data arrival time                                   1.30

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.30
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.35


  Startpoint: DFF_144/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_15 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_144/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_144/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U4695/Y (XNOR2X2_RVT)                    0.22       0.80 r
  U5988/Y (XNOR3X1_RVT)                    0.12       0.92 r
  U6093/Y (NAND3X0_RVT)                    0.29       1.21 f
  U6094/Y (OA221X1_RVT)                    0.08       1.30 f
  DATA_9_15 (out)                          0.01       1.30 f
  data arrival time                                   1.30

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.30
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.35


  Startpoint: DFF_153/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_6 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_153/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_153/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U4683/Y (XNOR2X2_RVT)                    0.22       0.80 r
  U5959/Y (XNOR3X1_RVT)                    0.12       0.92 r
  U3189/Y (NAND3X0_RVT)                    0.29       1.21 f
  U6063/Y (OA221X1_RVT)                    0.08       1.30 f
  DATA_9_6 (out)                           0.01       1.30 f
  data arrival time                                   1.30

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.30
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.35


  Startpoint: DFF_150/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_9 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_150/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_150/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U4682/Y (XNOR2X2_RVT)                    0.22       0.80 r
  U5968/Y (XNOR3X1_RVT)                    0.12       0.92 r
  U3191/Y (NAND3X0_RVT)                    0.29       1.21 f
  U6055/Y (OA221X1_RVT)                    0.08       1.29 f
  DATA_9_9 (out)                           0.01       1.30 f
  data arrival time                                   1.30

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.30
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.35


  Startpoint: DFF_146/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_13 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_146/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_146/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U5981/Y (XOR2X1_RVT)                     0.23       0.81 r
  U4665/Y (XOR3X2_RVT)                     0.18       0.99 f
  U3519/Y (INVX1_RVT)                      0.05       1.04 r
  U6099/Y (NAND3X0_RVT)                    0.17       1.21 f
  U6100/Y (OA221X1_RVT)                    0.08       1.29 f
  DATA_9_13 (out)                          0.01       1.29 f
  data arrival time                                   1.29

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.29
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.34


  Startpoint: DFF_148/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_11 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_148/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_148/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U4694/Y (XNOR2X2_RVT)                    0.22       0.81 r
  U4662/Y (XOR3X2_RVT)                     0.18       0.99 f
  U3520/Y (INVX1_RVT)                      0.05       1.03 r
  U6105/Y (NAND3X0_RVT)                    0.17       1.20 f
  U6106/Y (OA221X1_RVT)                    0.08       1.28 f
  DATA_9_11 (out)                          0.01       1.29 f
  data arrival time                                   1.29

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.29
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.34


  Startpoint: DFF_145/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_14 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_145/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_145/q_reg/Q (DFFX1_RVT)              0.18       0.58 f
  U4696/Y (XNOR2X2_RVT)                    0.22       0.81 r
  U4666/Y (XOR3X2_RVT)                     0.18       0.98 f
  U5106/Y (INVX0_RVT)                      0.05       1.03 r
  U6096/Y (NAND3X0_RVT)                    0.17       1.20 f
  U6097/Y (OA221X1_RVT)                    0.08       1.28 f
  DATA_9_14 (out)                          0.01       1.29 f
  data arrival time                                   1.29

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.29
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.34


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s35932
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:02 2023
****************************************


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_26 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U5688/Y (INVX0_RVT)                      0.07       2.07 r
  U3313/Y (NBUFFX2_RVT)                    0.10       2.16 r
  U5084/Y (NBUFFX2_RVT)                    0.10       2.26 r
  U3409/Y (INVX0_RVT)                      0.08       2.34 f
  U3406/Y (NBUFFX2_RVT)                    0.18       2.52 f
  U3529/Y (XOR3X2_RVT)                     0.23       2.75 f
  DATA_9_26 (out)                          0.01       2.76 f
  data arrival time                                   2.76

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.76
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.81


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_31 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U5688/Y (INVX0_RVT)                      0.07       2.07 r
  U3313/Y (NBUFFX2_RVT)                    0.10       2.16 r
  U5084/Y (NBUFFX2_RVT)                    0.10       2.26 r
  U3409/Y (INVX0_RVT)                      0.08       2.34 f
  U3406/Y (NBUFFX2_RVT)                    0.18       2.52 f
  U3527/Y (XOR3X2_RVT)                     0.23       2.75 f
  DATA_9_31 (out)                          0.01       2.76 f
  data arrival time                                   2.76

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.76
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.81


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_14 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U5606/Y (INVX0_RVT)                      0.07       2.07 f
  U3338/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U3502/Y (INVX0_RVT)                      0.08       2.25 r
  U3245/Y (NBUFFX2_RVT)                    0.18       2.43 r
  U6097/Y (OA221X1_RVT)                    0.31       2.74 r
  DATA_9_14 (out)                          0.01       2.75 r
  data arrival time                                   2.75

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.75
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.80


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_19 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U5688/Y (INVX0_RVT)                      0.07       2.07 f
  U3313/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U5084/Y (NBUFFX2_RVT)                    0.09       2.26 f
  U3318/Y (INVX0_RVT)                      0.08       2.33 r
  U3218/Y (NBUFFX2_RVT)                    0.10       2.43 r
  U3368/Y (NBUFFX2_RVT)                    0.10       2.53 r
  U3370/Y (XOR2X1_RVT)                     0.20       2.73 f
  DATA_9_19 (out)                          0.01       2.74 f
  data arrival time                                   2.74

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.74
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.79


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_22 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U5633/Y (INVX0_RVT)                      0.08       2.17 f
  U3306/Y (INVX0_RVT)                      0.08       2.25 r
  U3206/Y (NBUFFX2_RVT)                    0.18       2.43 r
  U3537/Y (XOR3X2_RVT)                     0.28       2.72 f
  DATA_9_22 (out)                          0.01       2.72 f
  data arrival time                                   2.72

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.72
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.77


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_24 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U3235/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3207/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U3366/Y (NBUFFX2_RVT)                    0.10       2.28 r
  U3433/Y (NBUFFX2_RVT)                    0.10       2.38 r
  U6080/Y (NAND2X0_RVT)                    0.16       2.54 f
  U3549/Y (XOR3X2_RVT)                     0.17       2.71 f
  DATA_9_24 (out)                          0.01       2.72 f
  data arrival time                                   2.72

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.72
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.77


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_17 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U5688/Y (INVX0_RVT)                      0.07       2.07 r
  U3313/Y (NBUFFX2_RVT)                    0.10       2.16 r
  U4961/Y (INVX0_RVT)                      0.08       2.24 f
  U4958/Y (NBUFFX2_RVT)                    0.10       2.34 f
  U3555/Y (XOR3X2_RVT)                     0.37       2.71 f
  DATA_9_17 (out)                          0.01       2.72 f
  data arrival time                                   2.72

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.72
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.77


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_23 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U5688/Y (INVX0_RVT)                      0.07       2.07 r
  U3313/Y (NBUFFX2_RVT)                    0.10       2.16 r
  U4961/Y (INVX0_RVT)                      0.08       2.24 f
  U4958/Y (NBUFFX2_RVT)                    0.10       2.34 f
  U3553/Y (XOR3X2_RVT)                     0.37       2.71 f
  DATA_9_23 (out)                          0.01       2.72 f
  data arrival time                                   2.72

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.72
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.77


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_16 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U5688/Y (INVX0_RVT)                      0.07       2.07 r
  U3313/Y (NBUFFX2_RVT)                    0.10       2.16 r
  U4961/Y (INVX0_RVT)                      0.08       2.24 f
  U4958/Y (NBUFFX2_RVT)                    0.10       2.34 f
  U3535/Y (XOR3X2_RVT)                     0.37       2.71 f
  DATA_9_16 (out)                          0.01       2.72 f
  data arrival time                                   2.72

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.72
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.77


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_29 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U3235/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3381/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U3221/Y (NBUFFX2_RVT)                    0.10       2.28 r
  U3384/Y (NBUFFX2_RVT)                    0.17       2.45 r
  U6075/Y (NAND2X0_RVT)                    0.15       2.61 f
  U3531/Y (XOR3X2_RVT)                     0.09       2.70 r
  DATA_9_29 (out)                          0.01       2.70 r
  data arrival time                                   2.70

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.70
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.75


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_21 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U5688/Y (INVX0_RVT)                      0.07       2.07 f
  U3313/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U5084/Y (NBUFFX2_RVT)                    0.09       2.26 f
  U3318/Y (INVX0_RVT)                      0.08       2.33 r
  U3218/Y (NBUFFX2_RVT)                    0.10       2.43 r
  U3368/Y (NBUFFX2_RVT)                    0.10       2.53 r
  U3547/Y (XOR3X2_RVT)                     0.16       2.69 f
  DATA_9_21 (out)                          0.01       2.70 f
  data arrival time                                   2.70

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.70
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.75


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_20 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U5606/Y (INVX0_RVT)                      0.07       2.07 f
  U3338/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U3503/Y (INVX0_RVT)                      0.08       2.24 r
  U3378/Y (NBUFFX2_RVT)                    0.10       2.34 r
  U3204/Y (NBUFFX2_RVT)                    0.10       2.43 r
  U6084/Y (NAND2X0_RVT)                    0.08       2.52 f
  U3551/Y (XOR3X2_RVT)                     0.17       2.69 f
  DATA_9_20 (out)                          0.01       2.69 f
  data arrival time                                   2.69

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.69
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.74


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_18 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U5688/Y (INVX0_RVT)                      0.07       2.07 f
  U3313/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U5084/Y (NBUFFX2_RVT)                    0.09       2.26 f
  U3318/Y (INVX0_RVT)                      0.08       2.33 r
  U3218/Y (NBUFFX2_RVT)                    0.10       2.43 r
  U3220/Y (NBUFFX2_RVT)                    0.10       2.53 r
  U3539/Y (XOR3X2_RVT)                     0.15       2.68 f
  DATA_9_18 (out)                          0.01       2.69 f
  data arrival time                                   2.69

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.69
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.74


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_25 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U5688/Y (INVX0_RVT)                      0.07       2.07 f
  U3313/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U5084/Y (NBUFFX2_RVT)                    0.09       2.26 f
  U3318/Y (INVX0_RVT)                      0.08       2.33 r
  U3277/Y (NBUFFX2_RVT)                    0.10       2.43 r
  U3317/Y (NBUFFX2_RVT)                    0.10       2.53 r
  U3541/Y (XOR3X2_RVT)                     0.15       2.68 f
  DATA_9_25 (out)                          0.01       2.69 f
  data arrival time                                   2.69

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.69
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.74


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_27 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U5688/Y (INVX0_RVT)                      0.07       2.07 f
  U3313/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U5084/Y (NBUFFX2_RVT)                    0.09       2.26 f
  U3318/Y (INVX0_RVT)                      0.08       2.33 r
  U3277/Y (NBUFFX2_RVT)                    0.10       2.43 r
  U3276/Y (NBUFFX2_RVT)                    0.10       2.53 r
  U3545/Y (XOR3X2_RVT)                     0.15       2.68 f
  DATA_9_27 (out)                          0.01       2.69 f
  data arrival time                                   2.69

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.69
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.74


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_28 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U5688/Y (INVX0_RVT)                      0.07       2.07 f
  U3313/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U5084/Y (NBUFFX2_RVT)                    0.09       2.26 f
  U3318/Y (INVX0_RVT)                      0.08       2.33 r
  U3277/Y (NBUFFX2_RVT)                    0.10       2.43 r
  U3317/Y (NBUFFX2_RVT)                    0.10       2.53 r
  U3543/Y (XOR3X2_RVT)                     0.15       2.68 f
  DATA_9_28 (out)                          0.01       2.69 f
  data arrival time                                   2.69

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.69
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.74


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_13 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U5606/Y (INVX0_RVT)                      0.07       2.07 f
  U3501/Y (INVX0_RVT)                      0.08       2.15 r
  U3239/Y (NBUFFX2_RVT)                    0.18       2.33 r
  U3386/Y (NBUFFX2_RVT)                    0.17       2.50 r
  U6099/Y (NAND3X0_RVT)                    0.09       2.59 f
  U6100/Y (OA221X1_RVT)                    0.08       2.67 f
  DATA_9_13 (out)                          0.01       2.67 f
  data arrival time                                   2.67

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.67
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.72


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_30 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U5633/Y (INVX0_RVT)                      0.08       2.17 f
  U3306/Y (INVX0_RVT)                      0.08       2.25 r
  U3413/Y (NBUFFX2_RVT)                    0.18       2.43 r
  U3533/Y (XOR3X2_RVT)                     0.23       2.66 f
  DATA_9_30 (out)                          0.01       2.67 f
  data arrival time                                   2.67

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.67
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.72


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_12 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U5606/Y (INVX0_RVT)                      0.07       2.07 f
  U3338/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U3502/Y (INVX0_RVT)                      0.08       2.25 r
  U3383/Y (NBUFFX2_RVT)                    0.18       2.43 r
  U6102/Y (NAND3X0_RVT)                    0.15       2.58 f
  U6103/Y (OA221X1_RVT)                    0.08       2.66 f
  DATA_9_12 (out)                          0.01       2.67 f
  data arrival time                                   2.67

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.67
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.72


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_6 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U3235/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3381/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U3244/Y (NBUFFX2_RVT)                    0.10       2.28 r
  U3242/Y (NBUFFX2_RVT)                    0.10       2.38 r
  U2998/Y (NBUFFX2_RVT)                    0.09       2.47 r
  U3189/Y (NAND3X0_RVT)                    0.09       2.56 f
  U6063/Y (OA221X1_RVT)                    0.08       2.64 f
  DATA_9_6 (out)                           0.01       2.65 f
  data arrival time                                   2.65

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock reconvergence pessimism            0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  ---------------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.65
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -2.70


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : s35932
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:02 2023
****************************************


  Startpoint: DFF_1727/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1712/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00       0.40 r
  DFF_1727/q_reg/Q (DFFX1_RVT)             0.20       0.60 f
  U4612/Y (XNOR3X1_RVT)                    1.20       1.80 r
  U5544/Y (AND2X1_RVT)                     0.07       1.87 r
  DFF_1712/q_reg/D (DFFX1_RVT)             0.01       1.88 r
  data arrival time                                   1.88

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock reconvergence pessimism            0.00       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1712/q_reg/CLK (DFFX1_RVT)                      2.35 r
  library setup time                      -0.04       2.31
  data required time                                  2.31
  ---------------------------------------------------------------
  data required time                                  2.31
  data arrival time                                  -1.88
  ---------------------------------------------------------------
  slack (MET)                                         0.42


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : s35932
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:52:02 2023
****************************************


  Startpoint: DFF_1538/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1537/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1538/q_reg/CLK (DFFX1_RVT)           0.00       0.40 r
  DFF_1538/q_reg/Q (DFFX1_RVT)             0.17       0.57 f
  U6221/Y (AND2X1_RVT)                     0.08       0.66 f
  DFF_1537/q_reg/D (DFFX1_RVT)             0.01       0.67 f
  data arrival time                                   0.67

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  clock reconvergence pessimism            0.00       0.40
  clock uncertainty                        0.05       0.45
  DFF_1537/q_reg/CLK (DFFX1_RVT)                      0.45 r
  library hold time                        0.01       0.46
  data required time                                  0.46
  ---------------------------------------------------------------
  data required time                                  0.46
  data arrival time                                  -0.67
  ---------------------------------------------------------------
  slack (MET)                                         0.21


1
