
Read_Acc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c72c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000408  0800c8c0  0800c8c0  0000d8c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ccc8  0800ccc8  0000e2c4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ccc8  0800ccc8  0000dcc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ccd0  0800ccd0  0000e2c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ccd0  0800ccd0  0000dcd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ccd4  0800ccd4  0000dcd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c4  20000000  0800ccd8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e2c4  2**0
                  CONTENTS
 10 .bss          00001ed8  200002c4  200002c4  0000e2c4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000219c  2000219c  0000e2c4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e2c4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012a49  00000000  00000000  0000e2f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000378c  00000000  00000000  00020d3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f78  00000000  00000000  000244d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b80  00000000  00000000  00025448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00005ea7  00000000  00000000  00025fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000149af  00000000  00000000  0002be6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000be139  00000000  00000000  0004081e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fe957  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004ee4  00000000  00000000  000fe99c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  00103880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002c4 	.word	0x200002c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c8a4 	.word	0x0800c8a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002c8 	.word	0x200002c8
 80001cc:	0800c8a4 	.word	0x0800c8a4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <BMI088_Init>:
 *
 */
uint8_t BMI088_Init(BMI088 *imu,
				 SPI_HandleTypeDef *spiHandle,
				 GPIO_TypeDef *csAccPinBank, uint16_t csAccPin,
				 GPIO_TypeDef *csGyrPinBank, uint16_t csGyrPin) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	60f8      	str	r0, [r7, #12]
 8000f40:	60b9      	str	r1, [r7, #8]
 8000f42:	607a      	str	r2, [r7, #4]
 8000f44:	807b      	strh	r3, [r7, #2]

	/* Store interface parameters in struct */
	imu->spiHandle 		= spiHandle;
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	68ba      	ldr	r2, [r7, #8]
 8000f4a:	601a      	str	r2, [r3, #0]
	imu->csAccPinBank 	= csAccPinBank;
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	687a      	ldr	r2, [r7, #4]
 8000f50:	605a      	str	r2, [r3, #4]
	imu->csAccPin 		= csAccPin;
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	887a      	ldrh	r2, [r7, #2]
 8000f56:	819a      	strh	r2, [r3, #12]
	imu->csGyrPinBank 	= csGyrPinBank;
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	6a3a      	ldr	r2, [r7, #32]
 8000f5c:	609a      	str	r2, [r3, #8]
	imu->csGyrPin 		= csGyrPin;
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000f62:	81da      	strh	r2, [r3, #14]

	/* Clear DMA flags */
	imu->readingAcc = 0;
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	2200      	movs	r2, #0
 8000f68:	741a      	strb	r2, [r3, #16]
	imu->readingGyr = 0;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	745a      	strb	r2, [r3, #17]

	uint8_t status = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	75fb      	strb	r3, [r7, #23]
	 * ACCELEROMETER
	 *
	 */

	/* Accelerometer requires rising edge on CSB at start-up to activate SPI */
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	6858      	ldr	r0, [r3, #4]
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	899b      	ldrh	r3, [r3, #12]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	4619      	mov	r1, r3
 8000f80:	f001 ffce 	bl	8002f20 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f84:	2001      	movs	r0, #1
 8000f86:	f001 f967 	bl	8002258 <HAL_Delay>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	6858      	ldr	r0, [r3, #4]
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	899b      	ldrh	r3, [r3, #12]
 8000f92:	2201      	movs	r2, #1
 8000f94:	4619      	mov	r1, r3
 8000f96:	f001 ffc3 	bl	8002f20 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000f9a:	2032      	movs	r0, #50	@ 0x32
 8000f9c:	f001 f95c 	bl	8002258 <HAL_Delay>

	/* Perform accelerometer soft reset */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_SOFTRESET, 0xB6);
 8000fa0:	22b6      	movs	r2, #182	@ 0xb6
 8000fa2:	217e      	movs	r1, #126	@ 0x7e
 8000fa4:	68f8      	ldr	r0, [r7, #12]
 8000fa6:	f000 f959 	bl	800125c <BMI088_WriteAccRegister>
 8000faa:	4603      	mov	r3, r0
 8000fac:	461a      	mov	r2, r3
 8000fae:	7dfb      	ldrb	r3, [r7, #23]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(50);
 8000fb4:	2032      	movs	r0, #50	@ 0x32
 8000fb6:	f001 f94f 	bl	8002258 <HAL_Delay>

	/* Check chip ID */
	uint8_t chipID;
	status += BMI088_ReadAccRegister(imu, BMI_ACC_CHIP_ID, &chipID);
 8000fba:	f107 0316 	add.w	r3, r7, #22
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	68f8      	ldr	r0, [r7, #12]
 8000fc4:	f000 f8d0 	bl	8001168 <BMI088_ReadAccRegister>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	461a      	mov	r2, r3
 8000fcc:	7dfb      	ldrb	r3, [r7, #23]
 8000fce:	4413      	add	r3, r2
 8000fd0:	75fb      	strb	r3, [r7, #23]
	if (chipID != 0x1E) {

	//	return 0;

	}
	HAL_Delay(10);
 8000fd2:	200a      	movs	r0, #10
 8000fd4:	f001 f940 	bl	8002258 <HAL_Delay>

	/* Configure accelerometer  */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_CONF, 0xA8); /* (no oversampling, ODR = 100 Hz, BW = 40 Hz) */
 8000fd8:	22a8      	movs	r2, #168	@ 0xa8
 8000fda:	2140      	movs	r1, #64	@ 0x40
 8000fdc:	68f8      	ldr	r0, [r7, #12]
 8000fde:	f000 f93d 	bl	800125c <BMI088_WriteAccRegister>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	7dfb      	ldrb	r3, [r7, #23]
 8000fe8:	4413      	add	r3, r2
 8000fea:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000fec:	200a      	movs	r0, #10
 8000fee:	f001 f933 	bl	8002258 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_ACC_RANGE, 0x00); /* +- 3g range */
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2141      	movs	r1, #65	@ 0x41
 8000ff6:	68f8      	ldr	r0, [r7, #12]
 8000ff8:	f000 f930 	bl	800125c <BMI088_WriteAccRegister>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	461a      	mov	r2, r3
 8001000:	7dfb      	ldrb	r3, [r7, #23]
 8001002:	4413      	add	r3, r2
 8001004:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001006:	200a      	movs	r0, #10
 8001008:	f001 f926 	bl	8002258 <HAL_Delay>

	/* Enable accelerometer data ready interrupt */
	status += BMI088_WriteAccRegister(imu, BMI_INT1_IO_CONF, 0x0A); /* INT1 = push-pull output, active high */
 800100c:	220a      	movs	r2, #10
 800100e:	2153      	movs	r1, #83	@ 0x53
 8001010:	68f8      	ldr	r0, [r7, #12]
 8001012:	f000 f923 	bl	800125c <BMI088_WriteAccRegister>
 8001016:	4603      	mov	r3, r0
 8001018:	461a      	mov	r2, r3
 800101a:	7dfb      	ldrb	r3, [r7, #23]
 800101c:	4413      	add	r3, r2
 800101e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001020:	200a      	movs	r0, #10
 8001022:	f001 f919 	bl	8002258 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_INT1_INT2_MAP_DATA, 0x04);
 8001026:	2204      	movs	r2, #4
 8001028:	2158      	movs	r1, #88	@ 0x58
 800102a:	68f8      	ldr	r0, [r7, #12]
 800102c:	f000 f916 	bl	800125c <BMI088_WriteAccRegister>
 8001030:	4603      	mov	r3, r0
 8001032:	461a      	mov	r2, r3
 8001034:	7dfb      	ldrb	r3, [r7, #23]
 8001036:	4413      	add	r3, r2
 8001038:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800103a:	200a      	movs	r0, #10
 800103c:	f001 f90c 	bl	8002258 <HAL_Delay>

	/* Put accelerometer into active mode */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CONF, 0x00);
 8001040:	2200      	movs	r2, #0
 8001042:	217c      	movs	r1, #124	@ 0x7c
 8001044:	68f8      	ldr	r0, [r7, #12]
 8001046:	f000 f909 	bl	800125c <BMI088_WriteAccRegister>
 800104a:	4603      	mov	r3, r0
 800104c:	461a      	mov	r2, r3
 800104e:	7dfb      	ldrb	r3, [r7, #23]
 8001050:	4413      	add	r3, r2
 8001052:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001054:	200a      	movs	r0, #10
 8001056:	f001 f8ff 	bl	8002258 <HAL_Delay>

	/* Turn accelerometer on */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CTRL, 0x04);
 800105a:	2204      	movs	r2, #4
 800105c:	217d      	movs	r1, #125	@ 0x7d
 800105e:	68f8      	ldr	r0, [r7, #12]
 8001060:	f000 f8fc 	bl	800125c <BMI088_WriteAccRegister>
 8001064:	4603      	mov	r3, r0
 8001066:	461a      	mov	r2, r3
 8001068:	7dfb      	ldrb	r3, [r7, #23]
 800106a:	4413      	add	r3, r2
 800106c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800106e:	200a      	movs	r0, #10
 8001070:	f001 f8f2 	bl	8002258 <HAL_Delay>

	/* Pre-compute accelerometer conversion constant (raw to m/s^2) */
	imu->accConversion = 9.81f / 32768.0f * 2.0f * 1.5f; /* Datasheet page 27 */
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	4a3a      	ldr	r2, [pc, #232]	@ (8001160 <BMI088_Init+0x228>)
 8001078:	631a      	str	r2, [r3, #48]	@ 0x30

	/* Set accelerometer TX buffer for DMA */
	imu->accTxBuf[0] = BMI_ACC_DATA | 0x80;
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	2292      	movs	r2, #146	@ 0x92
 800107e:	749a      	strb	r2, [r3, #18]
	 *
	 * GYROSCOPE
	 *
	 */

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	6898      	ldr	r0, [r3, #8]
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	89db      	ldrh	r3, [r3, #14]
 8001088:	2201      	movs	r2, #1
 800108a:	4619      	mov	r1, r3
 800108c:	f001 ff48 	bl	8002f20 <HAL_GPIO_WritePin>

	/* Perform gyro soft reset */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_SOFTRESET, 0xB6);
 8001090:	22b6      	movs	r2, #182	@ 0xb6
 8001092:	2114      	movs	r1, #20
 8001094:	68f8      	ldr	r0, [r7, #12]
 8001096:	f000 f91b 	bl	80012d0 <BMI088_WriteGyrRegister>
 800109a:	4603      	mov	r3, r0
 800109c:	461a      	mov	r2, r3
 800109e:	7dfb      	ldrb	r3, [r7, #23]
 80010a0:	4413      	add	r3, r2
 80010a2:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(250);
 80010a4:	20fa      	movs	r0, #250	@ 0xfa
 80010a6:	f001 f8d7 	bl	8002258 <HAL_Delay>

	/* Check chip ID */
	status += BMI088_ReadGyrRegister(imu, BMI_GYR_CHIP_ID, &chipID);
 80010aa:	f107 0316 	add.w	r3, r7, #22
 80010ae:	461a      	mov	r2, r3
 80010b0:	2100      	movs	r1, #0
 80010b2:	68f8      	ldr	r0, [r7, #12]
 80010b4:	f000 f896 	bl	80011e4 <BMI088_ReadGyrRegister>
 80010b8:	4603      	mov	r3, r0
 80010ba:	461a      	mov	r2, r3
 80010bc:	7dfb      	ldrb	r3, [r7, #23]
 80010be:	4413      	add	r3, r2
 80010c0:	75fb      	strb	r3, [r7, #23]
	if (chipID != 0x0F) {

		//return 0;

	}
	HAL_Delay(10);
 80010c2:	200a      	movs	r0, #10
 80010c4:	f001 f8c8 	bl	8002258 <HAL_Delay>

	/* Configure gyroscope */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_RANGE, 0x01); /* +- 1000 deg/s */
 80010c8:	2201      	movs	r2, #1
 80010ca:	210f      	movs	r1, #15
 80010cc:	68f8      	ldr	r0, [r7, #12]
 80010ce:	f000 f8ff 	bl	80012d0 <BMI088_WriteGyrRegister>
 80010d2:	4603      	mov	r3, r0
 80010d4:	461a      	mov	r2, r3
 80010d6:	7dfb      	ldrb	r3, [r7, #23]
 80010d8:	4413      	add	r3, r2
 80010da:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80010dc:	200a      	movs	r0, #10
 80010de:	f001 f8bb 	bl	8002258 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_GYR_BANDWIDTH, 0x07); /* ODR = 100 Hz, Filter bandwidth = 32 Hz */
 80010e2:	2207      	movs	r2, #7
 80010e4:	2110      	movs	r1, #16
 80010e6:	68f8      	ldr	r0, [r7, #12]
 80010e8:	f000 f8f2 	bl	80012d0 <BMI088_WriteGyrRegister>
 80010ec:	4603      	mov	r3, r0
 80010ee:	461a      	mov	r2, r3
 80010f0:	7dfb      	ldrb	r3, [r7, #23]
 80010f2:	4413      	add	r3, r2
 80010f4:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80010f6:	200a      	movs	r0, #10
 80010f8:	f001 f8ae 	bl	8002258 <HAL_Delay>

	/* Enable gyroscope data ready interrupt */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_INT_CTRL, 0x80); /* New data interrupt enabled */
 80010fc:	2280      	movs	r2, #128	@ 0x80
 80010fe:	2115      	movs	r1, #21
 8001100:	68f8      	ldr	r0, [r7, #12]
 8001102:	f000 f8e5 	bl	80012d0 <BMI088_WriteGyrRegister>
 8001106:	4603      	mov	r3, r0
 8001108:	461a      	mov	r2, r3
 800110a:	7dfb      	ldrb	r3, [r7, #23]
 800110c:	4413      	add	r3, r2
 800110e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001110:	200a      	movs	r0, #10
 8001112:	f001 f8a1 	bl	8002258 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_CONF, 0x01); /* INT3 = push-pull, active high */
 8001116:	2201      	movs	r2, #1
 8001118:	2116      	movs	r1, #22
 800111a:	68f8      	ldr	r0, [r7, #12]
 800111c:	f000 f8d8 	bl	80012d0 <BMI088_WriteGyrRegister>
 8001120:	4603      	mov	r3, r0
 8001122:	461a      	mov	r2, r3
 8001124:	7dfb      	ldrb	r3, [r7, #23]
 8001126:	4413      	add	r3, r2
 8001128:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800112a:	200a      	movs	r0, #10
 800112c:	f001 f894 	bl	8002258 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_MAP, 0x01); /* Data ready interrupt mapped to INT3 pin */
 8001130:	2201      	movs	r2, #1
 8001132:	2118      	movs	r1, #24
 8001134:	68f8      	ldr	r0, [r7, #12]
 8001136:	f000 f8cb 	bl	80012d0 <BMI088_WriteGyrRegister>
 800113a:	4603      	mov	r3, r0
 800113c:	461a      	mov	r2, r3
 800113e:	7dfb      	ldrb	r3, [r7, #23]
 8001140:	4413      	add	r3, r2
 8001142:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001144:	200a      	movs	r0, #10
 8001146:	f001 f887 	bl	8002258 <HAL_Delay>

	/* Pre-compute gyroscope conversion constant (raw to rad/s) */
	imu->gyrConversion = 0.01745329251f * 1000.0f / 32768.0f; /* Datasheet page 39 */
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	4a05      	ldr	r2, [pc, #20]	@ (8001164 <BMI088_Init+0x22c>)
 800114e:	635a      	str	r2, [r3, #52]	@ 0x34

	/* Set gyroscope TX buffer for DMA */
	imu->gyrTxBuf[0] = BMI_GYR_DATA | 0x80;
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	2282      	movs	r2, #130	@ 0x82
 8001154:	769a      	strb	r2, [r3, #26]

	return status;
 8001156:	7dfb      	ldrb	r3, [r7, #23]

}
 8001158:	4618      	mov	r0, r3
 800115a:	3718      	adds	r7, #24
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	3a6b70a4 	.word	0x3a6b70a4
 8001164:	3a0ba058 	.word	0x3a0ba058

08001168 <BMI088_ReadAccRegister>:
 * LOW-LEVEL REGISTER FUNCTIONS
 *
 */

/* ACCELEROMETER READS ARE DIFFERENT TO GYROSCOPE READS. SEND ONE BYTE ADDRESS, READ ONE DUMMY BYTE, READ TRUE DATA !!! */
uint8_t BMI088_ReadAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 8001168:	b580      	push	{r7, lr}
 800116a:	b088      	sub	sp, #32
 800116c:	af02      	add	r7, sp, #8
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	460b      	mov	r3, r1
 8001172:	607a      	str	r2, [r7, #4]
 8001174:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[3] = {regAddr | 0x80, 0x00, 0x00};
 8001176:	7afb      	ldrb	r3, [r7, #11]
 8001178:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800117c:	b2db      	uxtb	r3, r3
 800117e:	753b      	strb	r3, [r7, #20]
 8001180:	2300      	movs	r3, #0
 8001182:	757b      	strb	r3, [r7, #21]
 8001184:	2300      	movs	r3, #0
 8001186:	75bb      	strb	r3, [r7, #22]
	uint8_t rxBuf[3];

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	6858      	ldr	r0, [r3, #4]
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	899b      	ldrh	r3, [r3, #12]
 8001190:	2200      	movs	r2, #0
 8001192:	4619      	mov	r1, r3
 8001194:	f001 fec4 	bl	8002f20 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 3, HAL_MAX_DELAY) == HAL_OK);
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	6818      	ldr	r0, [r3, #0]
 800119c:	f107 0210 	add.w	r2, r7, #16
 80011a0:	f107 0114 	add.w	r1, r7, #20
 80011a4:	f04f 33ff 	mov.w	r3, #4294967295
 80011a8:	9300      	str	r3, [sp, #0]
 80011aa:	2303      	movs	r3, #3
 80011ac:	f003 ff91 	bl	80050d2 <HAL_SPI_TransmitReceive>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	bf0c      	ite	eq
 80011b6:	2301      	moveq	r3, #1
 80011b8:	2300      	movne	r3, #0
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	6858      	ldr	r0, [r3, #4]
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	899b      	ldrh	r3, [r3, #12]
 80011c6:	2201      	movs	r2, #1
 80011c8:	4619      	mov	r1, r3
 80011ca:	f001 fea9 	bl	8002f20 <HAL_GPIO_WritePin>

	if (status == 1) {
 80011ce:	7dfb      	ldrb	r3, [r7, #23]
 80011d0:	2b01      	cmp	r3, #1
 80011d2:	d102      	bne.n	80011da <BMI088_ReadAccRegister+0x72>

		*data = rxBuf[2];
 80011d4:	7cba      	ldrb	r2, [r7, #18]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	701a      	strb	r2, [r3, #0]

	}

	return status;
 80011da:	7dfb      	ldrb	r3, [r7, #23]

}
 80011dc:	4618      	mov	r0, r3
 80011de:	3718      	adds	r7, #24
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <BMI088_ReadGyrRegister>:

uint8_t BMI088_ReadGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b088      	sub	sp, #32
 80011e8:	af02      	add	r7, sp, #8
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	460b      	mov	r3, r1
 80011ee:	607a      	str	r2, [r7, #4]
 80011f0:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[2] = {regAddr | 0x80, 0x00};
 80011f2:	7afb      	ldrb	r3, [r7, #11]
 80011f4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	753b      	strb	r3, [r7, #20]
 80011fc:	2300      	movs	r3, #0
 80011fe:	757b      	strb	r3, [r7, #21]
	uint8_t rxBuf[2];

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	6898      	ldr	r0, [r3, #8]
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	89db      	ldrh	r3, [r3, #14]
 8001208:	2200      	movs	r2, #0
 800120a:	4619      	mov	r1, r3
 800120c:	f001 fe88 	bl	8002f20 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	6818      	ldr	r0, [r3, #0]
 8001214:	f107 0210 	add.w	r2, r7, #16
 8001218:	f107 0114 	add.w	r1, r7, #20
 800121c:	f04f 33ff 	mov.w	r3, #4294967295
 8001220:	9300      	str	r3, [sp, #0]
 8001222:	2302      	movs	r3, #2
 8001224:	f003 ff55 	bl	80050d2 <HAL_SPI_TransmitReceive>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	bf0c      	ite	eq
 800122e:	2301      	moveq	r3, #1
 8001230:	2300      	movne	r3, #0
 8001232:	b2db      	uxtb	r3, r3
 8001234:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	6898      	ldr	r0, [r3, #8]
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	89db      	ldrh	r3, [r3, #14]
 800123e:	2201      	movs	r2, #1
 8001240:	4619      	mov	r1, r3
 8001242:	f001 fe6d 	bl	8002f20 <HAL_GPIO_WritePin>

	if (status == 1) {
 8001246:	7dfb      	ldrb	r3, [r7, #23]
 8001248:	2b01      	cmp	r3, #1
 800124a:	d102      	bne.n	8001252 <BMI088_ReadGyrRegister+0x6e>

		*data = rxBuf[1];
 800124c:	7c7a      	ldrb	r2, [r7, #17]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	701a      	strb	r2, [r3, #0]

	}

	return status;
 8001252:	7dfb      	ldrb	r3, [r7, #23]

}
 8001254:	4618      	mov	r0, r3
 8001256:	3718      	adds	r7, #24
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <BMI088_WriteAccRegister>:

uint8_t BMI088_WriteAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	460b      	mov	r3, r1
 8001266:	70fb      	strb	r3, [r7, #3]
 8001268:	4613      	mov	r3, r2
 800126a:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 800126c:	78fb      	ldrb	r3, [r7, #3]
 800126e:	733b      	strb	r3, [r7, #12]
 8001270:	78bb      	ldrb	r3, [r7, #2]
 8001272:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6858      	ldr	r0, [r3, #4]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	899b      	ldrh	r3, [r3, #12]
 800127c:	2200      	movs	r2, #0
 800127e:	4619      	mov	r1, r3
 8001280:	f001 fe4e 	bl	8002f20 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6818      	ldr	r0, [r3, #0]
 8001288:	f107 010c 	add.w	r1, r7, #12
 800128c:	f04f 33ff 	mov.w	r3, #4294967295
 8001290:	2202      	movs	r2, #2
 8001292:	f003 fdda 	bl	8004e4a <HAL_SPI_Transmit>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	bf0c      	ite	eq
 800129c:	2301      	moveq	r3, #1
 800129e:	2300      	movne	r3, #0
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 80012a4:	bf00      	nop
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f004 fad2 	bl	8005854 <HAL_SPI_GetState>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d1f7      	bne.n	80012a6 <BMI088_WriteAccRegister+0x4a>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6858      	ldr	r0, [r3, #4]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	899b      	ldrh	r3, [r3, #12]
 80012be:	2201      	movs	r2, #1
 80012c0:	4619      	mov	r1, r3
 80012c2:	f001 fe2d 	bl	8002f20 <HAL_GPIO_WritePin>

	return status;
 80012c6:	7bfb      	ldrb	r3, [r7, #15]

}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3710      	adds	r7, #16
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <BMI088_WriteGyrRegister>:

uint8_t BMI088_WriteGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	460b      	mov	r3, r1
 80012da:	70fb      	strb	r3, [r7, #3]
 80012dc:	4613      	mov	r3, r2
 80012de:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 80012e0:	78fb      	ldrb	r3, [r7, #3]
 80012e2:	733b      	strb	r3, [r7, #12]
 80012e4:	78bb      	ldrb	r3, [r7, #2]
 80012e6:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6898      	ldr	r0, [r3, #8]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	89db      	ldrh	r3, [r3, #14]
 80012f0:	2200      	movs	r2, #0
 80012f2:	4619      	mov	r1, r3
 80012f4:	f001 fe14 	bl	8002f20 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6818      	ldr	r0, [r3, #0]
 80012fc:	f107 010c 	add.w	r1, r7, #12
 8001300:	f04f 33ff 	mov.w	r3, #4294967295
 8001304:	2202      	movs	r2, #2
 8001306:	f003 fda0 	bl	8004e4a <HAL_SPI_Transmit>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	bf0c      	ite	eq
 8001310:	2301      	moveq	r3, #1
 8001312:	2300      	movne	r3, #0
 8001314:	b2db      	uxtb	r3, r3
 8001316:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 8001318:	bf00      	nop
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4618      	mov	r0, r3
 8001320:	f004 fa98 	bl	8005854 <HAL_SPI_GetState>
 8001324:	4603      	mov	r3, r0
 8001326:	2b01      	cmp	r3, #1
 8001328:	d1f7      	bne.n	800131a <BMI088_WriteGyrRegister+0x4a>
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6898      	ldr	r0, [r3, #8]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	89db      	ldrh	r3, [r3, #14]
 8001332:	2201      	movs	r2, #1
 8001334:	4619      	mov	r1, r3
 8001336:	f001 fdf3 	bl	8002f20 <HAL_GPIO_WritePin>

	return status;
 800133a:	7bfb      	ldrb	r3, [r7, #15]

}
 800133c:	4618      	mov	r0, r3
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <BMI088_ReadAccelerometerDMA>:
/*
 *
 * DMA
 *
 */
uint8_t BMI088_ReadAccelerometerDMA(BMI088 *imu) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6858      	ldr	r0, [r3, #4]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	899b      	ldrh	r3, [r3, #12]
 8001354:	2200      	movs	r2, #0
 8001356:	4619      	mov	r1, r3
 8001358:	f001 fde2 	bl	8002f20 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive_DMA(imu->spiHandle, imu->accTxBuf, (uint8_t *) imu->accRxBuf, 8) == HAL_OK) {
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6818      	ldr	r0, [r3, #0]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f103 0112 	add.w	r1, r3, #18
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f103 0221 	add.w	r2, r3, #33	@ 0x21
 800136c:	2308      	movs	r3, #8
 800136e:	f004 f859 	bl	8005424 <HAL_SPI_TransmitReceive_DMA>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d104      	bne.n	8001382 <BMI088_ReadAccelerometerDMA+0x3e>

		imu->readingAcc = 1;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2201      	movs	r2, #1
 800137c:	741a      	strb	r2, [r3, #16]
		return 1;
 800137e:	2301      	movs	r3, #1
 8001380:	e008      	b.n	8001394 <BMI088_ReadAccelerometerDMA+0x50>

	} else {

		HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6858      	ldr	r0, [r3, #4]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	899b      	ldrh	r3, [r3, #12]
 800138a:	2201      	movs	r2, #1
 800138c:	4619      	mov	r1, r3
 800138e:	f001 fdc7 	bl	8002f20 <HAL_GPIO_WritePin>
		return 0;
 8001392:	2300      	movs	r3, #0

	}

}
 8001394:	4618      	mov	r0, r3
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <BMI088_ReadAccelerometerDMA_Complete>:

void BMI088_ReadAccelerometerDMA_Complete(BMI088 *imu) {
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6858      	ldr	r0, [r3, #4]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	899b      	ldrh	r3, [r3, #12]
 80013ac:	2201      	movs	r2, #1
 80013ae:	4619      	mov	r1, r3
 80013b0:	f001 fdb6 	bl	8002f20 <HAL_GPIO_WritePin>
	imu->readingAcc = 0;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2200      	movs	r2, #0
 80013b8:	741a      	strb	r2, [r3, #16]

	/* Form signed 16-bit integers */
	int16_t accX = (int16_t) ((imu->accRxBuf[3] << 8) | imu->accRxBuf[2]);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	021b      	lsls	r3, r3, #8
 80013c4:	b21a      	sxth	r2, r3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	b21b      	sxth	r3, r3
 80013d0:	4313      	orrs	r3, r2
 80013d2:	81fb      	strh	r3, [r7, #14]
	int16_t accY = (int16_t) ((imu->accRxBuf[5] << 8) | imu->accRxBuf[4]);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	b21a      	sxth	r2, r3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	b21b      	sxth	r3, r3
 80013ea:	4313      	orrs	r3, r2
 80013ec:	81bb      	strh	r3, [r7, #12]
	int16_t accZ = (int16_t) ((imu->accRxBuf[7] << 8) | imu->accRxBuf[6]);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	021b      	lsls	r3, r3, #8
 80013f8:	b21a      	sxth	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8001400:	b2db      	uxtb	r3, r3
 8001402:	b21b      	sxth	r3, r3
 8001404:	4313      	orrs	r3, r2
 8001406:	817b      	strh	r3, [r7, #10]

	/* Convert to m/s^2 */
	imu->acc_mps2[0] = imu->accConversion * accX;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800140e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001412:	ee07 3a90 	vmov	s15, r3
 8001416:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800141a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
	imu->acc_mps2[1] = imu->accConversion * accY;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800142a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800142e:	ee07 3a90 	vmov	s15, r3
 8001432:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001436:	ee67 7a27 	vmul.f32	s15, s14, s15
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
	imu->acc_mps2[2] = imu->accConversion * accZ;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8001446:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800144a:	ee07 3a90 	vmov	s15, r3
 800144e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001452:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

}
 800145c:	bf00      	nop
 800145e:	3710      	adds	r7, #16
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}

08001464 <BMI088_ReadGyroscopeDMA>:

uint8_t BMI088_ReadGyroscopeDMA(BMI088 *imu) {
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6898      	ldr	r0, [r3, #8]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	89db      	ldrh	r3, [r3, #14]
 8001474:	2200      	movs	r2, #0
 8001476:	4619      	mov	r1, r3
 8001478:	f001 fd52 	bl	8002f20 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive_DMA(imu->spiHandle, imu->gyrTxBuf, (uint8_t *) imu->gyrRxBuf, 7) == HAL_OK) {
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6818      	ldr	r0, [r3, #0]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	f103 011a 	add.w	r1, r3, #26
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f103 0229 	add.w	r2, r3, #41	@ 0x29
 800148c:	2307      	movs	r3, #7
 800148e:	f003 ffc9 	bl	8005424 <HAL_SPI_TransmitReceive_DMA>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d104      	bne.n	80014a2 <BMI088_ReadGyroscopeDMA+0x3e>

		imu->readingGyr = 1;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2201      	movs	r2, #1
 800149c:	745a      	strb	r2, [r3, #17]
		return 1;
 800149e:	2301      	movs	r3, #1
 80014a0:	e008      	b.n	80014b4 <BMI088_ReadGyroscopeDMA+0x50>

	} else {

		HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6898      	ldr	r0, [r3, #8]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	89db      	ldrh	r3, [r3, #14]
 80014aa:	2201      	movs	r2, #1
 80014ac:	4619      	mov	r1, r3
 80014ae:	f001 fd37 	bl	8002f20 <HAL_GPIO_WritePin>
		return 0;
 80014b2:	2300      	movs	r3, #0

	}

}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3708      	adds	r7, #8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <BMI088_ReadGyroscopeDMA_Complete>:

void BMI088_ReadGyroscopeDMA_Complete(BMI088 *imu) {
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6898      	ldr	r0, [r3, #8]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	89db      	ldrh	r3, [r3, #14]
 80014cc:	2201      	movs	r2, #1
 80014ce:	4619      	mov	r1, r3
 80014d0:	f001 fd26 	bl	8002f20 <HAL_GPIO_WritePin>
	imu->readingGyr = 0;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2200      	movs	r2, #0
 80014d8:	745a      	strb	r2, [r3, #17]

	/* Form signed 16-bit integers */
	int16_t gyrX = (int16_t) ((imu->gyrRxBuf[2] << 8) | imu->gyrRxBuf[1]);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	021b      	lsls	r3, r3, #8
 80014e4:	b21a      	sxth	r2, r3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	b21b      	sxth	r3, r3
 80014f0:	4313      	orrs	r3, r2
 80014f2:	81fb      	strh	r3, [r7, #14]
	int16_t gyrY = (int16_t) ((imu->gyrRxBuf[4] << 8) | imu->gyrRxBuf[3]);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	021b      	lsls	r3, r3, #8
 80014fe:	b21a      	sxth	r2, r3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001506:	b2db      	uxtb	r3, r3
 8001508:	b21b      	sxth	r3, r3
 800150a:	4313      	orrs	r3, r2
 800150c:	81bb      	strh	r3, [r7, #12]
	int16_t gyrZ = (int16_t) ((imu->gyrRxBuf[6] << 8) | imu->gyrRxBuf[5]);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8001514:	b2db      	uxtb	r3, r3
 8001516:	021b      	lsls	r3, r3, #8
 8001518:	b21a      	sxth	r2, r3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8001520:	b2db      	uxtb	r3, r3
 8001522:	b21b      	sxth	r3, r3
 8001524:	4313      	orrs	r3, r2
 8001526:	817b      	strh	r3, [r7, #10]

	/* Convert to deg/s */
	imu->gyr_rps[0] = imu->gyrConversion * gyrX;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 800152e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001532:	ee07 3a90 	vmov	s15, r3
 8001536:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800153a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	imu->gyr_rps[1] = imu->gyrConversion * gyrY;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 800154a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800154e:	ee07 3a90 	vmov	s15, r3
 8001552:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001556:	ee67 7a27 	vmul.f32	s15, s14, s15
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
	imu->gyr_rps[2] = imu->gyrConversion * gyrZ;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8001566:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800156a:	ee07 3a90 	vmov	s15, r3
 800156e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001572:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c

}
 800157c:	bf00      	nop
 800157e:	3710      	adds	r7, #16
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}

08001584 <EKF_CalculateGyroBias>:
uint32_t prev_time;




void EKF_CalculateGyroBias(BMI088* imu, int samples) {
 8001584:	b480      	push	{r7}
 8001586:	b089      	sub	sp, #36	@ 0x24
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
    float bias[3] = {0};
 800158e:	f107 030c 	add.w	r3, r7, #12
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]
 8001598:	609a      	str	r2, [r3, #8]

    for (int i = 0; i < samples; i++) {
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
 800159e:	e01d      	b.n	80015dc <EKF_CalculateGyroBias+0x58>
        bias[0] += imu->gyr_rps[0];
 80015a0:	ed97 7a03 	vldr	s14, [r7, #12]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80015aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015ae:	edc7 7a03 	vstr	s15, [r7, #12]
        bias[1] += imu->gyr_rps[1];
 80015b2:	ed97 7a04 	vldr	s14, [r7, #16]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80015bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015c0:	edc7 7a04 	vstr	s15, [r7, #16]
        bias[2] += imu->gyr_rps[2];
 80015c4:	ed97 7a05 	vldr	s14, [r7, #20]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80015ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015d2:	edc7 7a05 	vstr	s15, [r7, #20]
    for (int i = 0; i < samples; i++) {
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	3301      	adds	r3, #1
 80015da:	61fb      	str	r3, [r7, #28]
 80015dc:	69fa      	ldr	r2, [r7, #28]
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	dbdd      	blt.n	80015a0 <EKF_CalculateGyroBias+0x1c>
    }
    for (int i = 0; i < 3; i++) {
 80015e4:	2300      	movs	r3, #0
 80015e6:	61bb      	str	r3, [r7, #24]
 80015e8:	e016      	b.n	8001618 <EKF_CalculateGyroBias+0x94>
        gyro_bias[i] = bias[i] / samples;
 80015ea:	69bb      	ldr	r3, [r7, #24]
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	3320      	adds	r3, #32
 80015f0:	443b      	add	r3, r7
 80015f2:	3b14      	subs	r3, #20
 80015f4:	edd3 6a00 	vldr	s13, [r3]
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	ee07 3a90 	vmov	s15, r3
 80015fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001602:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001606:	4a09      	ldr	r2, [pc, #36]	@ (800162c <EKF_CalculateGyroBias+0xa8>)
 8001608:	69bb      	ldr	r3, [r7, #24]
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	4413      	add	r3, r2
 800160e:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 3; i++) {
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	3301      	adds	r3, #1
 8001616:	61bb      	str	r3, [r7, #24]
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	2b02      	cmp	r3, #2
 800161c:	dde5      	ble.n	80015ea <EKF_CalculateGyroBias+0x66>
    }

#ifdef USE_SERIAL
    Serial_GyroBias(gyro_bias[0], gyro_bias[1], gyro_bias[2]);
#endif //USE_SERIAL
}
 800161e:	bf00      	nop
 8001620:	bf00      	nop
 8001622:	3724      	adds	r7, #36	@ 0x24
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr
 800162c:	200002ec 	.word	0x200002ec

08001630 <EKF_Predict>:


void EKF_Predict(float dt, float gyro_data[3]) {
 8001630:	b480      	push	{r7}
 8001632:	b087      	sub	sp, #28
 8001634:	af00      	add	r7, sp, #0
 8001636:	ed87 0a01 	vstr	s0, [r7, #4]
 800163a:	6038      	str	r0, [r7, #0]
    float gx = gyro_data[0]; //- gyro_bias[0];
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	617b      	str	r3, [r7, #20]
    float gy = gyro_data[1] - gyro_bias[1];
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	3304      	adds	r3, #4
 8001646:	ed93 7a00 	vldr	s14, [r3]
 800164a:	4b21      	ldr	r3, [pc, #132]	@ (80016d0 <EKF_Predict+0xa0>)
 800164c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001650:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001654:	edc7 7a04 	vstr	s15, [r7, #16]
    float gz = gyro_data[2] - gyro_bias[2];
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	3308      	adds	r3, #8
 800165c:	ed93 7a00 	vldr	s14, [r3]
 8001660:	4b1b      	ldr	r3, [pc, #108]	@ (80016d0 <EKF_Predict+0xa0>)
 8001662:	edd3 7a02 	vldr	s15, [r3, #8]
 8001666:	ee77 7a67 	vsub.f32	s15, s14, s15
 800166a:	edc7 7a03 	vstr	s15, [r7, #12]

    state[0] += gx * dt;
 800166e:	4b19      	ldr	r3, [pc, #100]	@ (80016d4 <EKF_Predict+0xa4>)
 8001670:	ed93 7a00 	vldr	s14, [r3]
 8001674:	edd7 6a05 	vldr	s13, [r7, #20]
 8001678:	edd7 7a01 	vldr	s15, [r7, #4]
 800167c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001680:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001684:	4b13      	ldr	r3, [pc, #76]	@ (80016d4 <EKF_Predict+0xa4>)
 8001686:	edc3 7a00 	vstr	s15, [r3]
    state[1] += gy * dt;
 800168a:	4b12      	ldr	r3, [pc, #72]	@ (80016d4 <EKF_Predict+0xa4>)
 800168c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001690:	edd7 6a04 	vldr	s13, [r7, #16]
 8001694:	edd7 7a01 	vldr	s15, [r7, #4]
 8001698:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800169c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016a0:	4b0c      	ldr	r3, [pc, #48]	@ (80016d4 <EKF_Predict+0xa4>)
 80016a2:	edc3 7a01 	vstr	s15, [r3, #4]
    state[2] += gz * dt;
 80016a6:	4b0b      	ldr	r3, [pc, #44]	@ (80016d4 <EKF_Predict+0xa4>)
 80016a8:	ed93 7a02 	vldr	s14, [r3, #8]
 80016ac:	edd7 6a03 	vldr	s13, [r7, #12]
 80016b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80016b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016bc:	4b05      	ldr	r3, [pc, #20]	@ (80016d4 <EKF_Predict+0xa4>)
 80016be:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80016c2:	bf00      	nop
 80016c4:	371c      	adds	r7, #28
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	200002ec 	.word	0x200002ec
 80016d4:	200002e0 	.word	0x200002e0

080016d8 <EKF_Update>:



void EKF_Update(float accel_data[3])
{
 80016d8:	b5b0      	push	{r4, r5, r7, lr}
 80016da:	ed2d 8b02 	vpush	{d8}
 80016de:	b086      	sub	sp, #24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
    float accel_roll = atan2f(accel_data[1], accel_data[2]);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	3304      	adds	r3, #4
 80016e8:	edd3 7a00 	vldr	s15, [r3]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3308      	adds	r3, #8
 80016f0:	ed93 7a00 	vldr	s14, [r3]
 80016f4:	eef0 0a47 	vmov.f32	s1, s14
 80016f8:	eeb0 0a67 	vmov.f32	s0, s15
 80016fc:	f00a ff34 	bl	800c568 <atan2f>
 8001700:	ed87 0a05 	vstr	s0, [r7, #20]
    float accel_pitch = atan2f(-accel_data[0], sqrtf(accel_data[1] * accel_data[1] + accel_data[2] * accel_data[2]));
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	edd3 7a00 	vldr	s15, [r3]
 800170a:	eeb1 8a67 	vneg.f32	s16, s15
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	3304      	adds	r3, #4
 8001712:	ed93 7a00 	vldr	s14, [r3]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	3304      	adds	r3, #4
 800171a:	edd3 7a00 	vldr	s15, [r3]
 800171e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	3308      	adds	r3, #8
 8001726:	edd3 6a00 	vldr	s13, [r3]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	3308      	adds	r3, #8
 800172e:	edd3 7a00 	vldr	s15, [r3]
 8001732:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001736:	ee77 7a27 	vadd.f32	s15, s14, s15
 800173a:	eeb0 0a67 	vmov.f32	s0, s15
 800173e:	f00a ff15 	bl	800c56c <sqrtf>
 8001742:	eef0 7a40 	vmov.f32	s15, s0
 8001746:	eef0 0a67 	vmov.f32	s1, s15
 800174a:	eeb0 0a48 	vmov.f32	s0, s16
 800174e:	f00a ff0b 	bl	800c568 <atan2f>
 8001752:	ed87 0a04 	vstr	s0, [r7, #16]

    float y[2] = {accel_roll - state[0], accel_pitch - state[1]};
 8001756:	4b2e      	ldr	r3, [pc, #184]	@ (8001810 <EKF_Update+0x138>)
 8001758:	edd3 7a00 	vldr	s15, [r3]
 800175c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001760:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001764:	edc7 7a02 	vstr	s15, [r7, #8]
 8001768:	4b29      	ldr	r3, [pc, #164]	@ (8001810 <EKF_Update+0x138>)
 800176a:	edd3 7a01 	vldr	s15, [r3, #4]
 800176e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001772:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001776:	edc7 7a03 	vstr	s15, [r7, #12]

    state[0] += y[0] * 0.1;
 800177a:	4b25      	ldr	r3, [pc, #148]	@ (8001810 <EKF_Update+0x138>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4618      	mov	r0, r3
 8001780:	f7fe fee2 	bl	8000548 <__aeabi_f2d>
 8001784:	4604      	mov	r4, r0
 8001786:	460d      	mov	r5, r1
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	4618      	mov	r0, r3
 800178c:	f7fe fedc 	bl	8000548 <__aeabi_f2d>
 8001790:	a31d      	add	r3, pc, #116	@ (adr r3, 8001808 <EKF_Update+0x130>)
 8001792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001796:	f7fe ff2f 	bl	80005f8 <__aeabi_dmul>
 800179a:	4602      	mov	r2, r0
 800179c:	460b      	mov	r3, r1
 800179e:	4620      	mov	r0, r4
 80017a0:	4629      	mov	r1, r5
 80017a2:	f7fe fd73 	bl	800028c <__adddf3>
 80017a6:	4602      	mov	r2, r0
 80017a8:	460b      	mov	r3, r1
 80017aa:	4610      	mov	r0, r2
 80017ac:	4619      	mov	r1, r3
 80017ae:	f7ff f9fb 	bl	8000ba8 <__aeabi_d2f>
 80017b2:	4603      	mov	r3, r0
 80017b4:	4a16      	ldr	r2, [pc, #88]	@ (8001810 <EKF_Update+0x138>)
 80017b6:	6013      	str	r3, [r2, #0]
    state[1] += y[1] * 0.1;
 80017b8:	4b15      	ldr	r3, [pc, #84]	@ (8001810 <EKF_Update+0x138>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	4618      	mov	r0, r3
 80017be:	f7fe fec3 	bl	8000548 <__aeabi_f2d>
 80017c2:	4604      	mov	r4, r0
 80017c4:	460d      	mov	r5, r1
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7fe febd 	bl	8000548 <__aeabi_f2d>
 80017ce:	a30e      	add	r3, pc, #56	@ (adr r3, 8001808 <EKF_Update+0x130>)
 80017d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d4:	f7fe ff10 	bl	80005f8 <__aeabi_dmul>
 80017d8:	4602      	mov	r2, r0
 80017da:	460b      	mov	r3, r1
 80017dc:	4620      	mov	r0, r4
 80017de:	4629      	mov	r1, r5
 80017e0:	f7fe fd54 	bl	800028c <__adddf3>
 80017e4:	4602      	mov	r2, r0
 80017e6:	460b      	mov	r3, r1
 80017e8:	4610      	mov	r0, r2
 80017ea:	4619      	mov	r1, r3
 80017ec:	f7ff f9dc 	bl	8000ba8 <__aeabi_d2f>
 80017f0:	4603      	mov	r3, r0
 80017f2:	4a07      	ldr	r2, [pc, #28]	@ (8001810 <EKF_Update+0x138>)
 80017f4:	6053      	str	r3, [r2, #4]
}
 80017f6:	bf00      	nop
 80017f8:	3718      	adds	r7, #24
 80017fa:	46bd      	mov	sp, r7
 80017fc:	ecbd 8b02 	vpop	{d8}
 8001800:	bdb0      	pop	{r4, r5, r7, pc}
 8001802:	bf00      	nop
 8001804:	f3af 8000 	nop.w
 8001808:	9999999a 	.word	0x9999999a
 800180c:	3fb99999 	.word	0x3fb99999
 8001810:	200002e0 	.word	0x200002e0
 8001814:	00000000 	.word	0x00000000

08001818 <EKF_FindAngles>:


void EKF_FindAngles(float accel_data[3], float gyro_data[3])
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b088      	sub	sp, #32
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	6039      	str	r1, [r7, #0]
    uint32_t curr_time = HAL_GetTick();
 8001822:	f000 fd0d 	bl	8002240 <HAL_GetTick>
 8001826:	61f8      	str	r0, [r7, #28]
    float dt = (curr_time - prev_time) / 1000.0f;
 8001828:	4b2b      	ldr	r3, [pc, #172]	@ (80018d8 <EKF_FindAngles+0xc0>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	69fa      	ldr	r2, [r7, #28]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	ee07 3a90 	vmov	s15, r3
 8001834:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001838:	eddf 6a28 	vldr	s13, [pc, #160]	@ 80018dc <EKF_FindAngles+0xc4>
 800183c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001840:	edc7 7a06 	vstr	s15, [r7, #24]
    prev_time = curr_time;
 8001844:	4a24      	ldr	r2, [pc, #144]	@ (80018d8 <EKF_FindAngles+0xc0>)
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	6013      	str	r3, [r2, #0]

    EKF_Predict(dt, gyro_data);
 800184a:	6838      	ldr	r0, [r7, #0]
 800184c:	ed97 0a06 	vldr	s0, [r7, #24]
 8001850:	f7ff feee 	bl	8001630 <EKF_Predict>
    EKF_Update(accel_data);
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f7ff ff3f 	bl	80016d8 <EKF_Update>

    float roll = state[0] * (180.0 / M_PI);
 800185a:	4b21      	ldr	r3, [pc, #132]	@ (80018e0 <EKF_FindAngles+0xc8>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4618      	mov	r0, r3
 8001860:	f7fe fe72 	bl	8000548 <__aeabi_f2d>
 8001864:	a31a      	add	r3, pc, #104	@ (adr r3, 80018d0 <EKF_FindAngles+0xb8>)
 8001866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186a:	f7fe fec5 	bl	80005f8 <__aeabi_dmul>
 800186e:	4602      	mov	r2, r0
 8001870:	460b      	mov	r3, r1
 8001872:	4610      	mov	r0, r2
 8001874:	4619      	mov	r1, r3
 8001876:	f7ff f997 	bl	8000ba8 <__aeabi_d2f>
 800187a:	4603      	mov	r3, r0
 800187c:	617b      	str	r3, [r7, #20]
    float pitch = state[1] * (180.0 / M_PI);
 800187e:	4b18      	ldr	r3, [pc, #96]	@ (80018e0 <EKF_FindAngles+0xc8>)
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	4618      	mov	r0, r3
 8001884:	f7fe fe60 	bl	8000548 <__aeabi_f2d>
 8001888:	a311      	add	r3, pc, #68	@ (adr r3, 80018d0 <EKF_FindAngles+0xb8>)
 800188a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800188e:	f7fe feb3 	bl	80005f8 <__aeabi_dmul>
 8001892:	4602      	mov	r2, r0
 8001894:	460b      	mov	r3, r1
 8001896:	4610      	mov	r0, r2
 8001898:	4619      	mov	r1, r3
 800189a:	f7ff f985 	bl	8000ba8 <__aeabi_d2f>
 800189e:	4603      	mov	r3, r0
 80018a0:	613b      	str	r3, [r7, #16]
    float yaw = state[2] * (180.0 / M_PI);
 80018a2:	4b0f      	ldr	r3, [pc, #60]	@ (80018e0 <EKF_FindAngles+0xc8>)
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7fe fe4e 	bl	8000548 <__aeabi_f2d>
 80018ac:	a308      	add	r3, pc, #32	@ (adr r3, 80018d0 <EKF_FindAngles+0xb8>)
 80018ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b2:	f7fe fea1 	bl	80005f8 <__aeabi_dmul>
 80018b6:	4602      	mov	r2, r0
 80018b8:	460b      	mov	r3, r1
 80018ba:	4610      	mov	r0, r2
 80018bc:	4619      	mov	r1, r3
 80018be:	f7ff f973 	bl	8000ba8 <__aeabi_d2f>
 80018c2:	4603      	mov	r3, r0
 80018c4:	60fb      	str	r3, [r7, #12]
#endif //USE_SERIAL
#ifdef USE_API
    API_PrintAngles(HAL_GetTick(), roll, pitch, yaw);
#endif //USE_API

}
 80018c6:	bf00      	nop
 80018c8:	3720      	adds	r7, #32
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	1a63c1f8 	.word	0x1a63c1f8
 80018d4:	404ca5dc 	.word	0x404ca5dc
 80018d8:	200002f8 	.word	0x200002f8
 80018dc:	447a0000 	.word	0x447a0000
 80018e0:	200002e0 	.word	0x200002e0

080018e4 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
char logBuf[128];

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{   // we have an interrupt
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == INT_ACC_Pin)
 80018ee:	88fb      	ldrh	r3, [r7, #6]
 80018f0:	2b04      	cmp	r3, #4
 80018f2:	d103      	bne.n	80018fc <HAL_GPIO_EXTI_Callback+0x18>
	{
		// we check if the interrupt pin is the accelerometer one
		BMI088_ReadAccelerometerDMA(&imu);	// if yes read from the DMA memory
 80018f4:	4806      	ldr	r0, [pc, #24]	@ (8001910 <HAL_GPIO_EXTI_Callback+0x2c>)
 80018f6:	f7ff fd25 	bl	8001344 <BMI088_ReadAccelerometerDMA>
	else if(GPIO_Pin == INT_GYR_Pin)
	{
		// we check if the interrupt pin is the gyroscope one
		BMI088_ReadGyroscopeDMA(&imu);
	}
}
 80018fa:	e005      	b.n	8001908 <HAL_GPIO_EXTI_Callback+0x24>
	else if(GPIO_Pin == INT_GYR_Pin)
 80018fc:	88fb      	ldrh	r3, [r7, #6]
 80018fe:	2b08      	cmp	r3, #8
 8001900:	d102      	bne.n	8001908 <HAL_GPIO_EXTI_Callback+0x24>
		BMI088_ReadGyroscopeDMA(&imu);
 8001902:	4803      	ldr	r0, [pc, #12]	@ (8001910 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001904:	f7ff fdae 	bl	8001464 <BMI088_ReadGyroscopeDMA>
}
 8001908:	bf00      	nop
 800190a:	3708      	adds	r7, #8
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	20000414 	.word	0x20000414

08001914 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)		// It tells us that the transfer has been completed
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
	if(hspi->Instance == SPI1)		// Check if it is the correct SPI (we want SPI1)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a0a      	ldr	r2, [pc, #40]	@ (800194c <HAL_SPI_TxRxCpltCallback+0x38>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d10d      	bne.n	8001942 <HAL_SPI_TxRxCpltCallback+0x2e>
	{
		if (imu.readingAcc)
 8001926:	4b0a      	ldr	r3, [pc, #40]	@ (8001950 <HAL_SPI_TxRxCpltCallback+0x3c>)
 8001928:	7c1b      	ldrb	r3, [r3, #16]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d002      	beq.n	8001934 <HAL_SPI_TxRxCpltCallback+0x20>
		{
			BMI088_ReadAccelerometerDMA_Complete(&imu);
 800192e:	4808      	ldr	r0, [pc, #32]	@ (8001950 <HAL_SPI_TxRxCpltCallback+0x3c>)
 8001930:	f7ff fd34 	bl	800139c <BMI088_ReadAccelerometerDMA_Complete>
		}

		if (imu.readingGyr)
 8001934:	4b06      	ldr	r3, [pc, #24]	@ (8001950 <HAL_SPI_TxRxCpltCallback+0x3c>)
 8001936:	7c5b      	ldrb	r3, [r3, #17]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d002      	beq.n	8001942 <HAL_SPI_TxRxCpltCallback+0x2e>
		{
			BMI088_ReadGyroscopeDMA_Complete(&imu);
 800193c:	4804      	ldr	r0, [pc, #16]	@ (8001950 <HAL_SPI_TxRxCpltCallback+0x3c>)
 800193e:	f7ff fdbd 	bl	80014bc <BMI088_ReadGyroscopeDMA_Complete>
		}
	}
}
 8001942:	bf00      	nop
 8001944:	3708      	adds	r7, #8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40013000 	.word	0x40013000
 8001950:	20000414 	.word	0x20000414

08001954 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800195a:	f000 fc0b 	bl	8002174 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800195e:	f000 f84f 	bl	8001a00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001962:	f000 f915 	bl	8001b90 <MX_GPIO_Init>
  MX_DMA_Init();
 8001966:	f000 f8eb 	bl	8001b40 <MX_DMA_Init>
  MX_SPI1_Init();
 800196a:	f000 f8b3 	bl	8001ad4 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 800196e:	f007 fc87 	bl	8009280 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  //Init_BMI088();


  BMI088_Init(&imu, &hspi1, GPIOA, GPIO_PIN_4, GPIOC, GPIO_PIN_4);
 8001972:	2310      	movs	r3, #16
 8001974:	9301      	str	r3, [sp, #4]
 8001976:	4b1b      	ldr	r3, [pc, #108]	@ (80019e4 <main+0x90>)
 8001978:	9300      	str	r3, [sp, #0]
 800197a:	2310      	movs	r3, #16
 800197c:	4a1a      	ldr	r2, [pc, #104]	@ (80019e8 <main+0x94>)
 800197e:	491b      	ldr	r1, [pc, #108]	@ (80019ec <main+0x98>)
 8001980:	481b      	ldr	r0, [pc, #108]	@ (80019f0 <main+0x9c>)
 8001982:	f7ff fad9 	bl	8000f38 <BMI088_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_Delay(2000);
 8001986:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800198a:	f000 fc65 	bl	8002258 <HAL_Delay>
  EKF_CalculateGyroBias(&imu, 500);
 800198e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001992:	4817      	ldr	r0, [pc, #92]	@ (80019f0 <main+0x9c>)
 8001994:	f7ff fdf6 	bl	8001584 <EKF_CalculateGyroBias>
  HAL_Delay(2000);
 8001998:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800199c:	f000 fc5c 	bl	8002258 <HAL_Delay>

  // Timers:
  uint32_t timerUSB = 0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	607b      	str	r3, [r7, #4]
  uint32_t timerToggle = 0;
 80019a4:	2300      	movs	r3, #0
 80019a6:	603b      	str	r3, [r7, #0]



  while (1)
  {
	if ((HAL_GetTick() - timerUSB) >= SAMPLE_TIME_MS_USB)
 80019a8:	f000 fc4a 	bl	8002240 <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	2b09      	cmp	r3, #9
 80019b4:	d9f8      	bls.n	80019a8 <main+0x54>
	{

		EKF_FindAngles(imu.acc_mps2, imu.gyr_rps);
 80019b6:	490f      	ldr	r1, [pc, #60]	@ (80019f4 <main+0xa0>)
 80019b8:	480f      	ldr	r0, [pc, #60]	@ (80019f8 <main+0xa4>)
 80019ba:	f7ff ff2d 	bl	8001818 <EKF_FindAngles>


		// Toggle to show if the code is running
		if ((HAL_GetTick() - timerToggle) >= SAMPLE_TIME_MS_TOGGLE)
 80019be:	f000 fc3f 	bl	8002240 <HAL_GetTick>
 80019c2:	4602      	mov	r2, r0
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	1ad3      	subs	r3, r2, r3
 80019c8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80019cc:	d306      	bcc.n	80019dc <main+0x88>
		{
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 80019ce:	2110      	movs	r1, #16
 80019d0:	480a      	ldr	r0, [pc, #40]	@ (80019fc <main+0xa8>)
 80019d2:	f001 fabe 	bl	8002f52 <HAL_GPIO_TogglePin>
			timerToggle = HAL_GetTick();
 80019d6:	f000 fc33 	bl	8002240 <HAL_GetTick>
 80019da:	6038      	str	r0, [r7, #0]
		}
		timerUSB = HAL_GetTick();
 80019dc:	f000 fc30 	bl	8002240 <HAL_GetTick>
 80019e0:	6078      	str	r0, [r7, #4]
	if ((HAL_GetTick() - timerUSB) >= SAMPLE_TIME_MS_USB)
 80019e2:	e7e1      	b.n	80019a8 <main+0x54>
 80019e4:	40020800 	.word	0x40020800
 80019e8:	40020000 	.word	0x40020000
 80019ec:	200002fc 	.word	0x200002fc
 80019f0:	20000414 	.word	0x20000414
 80019f4:	20000458 	.word	0x20000458
 80019f8:	2000044c 	.word	0x2000044c
 80019fc:	40020400 	.word	0x40020400

08001a00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b094      	sub	sp, #80	@ 0x50
 8001a04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a06:	f107 0320 	add.w	r3, r7, #32
 8001a0a:	2230      	movs	r2, #48	@ 0x30
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f008 fe87 	bl	800a722 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a14:	f107 030c 	add.w	r3, r7, #12
 8001a18:	2200      	movs	r2, #0
 8001a1a:	601a      	str	r2, [r3, #0]
 8001a1c:	605a      	str	r2, [r3, #4]
 8001a1e:	609a      	str	r2, [r3, #8]
 8001a20:	60da      	str	r2, [r3, #12]
 8001a22:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a24:	2300      	movs	r3, #0
 8001a26:	60bb      	str	r3, [r7, #8]
 8001a28:	4b28      	ldr	r3, [pc, #160]	@ (8001acc <SystemClock_Config+0xcc>)
 8001a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2c:	4a27      	ldr	r2, [pc, #156]	@ (8001acc <SystemClock_Config+0xcc>)
 8001a2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a32:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a34:	4b25      	ldr	r3, [pc, #148]	@ (8001acc <SystemClock_Config+0xcc>)
 8001a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a3c:	60bb      	str	r3, [r7, #8]
 8001a3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a40:	2300      	movs	r3, #0
 8001a42:	607b      	str	r3, [r7, #4]
 8001a44:	4b22      	ldr	r3, [pc, #136]	@ (8001ad0 <SystemClock_Config+0xd0>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a21      	ldr	r2, [pc, #132]	@ (8001ad0 <SystemClock_Config+0xd0>)
 8001a4a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a4e:	6013      	str	r3, [r2, #0]
 8001a50:	4b1f      	ldr	r3, [pc, #124]	@ (8001ad0 <SystemClock_Config+0xd0>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a58:	607b      	str	r3, [r7, #4]
 8001a5a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a60:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a64:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a66:	2302      	movs	r3, #2
 8001a68:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a6a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a70:	2308      	movs	r3, #8
 8001a72:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001a74:	23a8      	movs	r3, #168	@ 0xa8
 8001a76:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a78:	2302      	movs	r3, #2
 8001a7a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001a7c:	2307      	movs	r3, #7
 8001a7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a80:	f107 0320 	add.w	r3, r7, #32
 8001a84:	4618      	mov	r0, r3
 8001a86:	f002 fce9 	bl	800445c <HAL_RCC_OscConfig>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a90:	f000 f924 	bl	8001cdc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a94:	230f      	movs	r3, #15
 8001a96:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001aa0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001aa4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001aa6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aaa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001aac:	f107 030c 	add.w	r3, r7, #12
 8001ab0:	2105      	movs	r1, #5
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f002 ff4a 	bl	800494c <HAL_RCC_ClockConfig>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001abe:	f000 f90d 	bl	8001cdc <Error_Handler>
  }
}
 8001ac2:	bf00      	nop
 8001ac4:	3750      	adds	r7, #80	@ 0x50
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	40007000 	.word	0x40007000

08001ad4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ad8:	4b17      	ldr	r3, [pc, #92]	@ (8001b38 <MX_SPI1_Init+0x64>)
 8001ada:	4a18      	ldr	r2, [pc, #96]	@ (8001b3c <MX_SPI1_Init+0x68>)
 8001adc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ade:	4b16      	ldr	r3, [pc, #88]	@ (8001b38 <MX_SPI1_Init+0x64>)
 8001ae0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ae4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ae6:	4b14      	ldr	r3, [pc, #80]	@ (8001b38 <MX_SPI1_Init+0x64>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001aec:	4b12      	ldr	r3, [pc, #72]	@ (8001b38 <MX_SPI1_Init+0x64>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001af2:	4b11      	ldr	r3, [pc, #68]	@ (8001b38 <MX_SPI1_Init+0x64>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001af8:	4b0f      	ldr	r3, [pc, #60]	@ (8001b38 <MX_SPI1_Init+0x64>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001afe:	4b0e      	ldr	r3, [pc, #56]	@ (8001b38 <MX_SPI1_Init+0x64>)
 8001b00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b04:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001b06:	4b0c      	ldr	r3, [pc, #48]	@ (8001b38 <MX_SPI1_Init+0x64>)
 8001b08:	2210      	movs	r2, #16
 8001b0a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001b38 <MX_SPI1_Init+0x64>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b12:	4b09      	ldr	r3, [pc, #36]	@ (8001b38 <MX_SPI1_Init+0x64>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b18:	4b07      	ldr	r3, [pc, #28]	@ (8001b38 <MX_SPI1_Init+0x64>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b1e:	4b06      	ldr	r3, [pc, #24]	@ (8001b38 <MX_SPI1_Init+0x64>)
 8001b20:	220a      	movs	r2, #10
 8001b22:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b24:	4804      	ldr	r0, [pc, #16]	@ (8001b38 <MX_SPI1_Init+0x64>)
 8001b26:	f003 f907 	bl	8004d38 <HAL_SPI_Init>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b30:	f000 f8d4 	bl	8001cdc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b34:	bf00      	nop
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	200002fc 	.word	0x200002fc
 8001b3c:	40013000 	.word	0x40013000

08001b40 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	607b      	str	r3, [r7, #4]
 8001b4a:	4b10      	ldr	r3, [pc, #64]	@ (8001b8c <MX_DMA_Init+0x4c>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4e:	4a0f      	ldr	r2, [pc, #60]	@ (8001b8c <MX_DMA_Init+0x4c>)
 8001b50:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b56:	4b0d      	ldr	r3, [pc, #52]	@ (8001b8c <MX_DMA_Init+0x4c>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b5e:	607b      	str	r3, [r7, #4]
 8001b60:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001b62:	2200      	movs	r2, #0
 8001b64:	2100      	movs	r1, #0
 8001b66:	2038      	movs	r0, #56	@ 0x38
 8001b68:	f000 fc75 	bl	8002456 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001b6c:	2038      	movs	r0, #56	@ 0x38
 8001b6e:	f000 fc8e 	bl	800248e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001b72:	2200      	movs	r2, #0
 8001b74:	2100      	movs	r1, #0
 8001b76:	203b      	movs	r0, #59	@ 0x3b
 8001b78:	f000 fc6d 	bl	8002456 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001b7c:	203b      	movs	r0, #59	@ 0x3b
 8001b7e:	f000 fc86 	bl	800248e <HAL_NVIC_EnableIRQ>

}
 8001b82:	bf00      	nop
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	40023800 	.word	0x40023800

08001b90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08a      	sub	sp, #40	@ 0x28
 8001b94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b96:	f107 0314 	add.w	r3, r7, #20
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	605a      	str	r2, [r3, #4]
 8001ba0:	609a      	str	r2, [r3, #8]
 8001ba2:	60da      	str	r2, [r3, #12]
 8001ba4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	613b      	str	r3, [r7, #16]
 8001baa:	4b48      	ldr	r3, [pc, #288]	@ (8001ccc <MX_GPIO_Init+0x13c>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bae:	4a47      	ldr	r2, [pc, #284]	@ (8001ccc <MX_GPIO_Init+0x13c>)
 8001bb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bb6:	4b45      	ldr	r3, [pc, #276]	@ (8001ccc <MX_GPIO_Init+0x13c>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bbe:	613b      	str	r3, [r7, #16]
 8001bc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	4b41      	ldr	r3, [pc, #260]	@ (8001ccc <MX_GPIO_Init+0x13c>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bca:	4a40      	ldr	r2, [pc, #256]	@ (8001ccc <MX_GPIO_Init+0x13c>)
 8001bcc:	f043 0304 	orr.w	r3, r3, #4
 8001bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bd2:	4b3e      	ldr	r3, [pc, #248]	@ (8001ccc <MX_GPIO_Init+0x13c>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd6:	f003 0304 	and.w	r3, r3, #4
 8001bda:	60fb      	str	r3, [r7, #12]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	60bb      	str	r3, [r7, #8]
 8001be2:	4b3a      	ldr	r3, [pc, #232]	@ (8001ccc <MX_GPIO_Init+0x13c>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be6:	4a39      	ldr	r2, [pc, #228]	@ (8001ccc <MX_GPIO_Init+0x13c>)
 8001be8:	f043 0301 	orr.w	r3, r3, #1
 8001bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bee:	4b37      	ldr	r3, [pc, #220]	@ (8001ccc <MX_GPIO_Init+0x13c>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	60bb      	str	r3, [r7, #8]
 8001bf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	607b      	str	r3, [r7, #4]
 8001bfe:	4b33      	ldr	r3, [pc, #204]	@ (8001ccc <MX_GPIO_Init+0x13c>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c02:	4a32      	ldr	r2, [pc, #200]	@ (8001ccc <MX_GPIO_Init+0x13c>)
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c0a:	4b30      	ldr	r3, [pc, #192]	@ (8001ccc <MX_GPIO_Init+0x13c>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	607b      	str	r3, [r7, #4]
 8001c14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACC_NCS_GPIO_Port, ACC_NCS_Pin, GPIO_PIN_RESET);
 8001c16:	2200      	movs	r2, #0
 8001c18:	2110      	movs	r1, #16
 8001c1a:	482d      	ldr	r0, [pc, #180]	@ (8001cd0 <MX_GPIO_Init+0x140>)
 8001c1c:	f001 f980 	bl	8002f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYR_NCS_GPIO_Port, GYR_NCS_Pin, GPIO_PIN_RESET);
 8001c20:	2200      	movs	r2, #0
 8001c22:	2110      	movs	r1, #16
 8001c24:	482b      	ldr	r0, [pc, #172]	@ (8001cd4 <MX_GPIO_Init+0x144>)
 8001c26:	f001 f97b 	bl	8002f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	2110      	movs	r1, #16
 8001c2e:	482a      	ldr	r0, [pc, #168]	@ (8001cd8 <MX_GPIO_Init+0x148>)
 8001c30:	f001 f976 	bl	8002f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : INT_ACC_Pin INT_GYR_Pin */
  GPIO_InitStruct.Pin = INT_ACC_Pin|INT_GYR_Pin;
 8001c34:	230c      	movs	r3, #12
 8001c36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c38:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001c3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c42:	f107 0314 	add.w	r3, r7, #20
 8001c46:	4619      	mov	r1, r3
 8001c48:	4822      	ldr	r0, [pc, #136]	@ (8001cd4 <MX_GPIO_Init+0x144>)
 8001c4a:	f000 ffcd 	bl	8002be8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_NCS_Pin */
  GPIO_InitStruct.Pin = ACC_NCS_Pin;
 8001c4e:	2310      	movs	r3, #16
 8001c50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c52:	2301      	movs	r3, #1
 8001c54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c56:	2300      	movs	r3, #0
 8001c58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ACC_NCS_GPIO_Port, &GPIO_InitStruct);
 8001c5e:	f107 0314 	add.w	r3, r7, #20
 8001c62:	4619      	mov	r1, r3
 8001c64:	481a      	ldr	r0, [pc, #104]	@ (8001cd0 <MX_GPIO_Init+0x140>)
 8001c66:	f000 ffbf 	bl	8002be8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYR_NCS_Pin */
  GPIO_InitStruct.Pin = GYR_NCS_Pin;
 8001c6a:	2310      	movs	r3, #16
 8001c6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c72:	2300      	movs	r3, #0
 8001c74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c76:	2300      	movs	r3, #0
 8001c78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYR_NCS_GPIO_Port, &GPIO_InitStruct);
 8001c7a:	f107 0314 	add.w	r3, r7, #20
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4814      	ldr	r0, [pc, #80]	@ (8001cd4 <MX_GPIO_Init+0x144>)
 8001c82:	f000 ffb1 	bl	8002be8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001c86:	2310      	movs	r3, #16
 8001c88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c92:	2300      	movs	r3, #0
 8001c94:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c96:	f107 0314 	add.w	r3, r7, #20
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	480e      	ldr	r0, [pc, #56]	@ (8001cd8 <MX_GPIO_Init+0x148>)
 8001c9e:	f000 ffa3 	bl	8002be8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	2008      	movs	r0, #8
 8001ca8:	f000 fbd5 	bl	8002456 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001cac:	2008      	movs	r0, #8
 8001cae:	f000 fbee 	bl	800248e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	2009      	movs	r0, #9
 8001cb8:	f000 fbcd 	bl	8002456 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001cbc:	2009      	movs	r0, #9
 8001cbe:	f000 fbe6 	bl	800248e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001cc2:	bf00      	nop
 8001cc4:	3728      	adds	r7, #40	@ 0x28
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40023800 	.word	0x40023800
 8001cd0:	40020000 	.word	0x40020000
 8001cd4:	40020800 	.word	0x40020800
 8001cd8:	40020400 	.word	0x40020400

08001cdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ce0:	b672      	cpsid	i
}
 8001ce2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ce4:	bf00      	nop
 8001ce6:	e7fd      	b.n	8001ce4 <Error_Handler+0x8>

08001ce8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	607b      	str	r3, [r7, #4]
 8001cf2:	4b10      	ldr	r3, [pc, #64]	@ (8001d34 <HAL_MspInit+0x4c>)
 8001cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf6:	4a0f      	ldr	r2, [pc, #60]	@ (8001d34 <HAL_MspInit+0x4c>)
 8001cf8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8001d34 <HAL_MspInit+0x4c>)
 8001d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d06:	607b      	str	r3, [r7, #4]
 8001d08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	603b      	str	r3, [r7, #0]
 8001d0e:	4b09      	ldr	r3, [pc, #36]	@ (8001d34 <HAL_MspInit+0x4c>)
 8001d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d12:	4a08      	ldr	r2, [pc, #32]	@ (8001d34 <HAL_MspInit+0x4c>)
 8001d14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d18:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d1a:	4b06      	ldr	r3, [pc, #24]	@ (8001d34 <HAL_MspInit+0x4c>)
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d22:	603b      	str	r3, [r7, #0]
 8001d24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d26:	bf00      	nop
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	40023800 	.word	0x40023800

08001d38 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b08a      	sub	sp, #40	@ 0x28
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d40:	f107 0314 	add.w	r3, r7, #20
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	60da      	str	r2, [r3, #12]
 8001d4e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a4c      	ldr	r2, [pc, #304]	@ (8001e88 <HAL_SPI_MspInit+0x150>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	f040 8092 	bne.w	8001e80 <HAL_SPI_MspInit+0x148>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	613b      	str	r3, [r7, #16]
 8001d60:	4b4a      	ldr	r3, [pc, #296]	@ (8001e8c <HAL_SPI_MspInit+0x154>)
 8001d62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d64:	4a49      	ldr	r2, [pc, #292]	@ (8001e8c <HAL_SPI_MspInit+0x154>)
 8001d66:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d6a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d6c:	4b47      	ldr	r3, [pc, #284]	@ (8001e8c <HAL_SPI_MspInit+0x154>)
 8001d6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d74:	613b      	str	r3, [r7, #16]
 8001d76:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d78:	2300      	movs	r3, #0
 8001d7a:	60fb      	str	r3, [r7, #12]
 8001d7c:	4b43      	ldr	r3, [pc, #268]	@ (8001e8c <HAL_SPI_MspInit+0x154>)
 8001d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d80:	4a42      	ldr	r2, [pc, #264]	@ (8001e8c <HAL_SPI_MspInit+0x154>)
 8001d82:	f043 0301 	orr.w	r3, r3, #1
 8001d86:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d88:	4b40      	ldr	r3, [pc, #256]	@ (8001e8c <HAL_SPI_MspInit+0x154>)
 8001d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8c:	f003 0301 	and.w	r3, r3, #1
 8001d90:	60fb      	str	r3, [r7, #12]
 8001d92:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001d94:	23e0      	movs	r3, #224	@ 0xe0
 8001d96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da0:	2303      	movs	r3, #3
 8001da2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001da4:	2305      	movs	r3, #5
 8001da6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da8:	f107 0314 	add.w	r3, r7, #20
 8001dac:	4619      	mov	r1, r3
 8001dae:	4838      	ldr	r0, [pc, #224]	@ (8001e90 <HAL_SPI_MspInit+0x158>)
 8001db0:	f000 ff1a 	bl	8002be8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001db4:	4b37      	ldr	r3, [pc, #220]	@ (8001e94 <HAL_SPI_MspInit+0x15c>)
 8001db6:	4a38      	ldr	r2, [pc, #224]	@ (8001e98 <HAL_SPI_MspInit+0x160>)
 8001db8:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001dba:	4b36      	ldr	r3, [pc, #216]	@ (8001e94 <HAL_SPI_MspInit+0x15c>)
 8001dbc:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001dc0:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dc2:	4b34      	ldr	r3, [pc, #208]	@ (8001e94 <HAL_SPI_MspInit+0x15c>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dc8:	4b32      	ldr	r3, [pc, #200]	@ (8001e94 <HAL_SPI_MspInit+0x15c>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001dce:	4b31      	ldr	r3, [pc, #196]	@ (8001e94 <HAL_SPI_MspInit+0x15c>)
 8001dd0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001dd4:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dd6:	4b2f      	ldr	r3, [pc, #188]	@ (8001e94 <HAL_SPI_MspInit+0x15c>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ddc:	4b2d      	ldr	r3, [pc, #180]	@ (8001e94 <HAL_SPI_MspInit+0x15c>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001de2:	4b2c      	ldr	r3, [pc, #176]	@ (8001e94 <HAL_SPI_MspInit+0x15c>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001de8:	4b2a      	ldr	r3, [pc, #168]	@ (8001e94 <HAL_SPI_MspInit+0x15c>)
 8001dea:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001dee:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001df0:	4b28      	ldr	r3, [pc, #160]	@ (8001e94 <HAL_SPI_MspInit+0x15c>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001df6:	4827      	ldr	r0, [pc, #156]	@ (8001e94 <HAL_SPI_MspInit+0x15c>)
 8001df8:	f000 fb64 	bl	80024c4 <HAL_DMA_Init>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 8001e02:	f7ff ff6b 	bl	8001cdc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4a22      	ldr	r2, [pc, #136]	@ (8001e94 <HAL_SPI_MspInit+0x15c>)
 8001e0a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001e0c:	4a21      	ldr	r2, [pc, #132]	@ (8001e94 <HAL_SPI_MspInit+0x15c>)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001e12:	4b22      	ldr	r3, [pc, #136]	@ (8001e9c <HAL_SPI_MspInit+0x164>)
 8001e14:	4a22      	ldr	r2, [pc, #136]	@ (8001ea0 <HAL_SPI_MspInit+0x168>)
 8001e16:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001e18:	4b20      	ldr	r3, [pc, #128]	@ (8001e9c <HAL_SPI_MspInit+0x164>)
 8001e1a:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001e1e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e20:	4b1e      	ldr	r3, [pc, #120]	@ (8001e9c <HAL_SPI_MspInit+0x164>)
 8001e22:	2240      	movs	r2, #64	@ 0x40
 8001e24:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e26:	4b1d      	ldr	r3, [pc, #116]	@ (8001e9c <HAL_SPI_MspInit+0x164>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e9c <HAL_SPI_MspInit+0x164>)
 8001e2e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e32:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e34:	4b19      	ldr	r3, [pc, #100]	@ (8001e9c <HAL_SPI_MspInit+0x164>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e3a:	4b18      	ldr	r3, [pc, #96]	@ (8001e9c <HAL_SPI_MspInit+0x164>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001e40:	4b16      	ldr	r3, [pc, #88]	@ (8001e9c <HAL_SPI_MspInit+0x164>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001e46:	4b15      	ldr	r3, [pc, #84]	@ (8001e9c <HAL_SPI_MspInit+0x164>)
 8001e48:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e4c:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e4e:	4b13      	ldr	r3, [pc, #76]	@ (8001e9c <HAL_SPI_MspInit+0x164>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001e54:	4811      	ldr	r0, [pc, #68]	@ (8001e9c <HAL_SPI_MspInit+0x164>)
 8001e56:	f000 fb35 	bl	80024c4 <HAL_DMA_Init>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 8001e60:	f7ff ff3c 	bl	8001cdc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a0d      	ldr	r2, [pc, #52]	@ (8001e9c <HAL_SPI_MspInit+0x164>)
 8001e68:	649a      	str	r2, [r3, #72]	@ 0x48
 8001e6a:	4a0c      	ldr	r2, [pc, #48]	@ (8001e9c <HAL_SPI_MspInit+0x164>)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001e70:	2200      	movs	r2, #0
 8001e72:	2100      	movs	r1, #0
 8001e74:	2023      	movs	r0, #35	@ 0x23
 8001e76:	f000 faee 	bl	8002456 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001e7a:	2023      	movs	r0, #35	@ 0x23
 8001e7c:	f000 fb07 	bl	800248e <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001e80:	bf00      	nop
 8001e82:	3728      	adds	r7, #40	@ 0x28
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	40013000 	.word	0x40013000
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	40020000 	.word	0x40020000
 8001e94:	20000354 	.word	0x20000354
 8001e98:	40026410 	.word	0x40026410
 8001e9c:	200003b4 	.word	0x200003b4
 8001ea0:	40026458 	.word	0x40026458

08001ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ea8:	bf00      	nop
 8001eaa:	e7fd      	b.n	8001ea8 <NMI_Handler+0x4>

08001eac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eb0:	bf00      	nop
 8001eb2:	e7fd      	b.n	8001eb0 <HardFault_Handler+0x4>

08001eb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eb8:	bf00      	nop
 8001eba:	e7fd      	b.n	8001eb8 <MemManage_Handler+0x4>

08001ebc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ec0:	bf00      	nop
 8001ec2:	e7fd      	b.n	8001ec0 <BusFault_Handler+0x4>

08001ec4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ec8:	bf00      	nop
 8001eca:	e7fd      	b.n	8001ec8 <UsageFault_Handler+0x4>

08001ecc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr

08001eda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001eda:	b480      	push	{r7}
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ede:	bf00      	nop
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr

08001ef6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001efa:	f000 f98d 	bl	8002218 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001efe:	bf00      	nop
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_ACC_Pin);
 8001f06:	2004      	movs	r0, #4
 8001f08:	f001 f83e 	bl	8002f88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001f0c:	bf00      	nop
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_GYR_Pin);
 8001f14:	2008      	movs	r0, #8
 8001f16:	f001 f837 	bl	8002f88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
	...

08001f20 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001f24:	4802      	ldr	r0, [pc, #8]	@ (8001f30 <SPI1_IRQHandler+0x10>)
 8001f26:	f003 fb79 	bl	800561c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001f2a:	bf00      	nop
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	200002fc 	.word	0x200002fc

08001f34 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001f38:	4802      	ldr	r0, [pc, #8]	@ (8001f44 <DMA2_Stream0_IRQHandler+0x10>)
 8001f3a:	f000 fbeb 	bl	8002714 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	20000354 	.word	0x20000354

08001f48 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001f4c:	4802      	ldr	r0, [pc, #8]	@ (8001f58 <DMA2_Stream3_IRQHandler+0x10>)
 8001f4e:	f000 fbe1 	bl	8002714 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	200003b4 	.word	0x200003b4

08001f5c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001f60:	4802      	ldr	r0, [pc, #8]	@ (8001f6c <OTG_FS_IRQHandler+0x10>)
 8001f62:	f001 f96d 	bl	8003240 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001f66:	bf00      	nop
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	2000194c 	.word	0x2000194c

08001f70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  return 1;
 8001f74:	2301      	movs	r3, #1
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr

08001f80 <_kill>:

int _kill(int pid, int sig)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f8a:	f008 fc1d 	bl	800a7c8 <__errno>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2216      	movs	r2, #22
 8001f92:	601a      	str	r2, [r3, #0]
  return -1;
 8001f94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <_exit>:

void _exit (int status)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fa8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f7ff ffe7 	bl	8001f80 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fb2:	bf00      	nop
 8001fb4:	e7fd      	b.n	8001fb2 <_exit+0x12>

08001fb6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b086      	sub	sp, #24
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	60f8      	str	r0, [r7, #12]
 8001fbe:	60b9      	str	r1, [r7, #8]
 8001fc0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	617b      	str	r3, [r7, #20]
 8001fc6:	e00a      	b.n	8001fde <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fc8:	f3af 8000 	nop.w
 8001fcc:	4601      	mov	r1, r0
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	1c5a      	adds	r2, r3, #1
 8001fd2:	60ba      	str	r2, [r7, #8]
 8001fd4:	b2ca      	uxtb	r2, r1
 8001fd6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	3301      	adds	r3, #1
 8001fdc:	617b      	str	r3, [r7, #20]
 8001fde:	697a      	ldr	r2, [r7, #20]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	dbf0      	blt.n	8001fc8 <_read+0x12>
  }

  return len;
 8001fe6:	687b      	ldr	r3, [r7, #4]
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3718      	adds	r7, #24
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b086      	sub	sp, #24
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	617b      	str	r3, [r7, #20]
 8002000:	e009      	b.n	8002016 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	1c5a      	adds	r2, r3, #1
 8002006:	60ba      	str	r2, [r7, #8]
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	4618      	mov	r0, r3
 800200c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	3301      	adds	r3, #1
 8002014:	617b      	str	r3, [r7, #20]
 8002016:	697a      	ldr	r2, [r7, #20]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	429a      	cmp	r2, r3
 800201c:	dbf1      	blt.n	8002002 <_write+0x12>
  }
  return len;
 800201e:	687b      	ldr	r3, [r7, #4]
}
 8002020:	4618      	mov	r0, r3
 8002022:	3718      	adds	r7, #24
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <_close>:

int _close(int file)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002030:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002034:	4618      	mov	r0, r3
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002050:	605a      	str	r2, [r3, #4]
  return 0;
 8002052:	2300      	movs	r3, #0
}
 8002054:	4618      	mov	r0, r3
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr

08002060 <_isatty>:

int _isatty(int file)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002068:	2301      	movs	r3, #1
}
 800206a:	4618      	mov	r0, r3
 800206c:	370c      	adds	r7, #12
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr

08002076 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002076:	b480      	push	{r7}
 8002078:	b085      	sub	sp, #20
 800207a:	af00      	add	r7, sp, #0
 800207c:	60f8      	str	r0, [r7, #12]
 800207e:	60b9      	str	r1, [r7, #8]
 8002080:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002082:	2300      	movs	r3, #0
}
 8002084:	4618      	mov	r0, r3
 8002086:	3714      	adds	r7, #20
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002098:	4a14      	ldr	r2, [pc, #80]	@ (80020ec <_sbrk+0x5c>)
 800209a:	4b15      	ldr	r3, [pc, #84]	@ (80020f0 <_sbrk+0x60>)
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020a4:	4b13      	ldr	r3, [pc, #76]	@ (80020f4 <_sbrk+0x64>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d102      	bne.n	80020b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020ac:	4b11      	ldr	r3, [pc, #68]	@ (80020f4 <_sbrk+0x64>)
 80020ae:	4a12      	ldr	r2, [pc, #72]	@ (80020f8 <_sbrk+0x68>)
 80020b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020b2:	4b10      	ldr	r3, [pc, #64]	@ (80020f4 <_sbrk+0x64>)
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4413      	add	r3, r2
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d207      	bcs.n	80020d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020c0:	f008 fb82 	bl	800a7c8 <__errno>
 80020c4:	4603      	mov	r3, r0
 80020c6:	220c      	movs	r2, #12
 80020c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020ca:	f04f 33ff 	mov.w	r3, #4294967295
 80020ce:	e009      	b.n	80020e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020d0:	4b08      	ldr	r3, [pc, #32]	@ (80020f4 <_sbrk+0x64>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020d6:	4b07      	ldr	r3, [pc, #28]	@ (80020f4 <_sbrk+0x64>)
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4413      	add	r3, r2
 80020de:	4a05      	ldr	r2, [pc, #20]	@ (80020f4 <_sbrk+0x64>)
 80020e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020e2:	68fb      	ldr	r3, [r7, #12]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3718      	adds	r7, #24
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	20020000 	.word	0x20020000
 80020f0:	00000400 	.word	0x00000400
 80020f4:	20000464 	.word	0x20000464
 80020f8:	200021a0 	.word	0x200021a0

080020fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002100:	4b06      	ldr	r3, [pc, #24]	@ (800211c <SystemInit+0x20>)
 8002102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002106:	4a05      	ldr	r2, [pc, #20]	@ (800211c <SystemInit+0x20>)
 8002108:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800210c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002110:	bf00      	nop
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	e000ed00 	.word	0xe000ed00

08002120 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002120:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002158 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002124:	f7ff ffea 	bl	80020fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002128:	480c      	ldr	r0, [pc, #48]	@ (800215c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800212a:	490d      	ldr	r1, [pc, #52]	@ (8002160 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800212c:	4a0d      	ldr	r2, [pc, #52]	@ (8002164 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800212e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002130:	e002      	b.n	8002138 <LoopCopyDataInit>

08002132 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002132:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002134:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002136:	3304      	adds	r3, #4

08002138 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002138:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800213a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800213c:	d3f9      	bcc.n	8002132 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800213e:	4a0a      	ldr	r2, [pc, #40]	@ (8002168 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002140:	4c0a      	ldr	r4, [pc, #40]	@ (800216c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002142:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002144:	e001      	b.n	800214a <LoopFillZerobss>

08002146 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002146:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002148:	3204      	adds	r2, #4

0800214a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800214a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800214c:	d3fb      	bcc.n	8002146 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800214e:	f008 fb41 	bl	800a7d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002152:	f7ff fbff 	bl	8001954 <main>
  bx  lr    
 8002156:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002158:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800215c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002160:	200002c4 	.word	0x200002c4
  ldr r2, =_sidata
 8002164:	0800ccd8 	.word	0x0800ccd8
  ldr r2, =_sbss
 8002168:	200002c4 	.word	0x200002c4
  ldr r4, =_ebss
 800216c:	2000219c 	.word	0x2000219c

08002170 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002170:	e7fe      	b.n	8002170 <ADC_IRQHandler>
	...

08002174 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002178:	4b0e      	ldr	r3, [pc, #56]	@ (80021b4 <HAL_Init+0x40>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a0d      	ldr	r2, [pc, #52]	@ (80021b4 <HAL_Init+0x40>)
 800217e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002182:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002184:	4b0b      	ldr	r3, [pc, #44]	@ (80021b4 <HAL_Init+0x40>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a0a      	ldr	r2, [pc, #40]	@ (80021b4 <HAL_Init+0x40>)
 800218a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800218e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002190:	4b08      	ldr	r3, [pc, #32]	@ (80021b4 <HAL_Init+0x40>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a07      	ldr	r2, [pc, #28]	@ (80021b4 <HAL_Init+0x40>)
 8002196:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800219a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800219c:	2003      	movs	r0, #3
 800219e:	f000 f94f 	bl	8002440 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021a2:	200f      	movs	r0, #15
 80021a4:	f000 f808 	bl	80021b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021a8:	f7ff fd9e 	bl	8001ce8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	40023c00 	.word	0x40023c00

080021b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021c0:	4b12      	ldr	r3, [pc, #72]	@ (800220c <HAL_InitTick+0x54>)
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	4b12      	ldr	r3, [pc, #72]	@ (8002210 <HAL_InitTick+0x58>)
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	4619      	mov	r1, r3
 80021ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80021d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021d6:	4618      	mov	r0, r3
 80021d8:	f000 f967 	bl	80024aa <HAL_SYSTICK_Config>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e00e      	b.n	8002204 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b0f      	cmp	r3, #15
 80021ea:	d80a      	bhi.n	8002202 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021ec:	2200      	movs	r2, #0
 80021ee:	6879      	ldr	r1, [r7, #4]
 80021f0:	f04f 30ff 	mov.w	r0, #4294967295
 80021f4:	f000 f92f 	bl	8002456 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021f8:	4a06      	ldr	r2, [pc, #24]	@ (8002214 <HAL_InitTick+0x5c>)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021fe:	2300      	movs	r3, #0
 8002200:	e000      	b.n	8002204 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
}
 8002204:	4618      	mov	r0, r3
 8002206:	3708      	adds	r7, #8
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	20000000 	.word	0x20000000
 8002210:	20000008 	.word	0x20000008
 8002214:	20000004 	.word	0x20000004

08002218 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800221c:	4b06      	ldr	r3, [pc, #24]	@ (8002238 <HAL_IncTick+0x20>)
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	461a      	mov	r2, r3
 8002222:	4b06      	ldr	r3, [pc, #24]	@ (800223c <HAL_IncTick+0x24>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4413      	add	r3, r2
 8002228:	4a04      	ldr	r2, [pc, #16]	@ (800223c <HAL_IncTick+0x24>)
 800222a:	6013      	str	r3, [r2, #0]
}
 800222c:	bf00      	nop
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	20000008 	.word	0x20000008
 800223c:	20000468 	.word	0x20000468

08002240 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  return uwTick;
 8002244:	4b03      	ldr	r3, [pc, #12]	@ (8002254 <HAL_GetTick+0x14>)
 8002246:	681b      	ldr	r3, [r3, #0]
}
 8002248:	4618      	mov	r0, r3
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	20000468 	.word	0x20000468

08002258 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002260:	f7ff ffee 	bl	8002240 <HAL_GetTick>
 8002264:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002270:	d005      	beq.n	800227e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002272:	4b0a      	ldr	r3, [pc, #40]	@ (800229c <HAL_Delay+0x44>)
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	461a      	mov	r2, r3
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	4413      	add	r3, r2
 800227c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800227e:	bf00      	nop
 8002280:	f7ff ffde 	bl	8002240 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	68fa      	ldr	r2, [r7, #12]
 800228c:	429a      	cmp	r2, r3
 800228e:	d8f7      	bhi.n	8002280 <HAL_Delay+0x28>
  {
  }
}
 8002290:	bf00      	nop
 8002292:	bf00      	nop
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	20000008 	.word	0x20000008

080022a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022b0:	4b0c      	ldr	r3, [pc, #48]	@ (80022e4 <__NVIC_SetPriorityGrouping+0x44>)
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022b6:	68ba      	ldr	r2, [r7, #8]
 80022b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022bc:	4013      	ands	r3, r2
 80022be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022d2:	4a04      	ldr	r2, [pc, #16]	@ (80022e4 <__NVIC_SetPriorityGrouping+0x44>)
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	60d3      	str	r3, [r2, #12]
}
 80022d8:	bf00      	nop
 80022da:	3714      	adds	r7, #20
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr
 80022e4:	e000ed00 	.word	0xe000ed00

080022e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022ec:	4b04      	ldr	r3, [pc, #16]	@ (8002300 <__NVIC_GetPriorityGrouping+0x18>)
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	0a1b      	lsrs	r3, r3, #8
 80022f2:	f003 0307 	and.w	r3, r3, #7
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr
 8002300:	e000ed00 	.word	0xe000ed00

08002304 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	4603      	mov	r3, r0
 800230c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800230e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002312:	2b00      	cmp	r3, #0
 8002314:	db0b      	blt.n	800232e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002316:	79fb      	ldrb	r3, [r7, #7]
 8002318:	f003 021f 	and.w	r2, r3, #31
 800231c:	4907      	ldr	r1, [pc, #28]	@ (800233c <__NVIC_EnableIRQ+0x38>)
 800231e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002322:	095b      	lsrs	r3, r3, #5
 8002324:	2001      	movs	r0, #1
 8002326:	fa00 f202 	lsl.w	r2, r0, r2
 800232a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800232e:	bf00      	nop
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	e000e100 	.word	0xe000e100

08002340 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	4603      	mov	r3, r0
 8002348:	6039      	str	r1, [r7, #0]
 800234a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800234c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002350:	2b00      	cmp	r3, #0
 8002352:	db0a      	blt.n	800236a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	b2da      	uxtb	r2, r3
 8002358:	490c      	ldr	r1, [pc, #48]	@ (800238c <__NVIC_SetPriority+0x4c>)
 800235a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235e:	0112      	lsls	r2, r2, #4
 8002360:	b2d2      	uxtb	r2, r2
 8002362:	440b      	add	r3, r1
 8002364:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002368:	e00a      	b.n	8002380 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	b2da      	uxtb	r2, r3
 800236e:	4908      	ldr	r1, [pc, #32]	@ (8002390 <__NVIC_SetPriority+0x50>)
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	f003 030f 	and.w	r3, r3, #15
 8002376:	3b04      	subs	r3, #4
 8002378:	0112      	lsls	r2, r2, #4
 800237a:	b2d2      	uxtb	r2, r2
 800237c:	440b      	add	r3, r1
 800237e:	761a      	strb	r2, [r3, #24]
}
 8002380:	bf00      	nop
 8002382:	370c      	adds	r7, #12
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr
 800238c:	e000e100 	.word	0xe000e100
 8002390:	e000ed00 	.word	0xe000ed00

08002394 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002394:	b480      	push	{r7}
 8002396:	b089      	sub	sp, #36	@ 0x24
 8002398:	af00      	add	r7, sp, #0
 800239a:	60f8      	str	r0, [r7, #12]
 800239c:	60b9      	str	r1, [r7, #8]
 800239e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f003 0307 	and.w	r3, r3, #7
 80023a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	f1c3 0307 	rsb	r3, r3, #7
 80023ae:	2b04      	cmp	r3, #4
 80023b0:	bf28      	it	cs
 80023b2:	2304      	movcs	r3, #4
 80023b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	3304      	adds	r3, #4
 80023ba:	2b06      	cmp	r3, #6
 80023bc:	d902      	bls.n	80023c4 <NVIC_EncodePriority+0x30>
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	3b03      	subs	r3, #3
 80023c2:	e000      	b.n	80023c6 <NVIC_EncodePriority+0x32>
 80023c4:	2300      	movs	r3, #0
 80023c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c8:	f04f 32ff 	mov.w	r2, #4294967295
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	fa02 f303 	lsl.w	r3, r2, r3
 80023d2:	43da      	mvns	r2, r3
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	401a      	ands	r2, r3
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023dc:	f04f 31ff 	mov.w	r1, #4294967295
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	fa01 f303 	lsl.w	r3, r1, r3
 80023e6:	43d9      	mvns	r1, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023ec:	4313      	orrs	r3, r2
         );
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3724      	adds	r7, #36	@ 0x24
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
	...

080023fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	3b01      	subs	r3, #1
 8002408:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800240c:	d301      	bcc.n	8002412 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800240e:	2301      	movs	r3, #1
 8002410:	e00f      	b.n	8002432 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002412:	4a0a      	ldr	r2, [pc, #40]	@ (800243c <SysTick_Config+0x40>)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	3b01      	subs	r3, #1
 8002418:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800241a:	210f      	movs	r1, #15
 800241c:	f04f 30ff 	mov.w	r0, #4294967295
 8002420:	f7ff ff8e 	bl	8002340 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002424:	4b05      	ldr	r3, [pc, #20]	@ (800243c <SysTick_Config+0x40>)
 8002426:	2200      	movs	r2, #0
 8002428:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800242a:	4b04      	ldr	r3, [pc, #16]	@ (800243c <SysTick_Config+0x40>)
 800242c:	2207      	movs	r2, #7
 800242e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	e000e010 	.word	0xe000e010

08002440 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f7ff ff29 	bl	80022a0 <__NVIC_SetPriorityGrouping>
}
 800244e:	bf00      	nop
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002456:	b580      	push	{r7, lr}
 8002458:	b086      	sub	sp, #24
 800245a:	af00      	add	r7, sp, #0
 800245c:	4603      	mov	r3, r0
 800245e:	60b9      	str	r1, [r7, #8]
 8002460:	607a      	str	r2, [r7, #4]
 8002462:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002464:	2300      	movs	r3, #0
 8002466:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002468:	f7ff ff3e 	bl	80022e8 <__NVIC_GetPriorityGrouping>
 800246c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	68b9      	ldr	r1, [r7, #8]
 8002472:	6978      	ldr	r0, [r7, #20]
 8002474:	f7ff ff8e 	bl	8002394 <NVIC_EncodePriority>
 8002478:	4602      	mov	r2, r0
 800247a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800247e:	4611      	mov	r1, r2
 8002480:	4618      	mov	r0, r3
 8002482:	f7ff ff5d 	bl	8002340 <__NVIC_SetPriority>
}
 8002486:	bf00      	nop
 8002488:	3718      	adds	r7, #24
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}

0800248e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800248e:	b580      	push	{r7, lr}
 8002490:	b082      	sub	sp, #8
 8002492:	af00      	add	r7, sp, #0
 8002494:	4603      	mov	r3, r0
 8002496:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff ff31 	bl	8002304 <__NVIC_EnableIRQ>
}
 80024a2:	bf00      	nop
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b082      	sub	sp, #8
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f7ff ffa2 	bl	80023fc <SysTick_Config>
 80024b8:	4603      	mov	r3, r0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
	...

080024c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80024cc:	2300      	movs	r3, #0
 80024ce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80024d0:	f7ff feb6 	bl	8002240 <HAL_GetTick>
 80024d4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d101      	bne.n	80024e0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e099      	b.n	8002614 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2202      	movs	r2, #2
 80024e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f022 0201 	bic.w	r2, r2, #1
 80024fe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002500:	e00f      	b.n	8002522 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002502:	f7ff fe9d 	bl	8002240 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b05      	cmp	r3, #5
 800250e:	d908      	bls.n	8002522 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2220      	movs	r2, #32
 8002514:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2203      	movs	r2, #3
 800251a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e078      	b.n	8002614 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0301 	and.w	r3, r3, #1
 800252c:	2b00      	cmp	r3, #0
 800252e:	d1e8      	bne.n	8002502 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002538:	697a      	ldr	r2, [r7, #20]
 800253a:	4b38      	ldr	r3, [pc, #224]	@ (800261c <HAL_DMA_Init+0x158>)
 800253c:	4013      	ands	r3, r2
 800253e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	685a      	ldr	r2, [r3, #4]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800254e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	691b      	ldr	r3, [r3, #16]
 8002554:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800255a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	699b      	ldr	r3, [r3, #24]
 8002560:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002566:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6a1b      	ldr	r3, [r3, #32]
 800256c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800256e:	697a      	ldr	r2, [r7, #20]
 8002570:	4313      	orrs	r3, r2
 8002572:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002578:	2b04      	cmp	r3, #4
 800257a:	d107      	bne.n	800258c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002584:	4313      	orrs	r3, r2
 8002586:	697a      	ldr	r2, [r7, #20]
 8002588:	4313      	orrs	r3, r2
 800258a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	697a      	ldr	r2, [r7, #20]
 8002592:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	695b      	ldr	r3, [r3, #20]
 800259a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	f023 0307 	bic.w	r3, r3, #7
 80025a2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a8:	697a      	ldr	r2, [r7, #20]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b2:	2b04      	cmp	r3, #4
 80025b4:	d117      	bne.n	80025e6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	4313      	orrs	r3, r2
 80025be:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d00e      	beq.n	80025e6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	f000 fa91 	bl	8002af0 <DMA_CheckFifoParam>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d008      	beq.n	80025e6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2240      	movs	r2, #64	@ 0x40
 80025d8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2201      	movs	r2, #1
 80025de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80025e2:	2301      	movs	r3, #1
 80025e4:	e016      	b.n	8002614 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	697a      	ldr	r2, [r7, #20]
 80025ec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f000 fa48 	bl	8002a84 <DMA_CalcBaseAndBitshift>
 80025f4:	4603      	mov	r3, r0
 80025f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025fc:	223f      	movs	r2, #63	@ 0x3f
 80025fe:	409a      	lsls	r2, r3
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2200      	movs	r2, #0
 8002608:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2201      	movs	r2, #1
 800260e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002612:	2300      	movs	r3, #0
}
 8002614:	4618      	mov	r0, r3
 8002616:	3718      	adds	r7, #24
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	f010803f 	.word	0xf010803f

08002620 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b086      	sub	sp, #24
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
 800262c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800262e:	2300      	movs	r3, #0
 8002630:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002636:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800263e:	2b01      	cmp	r3, #1
 8002640:	d101      	bne.n	8002646 <HAL_DMA_Start_IT+0x26>
 8002642:	2302      	movs	r3, #2
 8002644:	e040      	b.n	80026c8 <HAL_DMA_Start_IT+0xa8>
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	2201      	movs	r2, #1
 800264a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2b01      	cmp	r3, #1
 8002658:	d12f      	bne.n	80026ba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2202      	movs	r2, #2
 800265e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2200      	movs	r2, #0
 8002666:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	68b9      	ldr	r1, [r7, #8]
 800266e:	68f8      	ldr	r0, [r7, #12]
 8002670:	f000 f9da 	bl	8002a28 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002678:	223f      	movs	r2, #63	@ 0x3f
 800267a:	409a      	lsls	r2, r3
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f042 0216 	orr.w	r2, r2, #22
 800268e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002694:	2b00      	cmp	r3, #0
 8002696:	d007      	beq.n	80026a8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f042 0208 	orr.w	r2, r2, #8
 80026a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f042 0201 	orr.w	r2, r2, #1
 80026b6:	601a      	str	r2, [r3, #0]
 80026b8:	e005      	b.n	80026c6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80026c2:	2302      	movs	r3, #2
 80026c4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80026c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3718      	adds	r7, #24
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d004      	beq.n	80026ee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2280      	movs	r2, #128	@ 0x80
 80026e8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e00c      	b.n	8002708 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2205      	movs	r2, #5
 80026f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f022 0201 	bic.w	r2, r2, #1
 8002704:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002706:	2300      	movs	r3, #0
}
 8002708:	4618      	mov	r0, r3
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr

08002714 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b086      	sub	sp, #24
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800271c:	2300      	movs	r3, #0
 800271e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002720:	4b8e      	ldr	r3, [pc, #568]	@ (800295c <HAL_DMA_IRQHandler+0x248>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a8e      	ldr	r2, [pc, #568]	@ (8002960 <HAL_DMA_IRQHandler+0x24c>)
 8002726:	fba2 2303 	umull	r2, r3, r2, r3
 800272a:	0a9b      	lsrs	r3, r3, #10
 800272c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002732:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800273e:	2208      	movs	r2, #8
 8002740:	409a      	lsls	r2, r3
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	4013      	ands	r3, r2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d01a      	beq.n	8002780 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0304 	and.w	r3, r3, #4
 8002754:	2b00      	cmp	r3, #0
 8002756:	d013      	beq.n	8002780 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f022 0204 	bic.w	r2, r2, #4
 8002766:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800276c:	2208      	movs	r2, #8
 800276e:	409a      	lsls	r2, r3
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002778:	f043 0201 	orr.w	r2, r3, #1
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002784:	2201      	movs	r2, #1
 8002786:	409a      	lsls	r2, r3
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	4013      	ands	r3, r2
 800278c:	2b00      	cmp	r3, #0
 800278e:	d012      	beq.n	80027b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	695b      	ldr	r3, [r3, #20]
 8002796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800279a:	2b00      	cmp	r3, #0
 800279c:	d00b      	beq.n	80027b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a2:	2201      	movs	r2, #1
 80027a4:	409a      	lsls	r2, r3
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027ae:	f043 0202 	orr.w	r2, r3, #2
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ba:	2204      	movs	r2, #4
 80027bc:	409a      	lsls	r2, r3
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	4013      	ands	r3, r2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d012      	beq.n	80027ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d00b      	beq.n	80027ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027d8:	2204      	movs	r2, #4
 80027da:	409a      	lsls	r2, r3
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027e4:	f043 0204 	orr.w	r2, r3, #4
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f0:	2210      	movs	r2, #16
 80027f2:	409a      	lsls	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	4013      	ands	r3, r2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d043      	beq.n	8002884 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0308 	and.w	r3, r3, #8
 8002806:	2b00      	cmp	r3, #0
 8002808:	d03c      	beq.n	8002884 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800280e:	2210      	movs	r2, #16
 8002810:	409a      	lsls	r2, r3
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d018      	beq.n	8002856 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d108      	bne.n	8002844 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002836:	2b00      	cmp	r3, #0
 8002838:	d024      	beq.n	8002884 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	4798      	blx	r3
 8002842:	e01f      	b.n	8002884 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002848:	2b00      	cmp	r3, #0
 800284a:	d01b      	beq.n	8002884 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	4798      	blx	r3
 8002854:	e016      	b.n	8002884 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002860:	2b00      	cmp	r3, #0
 8002862:	d107      	bne.n	8002874 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f022 0208 	bic.w	r2, r2, #8
 8002872:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002878:	2b00      	cmp	r3, #0
 800287a:	d003      	beq.n	8002884 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002880:	6878      	ldr	r0, [r7, #4]
 8002882:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002888:	2220      	movs	r2, #32
 800288a:	409a      	lsls	r2, r3
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	4013      	ands	r3, r2
 8002890:	2b00      	cmp	r3, #0
 8002892:	f000 808f 	beq.w	80029b4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0310 	and.w	r3, r3, #16
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	f000 8087 	beq.w	80029b4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028aa:	2220      	movs	r2, #32
 80028ac:	409a      	lsls	r2, r3
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	2b05      	cmp	r3, #5
 80028bc:	d136      	bne.n	800292c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 0216 	bic.w	r2, r2, #22
 80028cc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	695a      	ldr	r2, [r3, #20]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028dc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d103      	bne.n	80028ee <HAL_DMA_IRQHandler+0x1da>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d007      	beq.n	80028fe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f022 0208 	bic.w	r2, r2, #8
 80028fc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002902:	223f      	movs	r2, #63	@ 0x3f
 8002904:	409a      	lsls	r2, r3
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2201      	movs	r2, #1
 800290e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2200      	movs	r2, #0
 8002916:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800291e:	2b00      	cmp	r3, #0
 8002920:	d07e      	beq.n	8002a20 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	4798      	blx	r3
        }
        return;
 800292a:	e079      	b.n	8002a20 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d01d      	beq.n	8002976 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d10d      	bne.n	8002964 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294c:	2b00      	cmp	r3, #0
 800294e:	d031      	beq.n	80029b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	4798      	blx	r3
 8002958:	e02c      	b.n	80029b4 <HAL_DMA_IRQHandler+0x2a0>
 800295a:	bf00      	nop
 800295c:	20000000 	.word	0x20000000
 8002960:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002968:	2b00      	cmp	r3, #0
 800296a:	d023      	beq.n	80029b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	4798      	blx	r3
 8002974:	e01e      	b.n	80029b4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002980:	2b00      	cmp	r3, #0
 8002982:	d10f      	bne.n	80029a4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f022 0210 	bic.w	r2, r2, #16
 8002992:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2201      	movs	r2, #1
 8002998:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2200      	movs	r2, #0
 80029a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d003      	beq.n	80029b4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d032      	beq.n	8002a22 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029c0:	f003 0301 	and.w	r3, r3, #1
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d022      	beq.n	8002a0e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2205      	movs	r2, #5
 80029cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f022 0201 	bic.w	r2, r2, #1
 80029de:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	3301      	adds	r3, #1
 80029e4:	60bb      	str	r3, [r7, #8]
 80029e6:	697a      	ldr	r2, [r7, #20]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d307      	bcc.n	80029fc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d1f2      	bne.n	80029e0 <HAL_DMA_IRQHandler+0x2cc>
 80029fa:	e000      	b.n	80029fe <HAL_DMA_IRQHandler+0x2ea>
          break;
 80029fc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2201      	movs	r2, #1
 8002a02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d005      	beq.n	8002a22 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	4798      	blx	r3
 8002a1e:	e000      	b.n	8002a22 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002a20:	bf00      	nop
    }
  }
}
 8002a22:	3718      	adds	r7, #24
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}

08002a28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
 8002a34:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002a44:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	2b40      	cmp	r3, #64	@ 0x40
 8002a54:	d108      	bne.n	8002a68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68ba      	ldr	r2, [r7, #8]
 8002a64:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002a66:	e007      	b.n	8002a78 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	68ba      	ldr	r2, [r7, #8]
 8002a6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	60da      	str	r2, [r3, #12]
}
 8002a78:	bf00      	nop
 8002a7a:	3714      	adds	r7, #20
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr

08002a84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b085      	sub	sp, #20
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	b2db      	uxtb	r3, r3
 8002a92:	3b10      	subs	r3, #16
 8002a94:	4a14      	ldr	r2, [pc, #80]	@ (8002ae8 <DMA_CalcBaseAndBitshift+0x64>)
 8002a96:	fba2 2303 	umull	r2, r3, r2, r3
 8002a9a:	091b      	lsrs	r3, r3, #4
 8002a9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002a9e:	4a13      	ldr	r2, [pc, #76]	@ (8002aec <DMA_CalcBaseAndBitshift+0x68>)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2b03      	cmp	r3, #3
 8002ab0:	d909      	bls.n	8002ac6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002aba:	f023 0303 	bic.w	r3, r3, #3
 8002abe:	1d1a      	adds	r2, r3, #4
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	659a      	str	r2, [r3, #88]	@ 0x58
 8002ac4:	e007      	b.n	8002ad6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002ace:	f023 0303 	bic.w	r3, r3, #3
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3714      	adds	r7, #20
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	aaaaaaab 	.word	0xaaaaaaab
 8002aec:	0800c918 	.word	0x0800c918

08002af0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b085      	sub	sp, #20
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002af8:	2300      	movs	r3, #0
 8002afa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	699b      	ldr	r3, [r3, #24]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d11f      	bne.n	8002b4a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	2b03      	cmp	r3, #3
 8002b0e:	d856      	bhi.n	8002bbe <DMA_CheckFifoParam+0xce>
 8002b10:	a201      	add	r2, pc, #4	@ (adr r2, 8002b18 <DMA_CheckFifoParam+0x28>)
 8002b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b16:	bf00      	nop
 8002b18:	08002b29 	.word	0x08002b29
 8002b1c:	08002b3b 	.word	0x08002b3b
 8002b20:	08002b29 	.word	0x08002b29
 8002b24:	08002bbf 	.word	0x08002bbf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d046      	beq.n	8002bc2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b38:	e043      	b.n	8002bc2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b3e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b42:	d140      	bne.n	8002bc6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b48:	e03d      	b.n	8002bc6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	699b      	ldr	r3, [r3, #24]
 8002b4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b52:	d121      	bne.n	8002b98 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	2b03      	cmp	r3, #3
 8002b58:	d837      	bhi.n	8002bca <DMA_CheckFifoParam+0xda>
 8002b5a:	a201      	add	r2, pc, #4	@ (adr r2, 8002b60 <DMA_CheckFifoParam+0x70>)
 8002b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b60:	08002b71 	.word	0x08002b71
 8002b64:	08002b77 	.word	0x08002b77
 8002b68:	08002b71 	.word	0x08002b71
 8002b6c:	08002b89 	.word	0x08002b89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	73fb      	strb	r3, [r7, #15]
      break;
 8002b74:	e030      	b.n	8002bd8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d025      	beq.n	8002bce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b86:	e022      	b.n	8002bce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b90:	d11f      	bne.n	8002bd2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002b96:	e01c      	b.n	8002bd2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d903      	bls.n	8002ba6 <DMA_CheckFifoParam+0xb6>
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	2b03      	cmp	r3, #3
 8002ba2:	d003      	beq.n	8002bac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ba4:	e018      	b.n	8002bd8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	73fb      	strb	r3, [r7, #15]
      break;
 8002baa:	e015      	b.n	8002bd8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d00e      	beq.n	8002bd6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	73fb      	strb	r3, [r7, #15]
      break;
 8002bbc:	e00b      	b.n	8002bd6 <DMA_CheckFifoParam+0xe6>
      break;
 8002bbe:	bf00      	nop
 8002bc0:	e00a      	b.n	8002bd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002bc2:	bf00      	nop
 8002bc4:	e008      	b.n	8002bd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002bc6:	bf00      	nop
 8002bc8:	e006      	b.n	8002bd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002bca:	bf00      	nop
 8002bcc:	e004      	b.n	8002bd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002bce:	bf00      	nop
 8002bd0:	e002      	b.n	8002bd8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002bd2:	bf00      	nop
 8002bd4:	e000      	b.n	8002bd8 <DMA_CheckFifoParam+0xe8>
      break;
 8002bd6:	bf00      	nop
    }
  } 
  
  return status; 
 8002bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3714      	adds	r7, #20
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop

08002be8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b089      	sub	sp, #36	@ 0x24
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bfe:	2300      	movs	r3, #0
 8002c00:	61fb      	str	r3, [r7, #28]
 8002c02:	e16b      	b.n	8002edc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c04:	2201      	movs	r2, #1
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	697a      	ldr	r2, [r7, #20]
 8002c14:	4013      	ands	r3, r2
 8002c16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c18:	693a      	ldr	r2, [r7, #16]
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	f040 815a 	bne.w	8002ed6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f003 0303 	and.w	r3, r3, #3
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d005      	beq.n	8002c3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d130      	bne.n	8002c9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	2203      	movs	r2, #3
 8002c46:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4a:	43db      	mvns	r3, r3
 8002c4c:	69ba      	ldr	r2, [r7, #24]
 8002c4e:	4013      	ands	r3, r2
 8002c50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	68da      	ldr	r2, [r3, #12]
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5e:	69ba      	ldr	r2, [r7, #24]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	69ba      	ldr	r2, [r7, #24]
 8002c68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c70:	2201      	movs	r2, #1
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	43db      	mvns	r3, r3
 8002c7a:	69ba      	ldr	r2, [r7, #24]
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	091b      	lsrs	r3, r3, #4
 8002c86:	f003 0201 	and.w	r2, r3, #1
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f003 0303 	and.w	r3, r3, #3
 8002ca4:	2b03      	cmp	r3, #3
 8002ca6:	d017      	beq.n	8002cd8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	2203      	movs	r2, #3
 8002cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb8:	43db      	mvns	r3, r3
 8002cba:	69ba      	ldr	r2, [r7, #24]
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	689a      	ldr	r2, [r3, #8]
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	005b      	lsls	r3, r3, #1
 8002cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f003 0303 	and.w	r3, r3, #3
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	d123      	bne.n	8002d2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	08da      	lsrs	r2, r3, #3
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	3208      	adds	r2, #8
 8002cec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cf0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	f003 0307 	and.w	r3, r3, #7
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	220f      	movs	r2, #15
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	43db      	mvns	r3, r3
 8002d02:	69ba      	ldr	r2, [r7, #24]
 8002d04:	4013      	ands	r3, r2
 8002d06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	691a      	ldr	r2, [r3, #16]
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	f003 0307 	and.w	r3, r3, #7
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	fa02 f303 	lsl.w	r3, r2, r3
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	08da      	lsrs	r2, r3, #3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	3208      	adds	r2, #8
 8002d26:	69b9      	ldr	r1, [r7, #24]
 8002d28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	2203      	movs	r2, #3
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	43db      	mvns	r3, r3
 8002d3e:	69ba      	ldr	r2, [r7, #24]
 8002d40:	4013      	ands	r3, r2
 8002d42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f003 0203 	and.w	r2, r3, #3
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	005b      	lsls	r3, r3, #1
 8002d50:	fa02 f303 	lsl.w	r3, r2, r3
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	f000 80b4 	beq.w	8002ed6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d6e:	2300      	movs	r3, #0
 8002d70:	60fb      	str	r3, [r7, #12]
 8002d72:	4b60      	ldr	r3, [pc, #384]	@ (8002ef4 <HAL_GPIO_Init+0x30c>)
 8002d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d76:	4a5f      	ldr	r2, [pc, #380]	@ (8002ef4 <HAL_GPIO_Init+0x30c>)
 8002d78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d7e:	4b5d      	ldr	r3, [pc, #372]	@ (8002ef4 <HAL_GPIO_Init+0x30c>)
 8002d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d86:	60fb      	str	r3, [r7, #12]
 8002d88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d8a:	4a5b      	ldr	r2, [pc, #364]	@ (8002ef8 <HAL_GPIO_Init+0x310>)
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	089b      	lsrs	r3, r3, #2
 8002d90:	3302      	adds	r3, #2
 8002d92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	f003 0303 	and.w	r3, r3, #3
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	220f      	movs	r2, #15
 8002da2:	fa02 f303 	lsl.w	r3, r2, r3
 8002da6:	43db      	mvns	r3, r3
 8002da8:	69ba      	ldr	r2, [r7, #24]
 8002daa:	4013      	ands	r3, r2
 8002dac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a52      	ldr	r2, [pc, #328]	@ (8002efc <HAL_GPIO_Init+0x314>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d02b      	beq.n	8002e0e <HAL_GPIO_Init+0x226>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a51      	ldr	r2, [pc, #324]	@ (8002f00 <HAL_GPIO_Init+0x318>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d025      	beq.n	8002e0a <HAL_GPIO_Init+0x222>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a50      	ldr	r2, [pc, #320]	@ (8002f04 <HAL_GPIO_Init+0x31c>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d01f      	beq.n	8002e06 <HAL_GPIO_Init+0x21e>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a4f      	ldr	r2, [pc, #316]	@ (8002f08 <HAL_GPIO_Init+0x320>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d019      	beq.n	8002e02 <HAL_GPIO_Init+0x21a>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a4e      	ldr	r2, [pc, #312]	@ (8002f0c <HAL_GPIO_Init+0x324>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d013      	beq.n	8002dfe <HAL_GPIO_Init+0x216>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a4d      	ldr	r2, [pc, #308]	@ (8002f10 <HAL_GPIO_Init+0x328>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d00d      	beq.n	8002dfa <HAL_GPIO_Init+0x212>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a4c      	ldr	r2, [pc, #304]	@ (8002f14 <HAL_GPIO_Init+0x32c>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d007      	beq.n	8002df6 <HAL_GPIO_Init+0x20e>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a4b      	ldr	r2, [pc, #300]	@ (8002f18 <HAL_GPIO_Init+0x330>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d101      	bne.n	8002df2 <HAL_GPIO_Init+0x20a>
 8002dee:	2307      	movs	r3, #7
 8002df0:	e00e      	b.n	8002e10 <HAL_GPIO_Init+0x228>
 8002df2:	2308      	movs	r3, #8
 8002df4:	e00c      	b.n	8002e10 <HAL_GPIO_Init+0x228>
 8002df6:	2306      	movs	r3, #6
 8002df8:	e00a      	b.n	8002e10 <HAL_GPIO_Init+0x228>
 8002dfa:	2305      	movs	r3, #5
 8002dfc:	e008      	b.n	8002e10 <HAL_GPIO_Init+0x228>
 8002dfe:	2304      	movs	r3, #4
 8002e00:	e006      	b.n	8002e10 <HAL_GPIO_Init+0x228>
 8002e02:	2303      	movs	r3, #3
 8002e04:	e004      	b.n	8002e10 <HAL_GPIO_Init+0x228>
 8002e06:	2302      	movs	r3, #2
 8002e08:	e002      	b.n	8002e10 <HAL_GPIO_Init+0x228>
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e000      	b.n	8002e10 <HAL_GPIO_Init+0x228>
 8002e0e:	2300      	movs	r3, #0
 8002e10:	69fa      	ldr	r2, [r7, #28]
 8002e12:	f002 0203 	and.w	r2, r2, #3
 8002e16:	0092      	lsls	r2, r2, #2
 8002e18:	4093      	lsls	r3, r2
 8002e1a:	69ba      	ldr	r2, [r7, #24]
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e20:	4935      	ldr	r1, [pc, #212]	@ (8002ef8 <HAL_GPIO_Init+0x310>)
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	089b      	lsrs	r3, r3, #2
 8002e26:	3302      	adds	r3, #2
 8002e28:	69ba      	ldr	r2, [r7, #24]
 8002e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e2e:	4b3b      	ldr	r3, [pc, #236]	@ (8002f1c <HAL_GPIO_Init+0x334>)
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	43db      	mvns	r3, r3
 8002e38:	69ba      	ldr	r2, [r7, #24]
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d003      	beq.n	8002e52 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002e4a:	69ba      	ldr	r2, [r7, #24]
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e52:	4a32      	ldr	r2, [pc, #200]	@ (8002f1c <HAL_GPIO_Init+0x334>)
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e58:	4b30      	ldr	r3, [pc, #192]	@ (8002f1c <HAL_GPIO_Init+0x334>)
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	43db      	mvns	r3, r3
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	4013      	ands	r3, r2
 8002e66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d003      	beq.n	8002e7c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e7c:	4a27      	ldr	r2, [pc, #156]	@ (8002f1c <HAL_GPIO_Init+0x334>)
 8002e7e:	69bb      	ldr	r3, [r7, #24]
 8002e80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e82:	4b26      	ldr	r3, [pc, #152]	@ (8002f1c <HAL_GPIO_Init+0x334>)
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	43db      	mvns	r3, r3
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	4013      	ands	r3, r2
 8002e90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d003      	beq.n	8002ea6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002e9e:	69ba      	ldr	r2, [r7, #24]
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ea6:	4a1d      	ldr	r2, [pc, #116]	@ (8002f1c <HAL_GPIO_Init+0x334>)
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002eac:	4b1b      	ldr	r3, [pc, #108]	@ (8002f1c <HAL_GPIO_Init+0x334>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	43db      	mvns	r3, r3
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d003      	beq.n	8002ed0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ed0:	4a12      	ldr	r2, [pc, #72]	@ (8002f1c <HAL_GPIO_Init+0x334>)
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	3301      	adds	r3, #1
 8002eda:	61fb      	str	r3, [r7, #28]
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	2b0f      	cmp	r3, #15
 8002ee0:	f67f ae90 	bls.w	8002c04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ee4:	bf00      	nop
 8002ee6:	bf00      	nop
 8002ee8:	3724      	adds	r7, #36	@ 0x24
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	40023800 	.word	0x40023800
 8002ef8:	40013800 	.word	0x40013800
 8002efc:	40020000 	.word	0x40020000
 8002f00:	40020400 	.word	0x40020400
 8002f04:	40020800 	.word	0x40020800
 8002f08:	40020c00 	.word	0x40020c00
 8002f0c:	40021000 	.word	0x40021000
 8002f10:	40021400 	.word	0x40021400
 8002f14:	40021800 	.word	0x40021800
 8002f18:	40021c00 	.word	0x40021c00
 8002f1c:	40013c00 	.word	0x40013c00

08002f20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	460b      	mov	r3, r1
 8002f2a:	807b      	strh	r3, [r7, #2]
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f30:	787b      	ldrb	r3, [r7, #1]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d003      	beq.n	8002f3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f36:	887a      	ldrh	r2, [r7, #2]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f3c:	e003      	b.n	8002f46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f3e:	887b      	ldrh	r3, [r7, #2]
 8002f40:	041a      	lsls	r2, r3, #16
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	619a      	str	r2, [r3, #24]
}
 8002f46:	bf00      	nop
 8002f48:	370c      	adds	r7, #12
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr

08002f52 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f52:	b480      	push	{r7}
 8002f54:	b085      	sub	sp, #20
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
 8002f5a:	460b      	mov	r3, r1
 8002f5c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	695b      	ldr	r3, [r3, #20]
 8002f62:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002f64:	887a      	ldrh	r2, [r7, #2]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	4013      	ands	r3, r2
 8002f6a:	041a      	lsls	r2, r3, #16
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	43d9      	mvns	r1, r3
 8002f70:	887b      	ldrh	r3, [r7, #2]
 8002f72:	400b      	ands	r3, r1
 8002f74:	431a      	orrs	r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	619a      	str	r2, [r3, #24]
}
 8002f7a:	bf00      	nop
 8002f7c:	3714      	adds	r7, #20
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
	...

08002f88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	4603      	mov	r3, r0
 8002f90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002f92:	4b08      	ldr	r3, [pc, #32]	@ (8002fb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f94:	695a      	ldr	r2, [r3, #20]
 8002f96:	88fb      	ldrh	r3, [r7, #6]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d006      	beq.n	8002fac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f9e:	4a05      	ldr	r2, [pc, #20]	@ (8002fb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002fa0:	88fb      	ldrh	r3, [r7, #6]
 8002fa2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002fa4:	88fb      	ldrh	r3, [r7, #6]
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7fe fc9c 	bl	80018e4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002fac:	bf00      	nop
 8002fae:	3708      	adds	r7, #8
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	40013c00 	.word	0x40013c00

08002fb8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b086      	sub	sp, #24
 8002fbc:	af02      	add	r7, sp, #8
 8002fbe:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d101      	bne.n	8002fca <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e101      	b.n	80031ce <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d106      	bne.n	8002fea <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f006 fb2b 	bl	8009640 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2203      	movs	r2, #3
 8002fee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ff8:	d102      	bne.n	8003000 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4618      	mov	r0, r3
 8003006:	f002 ff78 	bl	8005efa <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6818      	ldr	r0, [r3, #0]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	7c1a      	ldrb	r2, [r3, #16]
 8003012:	f88d 2000 	strb.w	r2, [sp]
 8003016:	3304      	adds	r3, #4
 8003018:	cb0e      	ldmia	r3, {r1, r2, r3}
 800301a:	f002 fe57 	bl	8005ccc <USB_CoreInit>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d005      	beq.n	8003030 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2202      	movs	r2, #2
 8003028:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e0ce      	b.n	80031ce <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2100      	movs	r1, #0
 8003036:	4618      	mov	r0, r3
 8003038:	f002 ff70 	bl	8005f1c <USB_SetCurrentMode>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d005      	beq.n	800304e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2202      	movs	r2, #2
 8003046:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e0bf      	b.n	80031ce <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800304e:	2300      	movs	r3, #0
 8003050:	73fb      	strb	r3, [r7, #15]
 8003052:	e04a      	b.n	80030ea <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003054:	7bfa      	ldrb	r2, [r7, #15]
 8003056:	6879      	ldr	r1, [r7, #4]
 8003058:	4613      	mov	r3, r2
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	4413      	add	r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	440b      	add	r3, r1
 8003062:	3315      	adds	r3, #21
 8003064:	2201      	movs	r2, #1
 8003066:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003068:	7bfa      	ldrb	r2, [r7, #15]
 800306a:	6879      	ldr	r1, [r7, #4]
 800306c:	4613      	mov	r3, r2
 800306e:	00db      	lsls	r3, r3, #3
 8003070:	4413      	add	r3, r2
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	440b      	add	r3, r1
 8003076:	3314      	adds	r3, #20
 8003078:	7bfa      	ldrb	r2, [r7, #15]
 800307a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800307c:	7bfa      	ldrb	r2, [r7, #15]
 800307e:	7bfb      	ldrb	r3, [r7, #15]
 8003080:	b298      	uxth	r0, r3
 8003082:	6879      	ldr	r1, [r7, #4]
 8003084:	4613      	mov	r3, r2
 8003086:	00db      	lsls	r3, r3, #3
 8003088:	4413      	add	r3, r2
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	440b      	add	r3, r1
 800308e:	332e      	adds	r3, #46	@ 0x2e
 8003090:	4602      	mov	r2, r0
 8003092:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003094:	7bfa      	ldrb	r2, [r7, #15]
 8003096:	6879      	ldr	r1, [r7, #4]
 8003098:	4613      	mov	r3, r2
 800309a:	00db      	lsls	r3, r3, #3
 800309c:	4413      	add	r3, r2
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	440b      	add	r3, r1
 80030a2:	3318      	adds	r3, #24
 80030a4:	2200      	movs	r2, #0
 80030a6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80030a8:	7bfa      	ldrb	r2, [r7, #15]
 80030aa:	6879      	ldr	r1, [r7, #4]
 80030ac:	4613      	mov	r3, r2
 80030ae:	00db      	lsls	r3, r3, #3
 80030b0:	4413      	add	r3, r2
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	440b      	add	r3, r1
 80030b6:	331c      	adds	r3, #28
 80030b8:	2200      	movs	r2, #0
 80030ba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80030bc:	7bfa      	ldrb	r2, [r7, #15]
 80030be:	6879      	ldr	r1, [r7, #4]
 80030c0:	4613      	mov	r3, r2
 80030c2:	00db      	lsls	r3, r3, #3
 80030c4:	4413      	add	r3, r2
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	440b      	add	r3, r1
 80030ca:	3320      	adds	r3, #32
 80030cc:	2200      	movs	r2, #0
 80030ce:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80030d0:	7bfa      	ldrb	r2, [r7, #15]
 80030d2:	6879      	ldr	r1, [r7, #4]
 80030d4:	4613      	mov	r3, r2
 80030d6:	00db      	lsls	r3, r3, #3
 80030d8:	4413      	add	r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	440b      	add	r3, r1
 80030de:	3324      	adds	r3, #36	@ 0x24
 80030e0:	2200      	movs	r2, #0
 80030e2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030e4:	7bfb      	ldrb	r3, [r7, #15]
 80030e6:	3301      	adds	r3, #1
 80030e8:	73fb      	strb	r3, [r7, #15]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	791b      	ldrb	r3, [r3, #4]
 80030ee:	7bfa      	ldrb	r2, [r7, #15]
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d3af      	bcc.n	8003054 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030f4:	2300      	movs	r3, #0
 80030f6:	73fb      	strb	r3, [r7, #15]
 80030f8:	e044      	b.n	8003184 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80030fa:	7bfa      	ldrb	r2, [r7, #15]
 80030fc:	6879      	ldr	r1, [r7, #4]
 80030fe:	4613      	mov	r3, r2
 8003100:	00db      	lsls	r3, r3, #3
 8003102:	4413      	add	r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	440b      	add	r3, r1
 8003108:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800310c:	2200      	movs	r2, #0
 800310e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003110:	7bfa      	ldrb	r2, [r7, #15]
 8003112:	6879      	ldr	r1, [r7, #4]
 8003114:	4613      	mov	r3, r2
 8003116:	00db      	lsls	r3, r3, #3
 8003118:	4413      	add	r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	440b      	add	r3, r1
 800311e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003122:	7bfa      	ldrb	r2, [r7, #15]
 8003124:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003126:	7bfa      	ldrb	r2, [r7, #15]
 8003128:	6879      	ldr	r1, [r7, #4]
 800312a:	4613      	mov	r3, r2
 800312c:	00db      	lsls	r3, r3, #3
 800312e:	4413      	add	r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	440b      	add	r3, r1
 8003134:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003138:	2200      	movs	r2, #0
 800313a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800313c:	7bfa      	ldrb	r2, [r7, #15]
 800313e:	6879      	ldr	r1, [r7, #4]
 8003140:	4613      	mov	r3, r2
 8003142:	00db      	lsls	r3, r3, #3
 8003144:	4413      	add	r3, r2
 8003146:	009b      	lsls	r3, r3, #2
 8003148:	440b      	add	r3, r1
 800314a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800314e:	2200      	movs	r2, #0
 8003150:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003152:	7bfa      	ldrb	r2, [r7, #15]
 8003154:	6879      	ldr	r1, [r7, #4]
 8003156:	4613      	mov	r3, r2
 8003158:	00db      	lsls	r3, r3, #3
 800315a:	4413      	add	r3, r2
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	440b      	add	r3, r1
 8003160:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003164:	2200      	movs	r2, #0
 8003166:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003168:	7bfa      	ldrb	r2, [r7, #15]
 800316a:	6879      	ldr	r1, [r7, #4]
 800316c:	4613      	mov	r3, r2
 800316e:	00db      	lsls	r3, r3, #3
 8003170:	4413      	add	r3, r2
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	440b      	add	r3, r1
 8003176:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800317a:	2200      	movs	r2, #0
 800317c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800317e:	7bfb      	ldrb	r3, [r7, #15]
 8003180:	3301      	adds	r3, #1
 8003182:	73fb      	strb	r3, [r7, #15]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	791b      	ldrb	r3, [r3, #4]
 8003188:	7bfa      	ldrb	r2, [r7, #15]
 800318a:	429a      	cmp	r2, r3
 800318c:	d3b5      	bcc.n	80030fa <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6818      	ldr	r0, [r3, #0]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	7c1a      	ldrb	r2, [r3, #16]
 8003196:	f88d 2000 	strb.w	r2, [sp]
 800319a:	3304      	adds	r3, #4
 800319c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800319e:	f002 ff09 	bl	8005fb4 <USB_DevInit>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d005      	beq.n	80031b4 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2202      	movs	r2, #2
 80031ac:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e00c      	b.n	80031ce <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2200      	movs	r2, #0
 80031b8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2201      	movs	r2, #1
 80031be:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4618      	mov	r0, r3
 80031c8:	f003 ff53 	bl	8007072 <USB_DevDisconnect>

  return HAL_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3710      	adds	r7, #16
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80031d6:	b580      	push	{r7, lr}
 80031d8:	b084      	sub	sp, #16
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d101      	bne.n	80031f2 <HAL_PCD_Start+0x1c>
 80031ee:	2302      	movs	r3, #2
 80031f0:	e022      	b.n	8003238 <HAL_PCD_Start+0x62>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003202:	2b00      	cmp	r3, #0
 8003204:	d009      	beq.n	800321a <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800320a:	2b01      	cmp	r3, #1
 800320c:	d105      	bne.n	800321a <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003212:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4618      	mov	r0, r3
 8003220:	f002 fe5a 	bl	8005ed8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4618      	mov	r0, r3
 800322a:	f003 ff01 	bl	8007030 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003236:	2300      	movs	r3, #0
}
 8003238:	4618      	mov	r0, r3
 800323a:	3710      	adds	r7, #16
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003240:	b590      	push	{r4, r7, lr}
 8003242:	b08d      	sub	sp, #52	@ 0x34
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800324e:	6a3b      	ldr	r3, [r7, #32]
 8003250:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4618      	mov	r0, r3
 8003258:	f003 ffbf 	bl	80071da <USB_GetMode>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	f040 848c 	bne.w	8003b7c <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4618      	mov	r0, r3
 800326a:	f003 ff23 	bl	80070b4 <USB_ReadInterrupts>
 800326e:	4603      	mov	r3, r0
 8003270:	2b00      	cmp	r3, #0
 8003272:	f000 8482 	beq.w	8003b7a <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	0a1b      	lsrs	r3, r3, #8
 8003280:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4618      	mov	r0, r3
 8003290:	f003 ff10 	bl	80070b4 <USB_ReadInterrupts>
 8003294:	4603      	mov	r3, r0
 8003296:	f003 0302 	and.w	r3, r3, #2
 800329a:	2b02      	cmp	r3, #2
 800329c:	d107      	bne.n	80032ae <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	695a      	ldr	r2, [r3, #20]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f002 0202 	and.w	r2, r2, #2
 80032ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4618      	mov	r0, r3
 80032b4:	f003 fefe 	bl	80070b4 <USB_ReadInterrupts>
 80032b8:	4603      	mov	r3, r0
 80032ba:	f003 0310 	and.w	r3, r3, #16
 80032be:	2b10      	cmp	r3, #16
 80032c0:	d161      	bne.n	8003386 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	699a      	ldr	r2, [r3, #24]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f022 0210 	bic.w	r2, r2, #16
 80032d0:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80032d2:	6a3b      	ldr	r3, [r7, #32]
 80032d4:	6a1b      	ldr	r3, [r3, #32]
 80032d6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80032d8:	69bb      	ldr	r3, [r7, #24]
 80032da:	f003 020f 	and.w	r2, r3, #15
 80032de:	4613      	mov	r3, r2
 80032e0:	00db      	lsls	r3, r3, #3
 80032e2:	4413      	add	r3, r2
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	4413      	add	r3, r2
 80032ee:	3304      	adds	r3, #4
 80032f0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	0c5b      	lsrs	r3, r3, #17
 80032f6:	f003 030f 	and.w	r3, r3, #15
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d124      	bne.n	8003348 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003304:	4013      	ands	r3, r2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d035      	beq.n	8003376 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	091b      	lsrs	r3, r3, #4
 8003312:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003314:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003318:	b29b      	uxth	r3, r3
 800331a:	461a      	mov	r2, r3
 800331c:	6a38      	ldr	r0, [r7, #32]
 800331e:	f003 fd35 	bl	8006d8c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	68da      	ldr	r2, [r3, #12]
 8003326:	69bb      	ldr	r3, [r7, #24]
 8003328:	091b      	lsrs	r3, r3, #4
 800332a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800332e:	441a      	add	r2, r3
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	695a      	ldr	r2, [r3, #20]
 8003338:	69bb      	ldr	r3, [r7, #24]
 800333a:	091b      	lsrs	r3, r3, #4
 800333c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003340:	441a      	add	r2, r3
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	615a      	str	r2, [r3, #20]
 8003346:	e016      	b.n	8003376 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	0c5b      	lsrs	r3, r3, #17
 800334c:	f003 030f 	and.w	r3, r3, #15
 8003350:	2b06      	cmp	r3, #6
 8003352:	d110      	bne.n	8003376 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800335a:	2208      	movs	r2, #8
 800335c:	4619      	mov	r1, r3
 800335e:	6a38      	ldr	r0, [r7, #32]
 8003360:	f003 fd14 	bl	8006d8c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	695a      	ldr	r2, [r3, #20]
 8003368:	69bb      	ldr	r3, [r7, #24]
 800336a:	091b      	lsrs	r3, r3, #4
 800336c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003370:	441a      	add	r2, r3
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	699a      	ldr	r2, [r3, #24]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f042 0210 	orr.w	r2, r2, #16
 8003384:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4618      	mov	r0, r3
 800338c:	f003 fe92 	bl	80070b4 <USB_ReadInterrupts>
 8003390:	4603      	mov	r3, r0
 8003392:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003396:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800339a:	f040 80a7 	bne.w	80034ec <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800339e:	2300      	movs	r3, #0
 80033a0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f003 fe97 	bl	80070da <USB_ReadDevAllOutEpInterrupt>
 80033ac:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80033ae:	e099      	b.n	80034e4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80033b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033b2:	f003 0301 	and.w	r3, r3, #1
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	f000 808e 	beq.w	80034d8 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033c2:	b2d2      	uxtb	r2, r2
 80033c4:	4611      	mov	r1, r2
 80033c6:	4618      	mov	r0, r3
 80033c8:	f003 febb 	bl	8007142 <USB_ReadDevOutEPInterrupt>
 80033cc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	f003 0301 	and.w	r3, r3, #1
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d00c      	beq.n	80033f2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80033d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033da:	015a      	lsls	r2, r3, #5
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	4413      	add	r3, r2
 80033e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033e4:	461a      	mov	r2, r3
 80033e6:	2301      	movs	r3, #1
 80033e8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80033ea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f000 fea3 	bl	8004138 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	f003 0308 	and.w	r3, r3, #8
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d00c      	beq.n	8003416 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80033fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fe:	015a      	lsls	r2, r3, #5
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	4413      	add	r3, r2
 8003404:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003408:	461a      	mov	r2, r3
 800340a:	2308      	movs	r3, #8
 800340c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800340e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f000 ff79 	bl	8004308 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	f003 0310 	and.w	r3, r3, #16
 800341c:	2b00      	cmp	r3, #0
 800341e:	d008      	beq.n	8003432 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003422:	015a      	lsls	r2, r3, #5
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	4413      	add	r3, r2
 8003428:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800342c:	461a      	mov	r2, r3
 800342e:	2310      	movs	r3, #16
 8003430:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	f003 0302 	and.w	r3, r3, #2
 8003438:	2b00      	cmp	r3, #0
 800343a:	d030      	beq.n	800349e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800343c:	6a3b      	ldr	r3, [r7, #32]
 800343e:	695b      	ldr	r3, [r3, #20]
 8003440:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003444:	2b80      	cmp	r3, #128	@ 0x80
 8003446:	d109      	bne.n	800345c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	69fa      	ldr	r2, [r7, #28]
 8003452:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003456:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800345a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800345c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800345e:	4613      	mov	r3, r2
 8003460:	00db      	lsls	r3, r3, #3
 8003462:	4413      	add	r3, r2
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	4413      	add	r3, r2
 800346e:	3304      	adds	r3, #4
 8003470:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	78db      	ldrb	r3, [r3, #3]
 8003476:	2b01      	cmp	r3, #1
 8003478:	d108      	bne.n	800348c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	2200      	movs	r2, #0
 800347e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003482:	b2db      	uxtb	r3, r3
 8003484:	4619      	mov	r1, r3
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f006 f9e0 	bl	800984c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800348c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348e:	015a      	lsls	r2, r3, #5
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	4413      	add	r3, r2
 8003494:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003498:	461a      	mov	r2, r3
 800349a:	2302      	movs	r3, #2
 800349c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	f003 0320 	and.w	r3, r3, #32
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d008      	beq.n	80034ba <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80034a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034aa:	015a      	lsls	r2, r3, #5
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	4413      	add	r3, r2
 80034b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034b4:	461a      	mov	r2, r3
 80034b6:	2320      	movs	r3, #32
 80034b8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d009      	beq.n	80034d8 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80034c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c6:	015a      	lsls	r2, r3, #5
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	4413      	add	r3, r2
 80034cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034d0:	461a      	mov	r2, r3
 80034d2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80034d6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80034d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034da:	3301      	adds	r3, #1
 80034dc:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80034de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e0:	085b      	lsrs	r3, r3, #1
 80034e2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80034e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	f47f af62 	bne.w	80033b0 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4618      	mov	r0, r3
 80034f2:	f003 fddf 	bl	80070b4 <USB_ReadInterrupts>
 80034f6:	4603      	mov	r3, r0
 80034f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003500:	f040 80db 	bne.w	80036ba <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4618      	mov	r0, r3
 800350a:	f003 fe00 	bl	800710e <USB_ReadDevAllInEpInterrupt>
 800350e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003510:	2300      	movs	r3, #0
 8003512:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003514:	e0cd      	b.n	80036b2 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003518:	f003 0301 	and.w	r3, r3, #1
 800351c:	2b00      	cmp	r3, #0
 800351e:	f000 80c2 	beq.w	80036a6 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003528:	b2d2      	uxtb	r2, r2
 800352a:	4611      	mov	r1, r2
 800352c:	4618      	mov	r0, r3
 800352e:	f003 fe26 	bl	800717e <USB_ReadDevInEPInterrupt>
 8003532:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	f003 0301 	and.w	r3, r3, #1
 800353a:	2b00      	cmp	r3, #0
 800353c:	d057      	beq.n	80035ee <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800353e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003540:	f003 030f 	and.w	r3, r3, #15
 8003544:	2201      	movs	r2, #1
 8003546:	fa02 f303 	lsl.w	r3, r2, r3
 800354a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003552:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	43db      	mvns	r3, r3
 8003558:	69f9      	ldr	r1, [r7, #28]
 800355a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800355e:	4013      	ands	r3, r2
 8003560:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003564:	015a      	lsls	r2, r3, #5
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	4413      	add	r3, r2
 800356a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800356e:	461a      	mov	r2, r3
 8003570:	2301      	movs	r3, #1
 8003572:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	799b      	ldrb	r3, [r3, #6]
 8003578:	2b01      	cmp	r3, #1
 800357a:	d132      	bne.n	80035e2 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800357c:	6879      	ldr	r1, [r7, #4]
 800357e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003580:	4613      	mov	r3, r2
 8003582:	00db      	lsls	r3, r3, #3
 8003584:	4413      	add	r3, r2
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	440b      	add	r3, r1
 800358a:	3320      	adds	r3, #32
 800358c:	6819      	ldr	r1, [r3, #0]
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003592:	4613      	mov	r3, r2
 8003594:	00db      	lsls	r3, r3, #3
 8003596:	4413      	add	r3, r2
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	4403      	add	r3, r0
 800359c:	331c      	adds	r3, #28
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4419      	add	r1, r3
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035a6:	4613      	mov	r3, r2
 80035a8:	00db      	lsls	r3, r3, #3
 80035aa:	4413      	add	r3, r2
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	4403      	add	r3, r0
 80035b0:	3320      	adds	r3, #32
 80035b2:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80035b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d113      	bne.n	80035e2 <HAL_PCD_IRQHandler+0x3a2>
 80035ba:	6879      	ldr	r1, [r7, #4]
 80035bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035be:	4613      	mov	r3, r2
 80035c0:	00db      	lsls	r3, r3, #3
 80035c2:	4413      	add	r3, r2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	440b      	add	r3, r1
 80035c8:	3324      	adds	r3, #36	@ 0x24
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d108      	bne.n	80035e2 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6818      	ldr	r0, [r3, #0]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80035da:	461a      	mov	r2, r3
 80035dc:	2101      	movs	r1, #1
 80035de:	f003 fe2d 	bl	800723c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80035e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	4619      	mov	r1, r3
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f006 f8aa 	bl	8009742 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	f003 0308 	and.w	r3, r3, #8
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d008      	beq.n	800360a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80035f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035fa:	015a      	lsls	r2, r3, #5
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	4413      	add	r3, r2
 8003600:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003604:	461a      	mov	r2, r3
 8003606:	2308      	movs	r3, #8
 8003608:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	f003 0310 	and.w	r3, r3, #16
 8003610:	2b00      	cmp	r3, #0
 8003612:	d008      	beq.n	8003626 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003616:	015a      	lsls	r2, r3, #5
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	4413      	add	r3, r2
 800361c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003620:	461a      	mov	r2, r3
 8003622:	2310      	movs	r3, #16
 8003624:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800362c:	2b00      	cmp	r3, #0
 800362e:	d008      	beq.n	8003642 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003632:	015a      	lsls	r2, r3, #5
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	4413      	add	r3, r2
 8003638:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800363c:	461a      	mov	r2, r3
 800363e:	2340      	movs	r3, #64	@ 0x40
 8003640:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	f003 0302 	and.w	r3, r3, #2
 8003648:	2b00      	cmp	r3, #0
 800364a:	d023      	beq.n	8003694 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800364c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800364e:	6a38      	ldr	r0, [r7, #32]
 8003650:	f002 fe14 	bl	800627c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003654:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003656:	4613      	mov	r3, r2
 8003658:	00db      	lsls	r3, r3, #3
 800365a:	4413      	add	r3, r2
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	3310      	adds	r3, #16
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	4413      	add	r3, r2
 8003664:	3304      	adds	r3, #4
 8003666:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	78db      	ldrb	r3, [r3, #3]
 800366c:	2b01      	cmp	r3, #1
 800366e:	d108      	bne.n	8003682 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	2200      	movs	r2, #0
 8003674:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003678:	b2db      	uxtb	r3, r3
 800367a:	4619      	mov	r1, r3
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f006 f8f7 	bl	8009870 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003684:	015a      	lsls	r2, r3, #5
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	4413      	add	r3, r2
 800368a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800368e:	461a      	mov	r2, r3
 8003690:	2302      	movs	r3, #2
 8003692:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800369a:	2b00      	cmp	r3, #0
 800369c:	d003      	beq.n	80036a6 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800369e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	f000 fcbd 	bl	8004020 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80036a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a8:	3301      	adds	r3, #1
 80036aa:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80036ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036ae:	085b      	lsrs	r3, r3, #1
 80036b0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80036b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	f47f af2e 	bne.w	8003516 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4618      	mov	r0, r3
 80036c0:	f003 fcf8 	bl	80070b4 <USB_ReadInterrupts>
 80036c4:	4603      	mov	r3, r0
 80036c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80036ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80036ce:	d122      	bne.n	8003716 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80036d0:	69fb      	ldr	r3, [r7, #28]
 80036d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	69fa      	ldr	r2, [r7, #28]
 80036da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80036de:	f023 0301 	bic.w	r3, r3, #1
 80036e2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d108      	bne.n	8003700 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80036f6:	2100      	movs	r1, #0
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f000 fea3 	bl	8004444 <HAL_PCDEx_LPM_Callback>
 80036fe:	e002      	b.n	8003706 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f006 f895 	bl	8009830 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	695a      	ldr	r2, [r3, #20]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003714:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4618      	mov	r0, r3
 800371c:	f003 fcca 	bl	80070b4 <USB_ReadInterrupts>
 8003720:	4603      	mov	r3, r0
 8003722:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003726:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800372a:	d112      	bne.n	8003752 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	f003 0301 	and.w	r3, r3, #1
 8003738:	2b01      	cmp	r3, #1
 800373a:	d102      	bne.n	8003742 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f006 f851 	bl	80097e4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	695a      	ldr	r2, [r3, #20]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003750:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4618      	mov	r0, r3
 8003758:	f003 fcac 	bl	80070b4 <USB_ReadInterrupts>
 800375c:	4603      	mov	r3, r0
 800375e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003762:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003766:	f040 80b7 	bne.w	80038d8 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	69fa      	ldr	r2, [r7, #28]
 8003774:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003778:	f023 0301 	bic.w	r3, r3, #1
 800377c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2110      	movs	r1, #16
 8003784:	4618      	mov	r0, r3
 8003786:	f002 fd79 	bl	800627c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800378a:	2300      	movs	r3, #0
 800378c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800378e:	e046      	b.n	800381e <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003792:	015a      	lsls	r2, r3, #5
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	4413      	add	r3, r2
 8003798:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800379c:	461a      	mov	r2, r3
 800379e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80037a2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80037a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037a6:	015a      	lsls	r2, r3, #5
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	4413      	add	r3, r2
 80037ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037b4:	0151      	lsls	r1, r2, #5
 80037b6:	69fa      	ldr	r2, [r7, #28]
 80037b8:	440a      	add	r2, r1
 80037ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80037be:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80037c2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80037c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037c6:	015a      	lsls	r2, r3, #5
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	4413      	add	r3, r2
 80037cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037d0:	461a      	mov	r2, r3
 80037d2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80037d6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80037d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037da:	015a      	lsls	r2, r3, #5
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	4413      	add	r3, r2
 80037e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037e8:	0151      	lsls	r1, r2, #5
 80037ea:	69fa      	ldr	r2, [r7, #28]
 80037ec:	440a      	add	r2, r1
 80037ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80037f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80037f6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80037f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037fa:	015a      	lsls	r2, r3, #5
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	4413      	add	r3, r2
 8003800:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003808:	0151      	lsls	r1, r2, #5
 800380a:	69fa      	ldr	r2, [r7, #28]
 800380c:	440a      	add	r2, r1
 800380e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003812:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003816:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800381a:	3301      	adds	r3, #1
 800381c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	791b      	ldrb	r3, [r3, #4]
 8003822:	461a      	mov	r2, r3
 8003824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003826:	4293      	cmp	r3, r2
 8003828:	d3b2      	bcc.n	8003790 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	69fa      	ldr	r2, [r7, #28]
 8003834:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003838:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800383c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	7bdb      	ldrb	r3, [r3, #15]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d016      	beq.n	8003874 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800384c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003850:	69fa      	ldr	r2, [r7, #28]
 8003852:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003856:	f043 030b 	orr.w	r3, r3, #11
 800385a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003866:	69fa      	ldr	r2, [r7, #28]
 8003868:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800386c:	f043 030b 	orr.w	r3, r3, #11
 8003870:	6453      	str	r3, [r2, #68]	@ 0x44
 8003872:	e015      	b.n	80038a0 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800387a:	695b      	ldr	r3, [r3, #20]
 800387c:	69fa      	ldr	r2, [r7, #28]
 800387e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003882:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003886:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800388a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003892:	691b      	ldr	r3, [r3, #16]
 8003894:	69fa      	ldr	r2, [r7, #28]
 8003896:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800389a:	f043 030b 	orr.w	r3, r3, #11
 800389e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	69fa      	ldr	r2, [r7, #28]
 80038aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80038ae:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80038b2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6818      	ldr	r0, [r3, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80038c2:	461a      	mov	r2, r3
 80038c4:	f003 fcba 	bl	800723c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	695a      	ldr	r2, [r3, #20]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80038d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4618      	mov	r0, r3
 80038de:	f003 fbe9 	bl	80070b4 <USB_ReadInterrupts>
 80038e2:	4603      	mov	r3, r0
 80038e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80038e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038ec:	d123      	bne.n	8003936 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4618      	mov	r0, r3
 80038f4:	f003 fc7f 	bl	80071f6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4618      	mov	r0, r3
 80038fe:	f002 fd36 	bl	800636e <USB_GetDevSpeed>
 8003902:	4603      	mov	r3, r0
 8003904:	461a      	mov	r2, r3
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681c      	ldr	r4, [r3, #0]
 800390e:	f001 fa07 	bl	8004d20 <HAL_RCC_GetHCLKFreq>
 8003912:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003918:	461a      	mov	r2, r3
 800391a:	4620      	mov	r0, r4
 800391c:	f002 fa3a 	bl	8005d94 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f005 ff36 	bl	8009792 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	695a      	ldr	r2, [r3, #20]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003934:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4618      	mov	r0, r3
 800393c:	f003 fbba 	bl	80070b4 <USB_ReadInterrupts>
 8003940:	4603      	mov	r3, r0
 8003942:	f003 0308 	and.w	r3, r3, #8
 8003946:	2b08      	cmp	r3, #8
 8003948:	d10a      	bne.n	8003960 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f005 ff13 	bl	8009776 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	695a      	ldr	r2, [r3, #20]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f002 0208 	and.w	r2, r2, #8
 800395e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4618      	mov	r0, r3
 8003966:	f003 fba5 	bl	80070b4 <USB_ReadInterrupts>
 800396a:	4603      	mov	r3, r0
 800396c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003970:	2b80      	cmp	r3, #128	@ 0x80
 8003972:	d123      	bne.n	80039bc <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003974:	6a3b      	ldr	r3, [r7, #32]
 8003976:	699b      	ldr	r3, [r3, #24]
 8003978:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800397c:	6a3b      	ldr	r3, [r7, #32]
 800397e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003980:	2301      	movs	r3, #1
 8003982:	627b      	str	r3, [r7, #36]	@ 0x24
 8003984:	e014      	b.n	80039b0 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003986:	6879      	ldr	r1, [r7, #4]
 8003988:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800398a:	4613      	mov	r3, r2
 800398c:	00db      	lsls	r3, r3, #3
 800398e:	4413      	add	r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	440b      	add	r3, r1
 8003994:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	2b01      	cmp	r3, #1
 800399c:	d105      	bne.n	80039aa <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800399e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	4619      	mov	r1, r3
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f000 fb0a 	bl	8003fbe <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80039aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ac:	3301      	adds	r3, #1
 80039ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	791b      	ldrb	r3, [r3, #4]
 80039b4:	461a      	mov	r2, r3
 80039b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d3e4      	bcc.n	8003986 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4618      	mov	r0, r3
 80039c2:	f003 fb77 	bl	80070b4 <USB_ReadInterrupts>
 80039c6:	4603      	mov	r3, r0
 80039c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039d0:	d13c      	bne.n	8003a4c <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80039d2:	2301      	movs	r3, #1
 80039d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80039d6:	e02b      	b.n	8003a30 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80039d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039da:	015a      	lsls	r2, r3, #5
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	4413      	add	r3, r2
 80039e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80039e8:	6879      	ldr	r1, [r7, #4]
 80039ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039ec:	4613      	mov	r3, r2
 80039ee:	00db      	lsls	r3, r3, #3
 80039f0:	4413      	add	r3, r2
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	440b      	add	r3, r1
 80039f6:	3318      	adds	r3, #24
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d115      	bne.n	8003a2a <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80039fe:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	da12      	bge.n	8003a2a <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003a04:	6879      	ldr	r1, [r7, #4]
 8003a06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a08:	4613      	mov	r3, r2
 8003a0a:	00db      	lsls	r3, r3, #3
 8003a0c:	4413      	add	r3, r2
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	440b      	add	r3, r1
 8003a12:	3317      	adds	r3, #23
 8003a14:	2201      	movs	r2, #1
 8003a16:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	4619      	mov	r1, r3
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f000 faca 	bl	8003fbe <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	791b      	ldrb	r3, [r3, #4]
 8003a34:	461a      	mov	r2, r3
 8003a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d3cd      	bcc.n	80039d8 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	695a      	ldr	r2, [r3, #20]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003a4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4618      	mov	r0, r3
 8003a52:	f003 fb2f 	bl	80070b4 <USB_ReadInterrupts>
 8003a56:	4603      	mov	r3, r0
 8003a58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a5c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a60:	d156      	bne.n	8003b10 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003a62:	2301      	movs	r3, #1
 8003a64:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a66:	e045      	b.n	8003af4 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a6a:	015a      	lsls	r2, r3, #5
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	4413      	add	r3, r2
 8003a70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003a78:	6879      	ldr	r1, [r7, #4]
 8003a7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	00db      	lsls	r3, r3, #3
 8003a80:	4413      	add	r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	440b      	add	r3, r1
 8003a86:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d12e      	bne.n	8003aee <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003a90:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	da2b      	bge.n	8003aee <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003aa2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d121      	bne.n	8003aee <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003aaa:	6879      	ldr	r1, [r7, #4]
 8003aac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aae:	4613      	mov	r3, r2
 8003ab0:	00db      	lsls	r3, r3, #3
 8003ab2:	4413      	add	r3, r2
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	440b      	add	r3, r1
 8003ab8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003abc:	2201      	movs	r2, #1
 8003abe:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003ac0:	6a3b      	ldr	r3, [r7, #32]
 8003ac2:	699b      	ldr	r3, [r3, #24]
 8003ac4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003ac8:	6a3b      	ldr	r3, [r7, #32]
 8003aca:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003acc:	6a3b      	ldr	r3, [r7, #32]
 8003ace:	695b      	ldr	r3, [r3, #20]
 8003ad0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d10a      	bne.n	8003aee <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	69fa      	ldr	r2, [r7, #28]
 8003ae2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ae6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003aea:	6053      	str	r3, [r2, #4]
            break;
 8003aec:	e008      	b.n	8003b00 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af0:	3301      	adds	r3, #1
 8003af2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	791b      	ldrb	r3, [r3, #4]
 8003af8:	461a      	mov	r2, r3
 8003afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d3b3      	bcc.n	8003a68 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	695a      	ldr	r2, [r3, #20]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003b0e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4618      	mov	r0, r3
 8003b16:	f003 facd 	bl	80070b4 <USB_ReadInterrupts>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003b20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b24:	d10a      	bne.n	8003b3c <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f005 feb4 	bl	8009894 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	695a      	ldr	r2, [r3, #20]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003b3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4618      	mov	r0, r3
 8003b42:	f003 fab7 	bl	80070b4 <USB_ReadInterrupts>
 8003b46:	4603      	mov	r3, r0
 8003b48:	f003 0304 	and.w	r3, r3, #4
 8003b4c:	2b04      	cmp	r3, #4
 8003b4e:	d115      	bne.n	8003b7c <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	f003 0304 	and.w	r3, r3, #4
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d002      	beq.n	8003b68 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f005 fea4 	bl	80098b0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	6859      	ldr	r1, [r3, #4]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	69ba      	ldr	r2, [r7, #24]
 8003b74:	430a      	orrs	r2, r1
 8003b76:	605a      	str	r2, [r3, #4]
 8003b78:	e000      	b.n	8003b7c <HAL_PCD_IRQHandler+0x93c>
      return;
 8003b7a:	bf00      	nop
    }
  }
}
 8003b7c:	3734      	adds	r7, #52	@ 0x34
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd90      	pop	{r4, r7, pc}

08003b82 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b082      	sub	sp, #8
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
 8003b8a:	460b      	mov	r3, r1
 8003b8c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d101      	bne.n	8003b9c <HAL_PCD_SetAddress+0x1a>
 8003b98:	2302      	movs	r3, #2
 8003b9a:	e012      	b.n	8003bc2 <HAL_PCD_SetAddress+0x40>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	78fa      	ldrb	r2, [r7, #3]
 8003ba8:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	78fa      	ldrb	r2, [r7, #3]
 8003bb0:	4611      	mov	r1, r2
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f003 fa16 	bl	8006fe4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003bc0:	2300      	movs	r3, #0
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3708      	adds	r7, #8
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b084      	sub	sp, #16
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
 8003bd2:	4608      	mov	r0, r1
 8003bd4:	4611      	mov	r1, r2
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	4603      	mov	r3, r0
 8003bda:	70fb      	strb	r3, [r7, #3]
 8003bdc:	460b      	mov	r3, r1
 8003bde:	803b      	strh	r3, [r7, #0]
 8003be0:	4613      	mov	r3, r2
 8003be2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003be4:	2300      	movs	r3, #0
 8003be6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003be8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	da0f      	bge.n	8003c10 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003bf0:	78fb      	ldrb	r3, [r7, #3]
 8003bf2:	f003 020f 	and.w	r2, r3, #15
 8003bf6:	4613      	mov	r3, r2
 8003bf8:	00db      	lsls	r3, r3, #3
 8003bfa:	4413      	add	r3, r2
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	3310      	adds	r3, #16
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	4413      	add	r3, r2
 8003c04:	3304      	adds	r3, #4
 8003c06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	705a      	strb	r2, [r3, #1]
 8003c0e:	e00f      	b.n	8003c30 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c10:	78fb      	ldrb	r3, [r7, #3]
 8003c12:	f003 020f 	and.w	r2, r3, #15
 8003c16:	4613      	mov	r3, r2
 8003c18:	00db      	lsls	r3, r3, #3
 8003c1a:	4413      	add	r3, r2
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	4413      	add	r3, r2
 8003c26:	3304      	adds	r3, #4
 8003c28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003c30:	78fb      	ldrb	r3, [r7, #3]
 8003c32:	f003 030f 	and.w	r3, r3, #15
 8003c36:	b2da      	uxtb	r2, r3
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003c3c:	883b      	ldrh	r3, [r7, #0]
 8003c3e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	78ba      	ldrb	r2, [r7, #2]
 8003c4a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	785b      	ldrb	r3, [r3, #1]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d004      	beq.n	8003c5e <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	461a      	mov	r2, r3
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003c5e:	78bb      	ldrb	r3, [r7, #2]
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d102      	bne.n	8003c6a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d101      	bne.n	8003c78 <HAL_PCD_EP_Open+0xae>
 8003c74:	2302      	movs	r3, #2
 8003c76:	e00e      	b.n	8003c96 <HAL_PCD_EP_Open+0xcc>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	68f9      	ldr	r1, [r7, #12]
 8003c86:	4618      	mov	r0, r3
 8003c88:	f002 fb96 	bl	80063b8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003c94:	7afb      	ldrb	r3, [r7, #11]
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3710      	adds	r7, #16
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}

08003c9e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c9e:	b580      	push	{r7, lr}
 8003ca0:	b084      	sub	sp, #16
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
 8003ca6:	460b      	mov	r3, r1
 8003ca8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003caa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	da0f      	bge.n	8003cd2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003cb2:	78fb      	ldrb	r3, [r7, #3]
 8003cb4:	f003 020f 	and.w	r2, r3, #15
 8003cb8:	4613      	mov	r3, r2
 8003cba:	00db      	lsls	r3, r3, #3
 8003cbc:	4413      	add	r3, r2
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	3310      	adds	r3, #16
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	4413      	add	r3, r2
 8003cc6:	3304      	adds	r3, #4
 8003cc8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2201      	movs	r2, #1
 8003cce:	705a      	strb	r2, [r3, #1]
 8003cd0:	e00f      	b.n	8003cf2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003cd2:	78fb      	ldrb	r3, [r7, #3]
 8003cd4:	f003 020f 	and.w	r2, r3, #15
 8003cd8:	4613      	mov	r3, r2
 8003cda:	00db      	lsls	r3, r3, #3
 8003cdc:	4413      	add	r3, r2
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ce4:	687a      	ldr	r2, [r7, #4]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	3304      	adds	r3, #4
 8003cea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003cf2:	78fb      	ldrb	r3, [r7, #3]
 8003cf4:	f003 030f 	and.w	r3, r3, #15
 8003cf8:	b2da      	uxtb	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d101      	bne.n	8003d0c <HAL_PCD_EP_Close+0x6e>
 8003d08:	2302      	movs	r3, #2
 8003d0a:	e00e      	b.n	8003d2a <HAL_PCD_EP_Close+0x8c>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	68f9      	ldr	r1, [r7, #12]
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f002 fbd4 	bl	80064c8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003d28:	2300      	movs	r3, #0
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3710      	adds	r7, #16
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}

08003d32 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003d32:	b580      	push	{r7, lr}
 8003d34:	b086      	sub	sp, #24
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	60f8      	str	r0, [r7, #12]
 8003d3a:	607a      	str	r2, [r7, #4]
 8003d3c:	603b      	str	r3, [r7, #0]
 8003d3e:	460b      	mov	r3, r1
 8003d40:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d42:	7afb      	ldrb	r3, [r7, #11]
 8003d44:	f003 020f 	and.w	r2, r3, #15
 8003d48:	4613      	mov	r3, r2
 8003d4a:	00db      	lsls	r3, r3, #3
 8003d4c:	4413      	add	r3, r2
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003d54:	68fa      	ldr	r2, [r7, #12]
 8003d56:	4413      	add	r3, r2
 8003d58:	3304      	adds	r3, #4
 8003d5a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	683a      	ldr	r2, [r7, #0]
 8003d66:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	2200      	movs	r2, #0
 8003d72:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d74:	7afb      	ldrb	r3, [r7, #11]
 8003d76:	f003 030f 	and.w	r3, r3, #15
 8003d7a:	b2da      	uxtb	r2, r3
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	799b      	ldrb	r3, [r3, #6]
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d102      	bne.n	8003d8e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6818      	ldr	r0, [r3, #0]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	799b      	ldrb	r3, [r3, #6]
 8003d96:	461a      	mov	r2, r3
 8003d98:	6979      	ldr	r1, [r7, #20]
 8003d9a:	f002 fc71 	bl	8006680 <USB_EPStartXfer>

  return HAL_OK;
 8003d9e:	2300      	movs	r3, #0
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3718      	adds	r7, #24
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b083      	sub	sp, #12
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	460b      	mov	r3, r1
 8003db2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003db4:	78fb      	ldrb	r3, [r7, #3]
 8003db6:	f003 020f 	and.w	r2, r3, #15
 8003dba:	6879      	ldr	r1, [r7, #4]
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	00db      	lsls	r3, r3, #3
 8003dc0:	4413      	add	r3, r2
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	440b      	add	r3, r1
 8003dc6:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003dca:	681b      	ldr	r3, [r3, #0]
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b086      	sub	sp, #24
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	607a      	str	r2, [r7, #4]
 8003de2:	603b      	str	r3, [r7, #0]
 8003de4:	460b      	mov	r3, r1
 8003de6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003de8:	7afb      	ldrb	r3, [r7, #11]
 8003dea:	f003 020f 	and.w	r2, r3, #15
 8003dee:	4613      	mov	r3, r2
 8003df0:	00db      	lsls	r3, r3, #3
 8003df2:	4413      	add	r3, r2
 8003df4:	009b      	lsls	r3, r3, #2
 8003df6:	3310      	adds	r3, #16
 8003df8:	68fa      	ldr	r2, [r7, #12]
 8003dfa:	4413      	add	r3, r2
 8003dfc:	3304      	adds	r3, #4
 8003dfe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	683a      	ldr	r2, [r7, #0]
 8003e0a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	2201      	movs	r2, #1
 8003e16:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e18:	7afb      	ldrb	r3, [r7, #11]
 8003e1a:	f003 030f 	and.w	r3, r3, #15
 8003e1e:	b2da      	uxtb	r2, r3
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	799b      	ldrb	r3, [r3, #6]
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d102      	bne.n	8003e32 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6818      	ldr	r0, [r3, #0]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	799b      	ldrb	r3, [r3, #6]
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	6979      	ldr	r1, [r7, #20]
 8003e3e:	f002 fc1f 	bl	8006680 <USB_EPStartXfer>

  return HAL_OK;
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3718      	adds	r7, #24
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b084      	sub	sp, #16
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	460b      	mov	r3, r1
 8003e56:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003e58:	78fb      	ldrb	r3, [r7, #3]
 8003e5a:	f003 030f 	and.w	r3, r3, #15
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	7912      	ldrb	r2, [r2, #4]
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d901      	bls.n	8003e6a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e04f      	b.n	8003f0a <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003e6a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	da0f      	bge.n	8003e92 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e72:	78fb      	ldrb	r3, [r7, #3]
 8003e74:	f003 020f 	and.w	r2, r3, #15
 8003e78:	4613      	mov	r3, r2
 8003e7a:	00db      	lsls	r3, r3, #3
 8003e7c:	4413      	add	r3, r2
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	3310      	adds	r3, #16
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	4413      	add	r3, r2
 8003e86:	3304      	adds	r3, #4
 8003e88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	705a      	strb	r2, [r3, #1]
 8003e90:	e00d      	b.n	8003eae <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003e92:	78fa      	ldrb	r2, [r7, #3]
 8003e94:	4613      	mov	r3, r2
 8003e96:	00db      	lsls	r3, r3, #3
 8003e98:	4413      	add	r3, r2
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ea0:	687a      	ldr	r2, [r7, #4]
 8003ea2:	4413      	add	r3, r2
 8003ea4:	3304      	adds	r3, #4
 8003ea6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003eb4:	78fb      	ldrb	r3, [r7, #3]
 8003eb6:	f003 030f 	and.w	r3, r3, #15
 8003eba:	b2da      	uxtb	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d101      	bne.n	8003ece <HAL_PCD_EP_SetStall+0x82>
 8003eca:	2302      	movs	r3, #2
 8003ecc:	e01d      	b.n	8003f0a <HAL_PCD_EP_SetStall+0xbe>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	68f9      	ldr	r1, [r7, #12]
 8003edc:	4618      	mov	r0, r3
 8003ede:	f002 ffad 	bl	8006e3c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003ee2:	78fb      	ldrb	r3, [r7, #3]
 8003ee4:	f003 030f 	and.w	r3, r3, #15
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d109      	bne.n	8003f00 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6818      	ldr	r0, [r3, #0]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	7999      	ldrb	r1, [r3, #6]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003efa:	461a      	mov	r2, r3
 8003efc:	f003 f99e 	bl	800723c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3710      	adds	r7, #16
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b084      	sub	sp, #16
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003f1e:	78fb      	ldrb	r3, [r7, #3]
 8003f20:	f003 030f 	and.w	r3, r3, #15
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	7912      	ldrb	r2, [r2, #4]
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d901      	bls.n	8003f30 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e042      	b.n	8003fb6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003f30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	da0f      	bge.n	8003f58 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f38:	78fb      	ldrb	r3, [r7, #3]
 8003f3a:	f003 020f 	and.w	r2, r3, #15
 8003f3e:	4613      	mov	r3, r2
 8003f40:	00db      	lsls	r3, r3, #3
 8003f42:	4413      	add	r3, r2
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	3310      	adds	r3, #16
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	4413      	add	r3, r2
 8003f4c:	3304      	adds	r3, #4
 8003f4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2201      	movs	r2, #1
 8003f54:	705a      	strb	r2, [r3, #1]
 8003f56:	e00f      	b.n	8003f78 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f58:	78fb      	ldrb	r3, [r7, #3]
 8003f5a:	f003 020f 	and.w	r2, r3, #15
 8003f5e:	4613      	mov	r3, r2
 8003f60:	00db      	lsls	r3, r3, #3
 8003f62:	4413      	add	r3, r2
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	4413      	add	r3, r2
 8003f6e:	3304      	adds	r3, #4
 8003f70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2200      	movs	r2, #0
 8003f76:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f7e:	78fb      	ldrb	r3, [r7, #3]
 8003f80:	f003 030f 	and.w	r3, r3, #15
 8003f84:	b2da      	uxtb	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d101      	bne.n	8003f98 <HAL_PCD_EP_ClrStall+0x86>
 8003f94:	2302      	movs	r3, #2
 8003f96:	e00e      	b.n	8003fb6 <HAL_PCD_EP_ClrStall+0xa4>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	68f9      	ldr	r1, [r7, #12]
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f002 ffb6 	bl	8006f18 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003fb4:	2300      	movs	r3, #0
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3710      	adds	r7, #16
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}

08003fbe <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003fbe:	b580      	push	{r7, lr}
 8003fc0:	b084      	sub	sp, #16
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	6078      	str	r0, [r7, #4]
 8003fc6:	460b      	mov	r3, r1
 8003fc8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003fca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	da0c      	bge.n	8003fec <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fd2:	78fb      	ldrb	r3, [r7, #3]
 8003fd4:	f003 020f 	and.w	r2, r3, #15
 8003fd8:	4613      	mov	r3, r2
 8003fda:	00db      	lsls	r3, r3, #3
 8003fdc:	4413      	add	r3, r2
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	3310      	adds	r3, #16
 8003fe2:	687a      	ldr	r2, [r7, #4]
 8003fe4:	4413      	add	r3, r2
 8003fe6:	3304      	adds	r3, #4
 8003fe8:	60fb      	str	r3, [r7, #12]
 8003fea:	e00c      	b.n	8004006 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003fec:	78fb      	ldrb	r3, [r7, #3]
 8003fee:	f003 020f 	and.w	r2, r3, #15
 8003ff2:	4613      	mov	r3, r2
 8003ff4:	00db      	lsls	r3, r3, #3
 8003ff6:	4413      	add	r3, r2
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	4413      	add	r3, r2
 8004002:	3304      	adds	r3, #4
 8004004:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68f9      	ldr	r1, [r7, #12]
 800400c:	4618      	mov	r0, r3
 800400e:	f002 fdd5 	bl	8006bbc <USB_EPStopXfer>
 8004012:	4603      	mov	r3, r0
 8004014:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004016:	7afb      	ldrb	r3, [r7, #11]
}
 8004018:	4618      	mov	r0, r3
 800401a:	3710      	adds	r7, #16
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b08a      	sub	sp, #40	@ 0x28
 8004024:	af02      	add	r7, sp, #8
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004034:	683a      	ldr	r2, [r7, #0]
 8004036:	4613      	mov	r3, r2
 8004038:	00db      	lsls	r3, r3, #3
 800403a:	4413      	add	r3, r2
 800403c:	009b      	lsls	r3, r3, #2
 800403e:	3310      	adds	r3, #16
 8004040:	687a      	ldr	r2, [r7, #4]
 8004042:	4413      	add	r3, r2
 8004044:	3304      	adds	r3, #4
 8004046:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	695a      	ldr	r2, [r3, #20]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	691b      	ldr	r3, [r3, #16]
 8004050:	429a      	cmp	r2, r3
 8004052:	d901      	bls.n	8004058 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e06b      	b.n	8004130 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	691a      	ldr	r2, [r3, #16]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	695b      	ldr	r3, [r3, #20]
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	69fa      	ldr	r2, [r7, #28]
 800406a:	429a      	cmp	r2, r3
 800406c:	d902      	bls.n	8004074 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004074:	69fb      	ldr	r3, [r7, #28]
 8004076:	3303      	adds	r3, #3
 8004078:	089b      	lsrs	r3, r3, #2
 800407a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800407c:	e02a      	b.n	80040d4 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	691a      	ldr	r2, [r3, #16]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	69fa      	ldr	r2, [r7, #28]
 8004090:	429a      	cmp	r2, r3
 8004092:	d902      	bls.n	800409a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	3303      	adds	r3, #3
 800409e:	089b      	lsrs	r3, r3, #2
 80040a0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	68d9      	ldr	r1, [r3, #12]
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	b2da      	uxtb	r2, r3
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80040b2:	9300      	str	r3, [sp, #0]
 80040b4:	4603      	mov	r3, r0
 80040b6:	6978      	ldr	r0, [r7, #20]
 80040b8:	f002 fe2a 	bl	8006d10 <USB_WritePacket>

    ep->xfer_buff  += len;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	68da      	ldr	r2, [r3, #12]
 80040c0:	69fb      	ldr	r3, [r7, #28]
 80040c2:	441a      	add	r2, r3
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	695a      	ldr	r2, [r3, #20]
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	441a      	add	r2, r3
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	015a      	lsls	r2, r3, #5
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	4413      	add	r3, r2
 80040dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040e0:	699b      	ldr	r3, [r3, #24]
 80040e2:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80040e4:	69ba      	ldr	r2, [r7, #24]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d809      	bhi.n	80040fe <PCD_WriteEmptyTxFifo+0xde>
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	695a      	ldr	r2, [r3, #20]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d203      	bcs.n	80040fe <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d1bf      	bne.n	800407e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	691a      	ldr	r2, [r3, #16]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	429a      	cmp	r2, r3
 8004108:	d811      	bhi.n	800412e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	f003 030f 	and.w	r3, r3, #15
 8004110:	2201      	movs	r2, #1
 8004112:	fa02 f303 	lsl.w	r3, r2, r3
 8004116:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800411e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	43db      	mvns	r3, r3
 8004124:	6939      	ldr	r1, [r7, #16]
 8004126:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800412a:	4013      	ands	r3, r2
 800412c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800412e:	2300      	movs	r3, #0
}
 8004130:	4618      	mov	r0, r3
 8004132:	3720      	adds	r7, #32
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}

08004138 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b088      	sub	sp, #32
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	333c      	adds	r3, #60	@ 0x3c
 8004150:	3304      	adds	r3, #4
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	015a      	lsls	r2, r3, #5
 800415a:	69bb      	ldr	r3, [r7, #24]
 800415c:	4413      	add	r3, r2
 800415e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	799b      	ldrb	r3, [r3, #6]
 800416a:	2b01      	cmp	r3, #1
 800416c:	d17b      	bne.n	8004266 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	f003 0308 	and.w	r3, r3, #8
 8004174:	2b00      	cmp	r3, #0
 8004176:	d015      	beq.n	80041a4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	4a61      	ldr	r2, [pc, #388]	@ (8004300 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800417c:	4293      	cmp	r3, r2
 800417e:	f240 80b9 	bls.w	80042f4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004188:	2b00      	cmp	r3, #0
 800418a:	f000 80b3 	beq.w	80042f4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	015a      	lsls	r2, r3, #5
 8004192:	69bb      	ldr	r3, [r7, #24]
 8004194:	4413      	add	r3, r2
 8004196:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800419a:	461a      	mov	r2, r3
 800419c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041a0:	6093      	str	r3, [r2, #8]
 80041a2:	e0a7      	b.n	80042f4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	f003 0320 	and.w	r3, r3, #32
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d009      	beq.n	80041c2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	015a      	lsls	r2, r3, #5
 80041b2:	69bb      	ldr	r3, [r7, #24]
 80041b4:	4413      	add	r3, r2
 80041b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041ba:	461a      	mov	r2, r3
 80041bc:	2320      	movs	r3, #32
 80041be:	6093      	str	r3, [r2, #8]
 80041c0:	e098      	b.n	80042f4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	f040 8093 	bne.w	80042f4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	4a4b      	ldr	r2, [pc, #300]	@ (8004300 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d90f      	bls.n	80041f6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d00a      	beq.n	80041f6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	015a      	lsls	r2, r3, #5
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	4413      	add	r3, r2
 80041e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041ec:	461a      	mov	r2, r3
 80041ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041f2:	6093      	str	r3, [r2, #8]
 80041f4:	e07e      	b.n	80042f4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80041f6:	683a      	ldr	r2, [r7, #0]
 80041f8:	4613      	mov	r3, r2
 80041fa:	00db      	lsls	r3, r3, #3
 80041fc:	4413      	add	r3, r2
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	4413      	add	r3, r2
 8004208:	3304      	adds	r3, #4
 800420a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6a1a      	ldr	r2, [r3, #32]
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	0159      	lsls	r1, r3, #5
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	440b      	add	r3, r1
 8004218:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800421c:	691b      	ldr	r3, [r3, #16]
 800421e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004222:	1ad2      	subs	r2, r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d114      	bne.n	8004258 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	691b      	ldr	r3, [r3, #16]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d109      	bne.n	800424a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6818      	ldr	r0, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004240:	461a      	mov	r2, r3
 8004242:	2101      	movs	r1, #1
 8004244:	f002 fffa 	bl	800723c <USB_EP0_OutStart>
 8004248:	e006      	b.n	8004258 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	68da      	ldr	r2, [r3, #12]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	695b      	ldr	r3, [r3, #20]
 8004252:	441a      	add	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	b2db      	uxtb	r3, r3
 800425c:	4619      	mov	r1, r3
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f005 fa54 	bl	800970c <HAL_PCD_DataOutStageCallback>
 8004264:	e046      	b.n	80042f4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	4a26      	ldr	r2, [pc, #152]	@ (8004304 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d124      	bne.n	80042b8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d00a      	beq.n	800428e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	015a      	lsls	r2, r3, #5
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	4413      	add	r3, r2
 8004280:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004284:	461a      	mov	r2, r3
 8004286:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800428a:	6093      	str	r3, [r2, #8]
 800428c:	e032      	b.n	80042f4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	f003 0320 	and.w	r3, r3, #32
 8004294:	2b00      	cmp	r3, #0
 8004296:	d008      	beq.n	80042aa <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	015a      	lsls	r2, r3, #5
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	4413      	add	r3, r2
 80042a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042a4:	461a      	mov	r2, r3
 80042a6:	2320      	movs	r3, #32
 80042a8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	4619      	mov	r1, r3
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f005 fa2b 	bl	800970c <HAL_PCD_DataOutStageCallback>
 80042b6:	e01d      	b.n	80042f4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d114      	bne.n	80042e8 <PCD_EP_OutXfrComplete_int+0x1b0>
 80042be:	6879      	ldr	r1, [r7, #4]
 80042c0:	683a      	ldr	r2, [r7, #0]
 80042c2:	4613      	mov	r3, r2
 80042c4:	00db      	lsls	r3, r3, #3
 80042c6:	4413      	add	r3, r2
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	440b      	add	r3, r1
 80042cc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d108      	bne.n	80042e8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6818      	ldr	r0, [r3, #0]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80042e0:	461a      	mov	r2, r3
 80042e2:	2100      	movs	r1, #0
 80042e4:	f002 ffaa 	bl	800723c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	4619      	mov	r1, r3
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f005 fa0c 	bl	800970c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3720      	adds	r7, #32
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	4f54300a 	.word	0x4f54300a
 8004304:	4f54310a 	.word	0x4f54310a

08004308 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b086      	sub	sp, #24
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	333c      	adds	r3, #60	@ 0x3c
 8004320:	3304      	adds	r3, #4
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	015a      	lsls	r2, r3, #5
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	4413      	add	r3, r2
 800432e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	4a15      	ldr	r2, [pc, #84]	@ (8004390 <PCD_EP_OutSetupPacket_int+0x88>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d90e      	bls.n	800435c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004344:	2b00      	cmp	r3, #0
 8004346:	d009      	beq.n	800435c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	015a      	lsls	r2, r3, #5
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	4413      	add	r3, r2
 8004350:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004354:	461a      	mov	r2, r3
 8004356:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800435a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f005 f9c3 	bl	80096e8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	4a0a      	ldr	r2, [pc, #40]	@ (8004390 <PCD_EP_OutSetupPacket_int+0x88>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d90c      	bls.n	8004384 <PCD_EP_OutSetupPacket_int+0x7c>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	799b      	ldrb	r3, [r3, #6]
 800436e:	2b01      	cmp	r3, #1
 8004370:	d108      	bne.n	8004384 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6818      	ldr	r0, [r3, #0]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800437c:	461a      	mov	r2, r3
 800437e:	2101      	movs	r1, #1
 8004380:	f002 ff5c 	bl	800723c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004384:	2300      	movs	r3, #0
}
 8004386:	4618      	mov	r0, r3
 8004388:	3718      	adds	r7, #24
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	4f54300a 	.word	0x4f54300a

08004394 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004394:	b480      	push	{r7}
 8004396:	b085      	sub	sp, #20
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	460b      	mov	r3, r1
 800439e:	70fb      	strb	r3, [r7, #3]
 80043a0:	4613      	mov	r3, r2
 80043a2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043aa:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80043ac:	78fb      	ldrb	r3, [r7, #3]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d107      	bne.n	80043c2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80043b2:	883b      	ldrh	r3, [r7, #0]
 80043b4:	0419      	lsls	r1, r3, #16
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68ba      	ldr	r2, [r7, #8]
 80043bc:	430a      	orrs	r2, r1
 80043be:	629a      	str	r2, [r3, #40]	@ 0x28
 80043c0:	e028      	b.n	8004414 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043c8:	0c1b      	lsrs	r3, r3, #16
 80043ca:	68ba      	ldr	r2, [r7, #8]
 80043cc:	4413      	add	r3, r2
 80043ce:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80043d0:	2300      	movs	r3, #0
 80043d2:	73fb      	strb	r3, [r7, #15]
 80043d4:	e00d      	b.n	80043f2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	7bfb      	ldrb	r3, [r7, #15]
 80043dc:	3340      	adds	r3, #64	@ 0x40
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	4413      	add	r3, r2
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	0c1b      	lsrs	r3, r3, #16
 80043e6:	68ba      	ldr	r2, [r7, #8]
 80043e8:	4413      	add	r3, r2
 80043ea:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80043ec:	7bfb      	ldrb	r3, [r7, #15]
 80043ee:	3301      	adds	r3, #1
 80043f0:	73fb      	strb	r3, [r7, #15]
 80043f2:	7bfa      	ldrb	r2, [r7, #15]
 80043f4:	78fb      	ldrb	r3, [r7, #3]
 80043f6:	3b01      	subs	r3, #1
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d3ec      	bcc.n	80043d6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80043fc:	883b      	ldrh	r3, [r7, #0]
 80043fe:	0418      	lsls	r0, r3, #16
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6819      	ldr	r1, [r3, #0]
 8004404:	78fb      	ldrb	r3, [r7, #3]
 8004406:	3b01      	subs	r3, #1
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	4302      	orrs	r2, r0
 800440c:	3340      	adds	r3, #64	@ 0x40
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	440b      	add	r3, r1
 8004412:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004414:	2300      	movs	r3, #0
}
 8004416:	4618      	mov	r0, r3
 8004418:	3714      	adds	r7, #20
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr

08004422 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004422:	b480      	push	{r7}
 8004424:	b083      	sub	sp, #12
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]
 800442a:	460b      	mov	r3, r1
 800442c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	887a      	ldrh	r2, [r7, #2]
 8004434:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004436:	2300      	movs	r3, #0
}
 8004438:	4618      	mov	r0, r3
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	460b      	mov	r3, r1
 800444e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004450:	bf00      	nop
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b086      	sub	sp, #24
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d101      	bne.n	800446e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e267      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0301 	and.w	r3, r3, #1
 8004476:	2b00      	cmp	r3, #0
 8004478:	d075      	beq.n	8004566 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800447a:	4b88      	ldr	r3, [pc, #544]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f003 030c 	and.w	r3, r3, #12
 8004482:	2b04      	cmp	r3, #4
 8004484:	d00c      	beq.n	80044a0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004486:	4b85      	ldr	r3, [pc, #532]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800448e:	2b08      	cmp	r3, #8
 8004490:	d112      	bne.n	80044b8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004492:	4b82      	ldr	r3, [pc, #520]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800449a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800449e:	d10b      	bne.n	80044b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044a0:	4b7e      	ldr	r3, [pc, #504]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d05b      	beq.n	8004564 <HAL_RCC_OscConfig+0x108>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d157      	bne.n	8004564 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e242      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044c0:	d106      	bne.n	80044d0 <HAL_RCC_OscConfig+0x74>
 80044c2:	4b76      	ldr	r3, [pc, #472]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a75      	ldr	r2, [pc, #468]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044cc:	6013      	str	r3, [r2, #0]
 80044ce:	e01d      	b.n	800450c <HAL_RCC_OscConfig+0xb0>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044d8:	d10c      	bne.n	80044f4 <HAL_RCC_OscConfig+0x98>
 80044da:	4b70      	ldr	r3, [pc, #448]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a6f      	ldr	r2, [pc, #444]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044e4:	6013      	str	r3, [r2, #0]
 80044e6:	4b6d      	ldr	r3, [pc, #436]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a6c      	ldr	r2, [pc, #432]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044f0:	6013      	str	r3, [r2, #0]
 80044f2:	e00b      	b.n	800450c <HAL_RCC_OscConfig+0xb0>
 80044f4:	4b69      	ldr	r3, [pc, #420]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a68      	ldr	r2, [pc, #416]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80044fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044fe:	6013      	str	r3, [r2, #0]
 8004500:	4b66      	ldr	r3, [pc, #408]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a65      	ldr	r2, [pc, #404]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004506:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800450a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d013      	beq.n	800453c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004514:	f7fd fe94 	bl	8002240 <HAL_GetTick>
 8004518:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800451a:	e008      	b.n	800452e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800451c:	f7fd fe90 	bl	8002240 <HAL_GetTick>
 8004520:	4602      	mov	r2, r0
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	2b64      	cmp	r3, #100	@ 0x64
 8004528:	d901      	bls.n	800452e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e207      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800452e:	4b5b      	ldr	r3, [pc, #364]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004536:	2b00      	cmp	r3, #0
 8004538:	d0f0      	beq.n	800451c <HAL_RCC_OscConfig+0xc0>
 800453a:	e014      	b.n	8004566 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800453c:	f7fd fe80 	bl	8002240 <HAL_GetTick>
 8004540:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004542:	e008      	b.n	8004556 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004544:	f7fd fe7c 	bl	8002240 <HAL_GetTick>
 8004548:	4602      	mov	r2, r0
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	1ad3      	subs	r3, r2, r3
 800454e:	2b64      	cmp	r3, #100	@ 0x64
 8004550:	d901      	bls.n	8004556 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004552:	2303      	movs	r3, #3
 8004554:	e1f3      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004556:	4b51      	ldr	r3, [pc, #324]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d1f0      	bne.n	8004544 <HAL_RCC_OscConfig+0xe8>
 8004562:	e000      	b.n	8004566 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004564:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0302 	and.w	r3, r3, #2
 800456e:	2b00      	cmp	r3, #0
 8004570:	d063      	beq.n	800463a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004572:	4b4a      	ldr	r3, [pc, #296]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	f003 030c 	and.w	r3, r3, #12
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00b      	beq.n	8004596 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800457e:	4b47      	ldr	r3, [pc, #284]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004586:	2b08      	cmp	r3, #8
 8004588:	d11c      	bne.n	80045c4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800458a:	4b44      	ldr	r3, [pc, #272]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d116      	bne.n	80045c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004596:	4b41      	ldr	r3, [pc, #260]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0302 	and.w	r3, r3, #2
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d005      	beq.n	80045ae <HAL_RCC_OscConfig+0x152>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d001      	beq.n	80045ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e1c7      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045ae:	4b3b      	ldr	r3, [pc, #236]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	00db      	lsls	r3, r3, #3
 80045bc:	4937      	ldr	r1, [pc, #220]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045c2:	e03a      	b.n	800463a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d020      	beq.n	800460e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045cc:	4b34      	ldr	r3, [pc, #208]	@ (80046a0 <HAL_RCC_OscConfig+0x244>)
 80045ce:	2201      	movs	r2, #1
 80045d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d2:	f7fd fe35 	bl	8002240 <HAL_GetTick>
 80045d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045d8:	e008      	b.n	80045ec <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045da:	f7fd fe31 	bl	8002240 <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	2b02      	cmp	r3, #2
 80045e6:	d901      	bls.n	80045ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80045e8:	2303      	movs	r3, #3
 80045ea:	e1a8      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045ec:	4b2b      	ldr	r3, [pc, #172]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0302 	and.w	r3, r3, #2
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d0f0      	beq.n	80045da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045f8:	4b28      	ldr	r3, [pc, #160]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	691b      	ldr	r3, [r3, #16]
 8004604:	00db      	lsls	r3, r3, #3
 8004606:	4925      	ldr	r1, [pc, #148]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004608:	4313      	orrs	r3, r2
 800460a:	600b      	str	r3, [r1, #0]
 800460c:	e015      	b.n	800463a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800460e:	4b24      	ldr	r3, [pc, #144]	@ (80046a0 <HAL_RCC_OscConfig+0x244>)
 8004610:	2200      	movs	r2, #0
 8004612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004614:	f7fd fe14 	bl	8002240 <HAL_GetTick>
 8004618:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800461a:	e008      	b.n	800462e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800461c:	f7fd fe10 	bl	8002240 <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	2b02      	cmp	r3, #2
 8004628:	d901      	bls.n	800462e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800462a:	2303      	movs	r3, #3
 800462c:	e187      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800462e:	4b1b      	ldr	r3, [pc, #108]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0302 	and.w	r3, r3, #2
 8004636:	2b00      	cmp	r3, #0
 8004638:	d1f0      	bne.n	800461c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 0308 	and.w	r3, r3, #8
 8004642:	2b00      	cmp	r3, #0
 8004644:	d036      	beq.n	80046b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d016      	beq.n	800467c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800464e:	4b15      	ldr	r3, [pc, #84]	@ (80046a4 <HAL_RCC_OscConfig+0x248>)
 8004650:	2201      	movs	r2, #1
 8004652:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004654:	f7fd fdf4 	bl	8002240 <HAL_GetTick>
 8004658:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800465a:	e008      	b.n	800466e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800465c:	f7fd fdf0 	bl	8002240 <HAL_GetTick>
 8004660:	4602      	mov	r2, r0
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	2b02      	cmp	r3, #2
 8004668:	d901      	bls.n	800466e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	e167      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800466e:	4b0b      	ldr	r3, [pc, #44]	@ (800469c <HAL_RCC_OscConfig+0x240>)
 8004670:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004672:	f003 0302 	and.w	r3, r3, #2
 8004676:	2b00      	cmp	r3, #0
 8004678:	d0f0      	beq.n	800465c <HAL_RCC_OscConfig+0x200>
 800467a:	e01b      	b.n	80046b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800467c:	4b09      	ldr	r3, [pc, #36]	@ (80046a4 <HAL_RCC_OscConfig+0x248>)
 800467e:	2200      	movs	r2, #0
 8004680:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004682:	f7fd fddd 	bl	8002240 <HAL_GetTick>
 8004686:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004688:	e00e      	b.n	80046a8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800468a:	f7fd fdd9 	bl	8002240 <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	2b02      	cmp	r3, #2
 8004696:	d907      	bls.n	80046a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e150      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
 800469c:	40023800 	.word	0x40023800
 80046a0:	42470000 	.word	0x42470000
 80046a4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046a8:	4b88      	ldr	r3, [pc, #544]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80046aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046ac:	f003 0302 	and.w	r3, r3, #2
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d1ea      	bne.n	800468a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 0304 	and.w	r3, r3, #4
 80046bc:	2b00      	cmp	r3, #0
 80046be:	f000 8097 	beq.w	80047f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046c2:	2300      	movs	r3, #0
 80046c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046c6:	4b81      	ldr	r3, [pc, #516]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80046c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d10f      	bne.n	80046f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046d2:	2300      	movs	r3, #0
 80046d4:	60bb      	str	r3, [r7, #8]
 80046d6:	4b7d      	ldr	r3, [pc, #500]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80046d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046da:	4a7c      	ldr	r2, [pc, #496]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80046dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80046e2:	4b7a      	ldr	r3, [pc, #488]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80046e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ea:	60bb      	str	r3, [r7, #8]
 80046ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046ee:	2301      	movs	r3, #1
 80046f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046f2:	4b77      	ldr	r3, [pc, #476]	@ (80048d0 <HAL_RCC_OscConfig+0x474>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d118      	bne.n	8004730 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046fe:	4b74      	ldr	r3, [pc, #464]	@ (80048d0 <HAL_RCC_OscConfig+0x474>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a73      	ldr	r2, [pc, #460]	@ (80048d0 <HAL_RCC_OscConfig+0x474>)
 8004704:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004708:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800470a:	f7fd fd99 	bl	8002240 <HAL_GetTick>
 800470e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004710:	e008      	b.n	8004724 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004712:	f7fd fd95 	bl	8002240 <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	2b02      	cmp	r3, #2
 800471e:	d901      	bls.n	8004724 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004720:	2303      	movs	r3, #3
 8004722:	e10c      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004724:	4b6a      	ldr	r3, [pc, #424]	@ (80048d0 <HAL_RCC_OscConfig+0x474>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800472c:	2b00      	cmp	r3, #0
 800472e:	d0f0      	beq.n	8004712 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d106      	bne.n	8004746 <HAL_RCC_OscConfig+0x2ea>
 8004738:	4b64      	ldr	r3, [pc, #400]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 800473a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800473c:	4a63      	ldr	r2, [pc, #396]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 800473e:	f043 0301 	orr.w	r3, r3, #1
 8004742:	6713      	str	r3, [r2, #112]	@ 0x70
 8004744:	e01c      	b.n	8004780 <HAL_RCC_OscConfig+0x324>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	2b05      	cmp	r3, #5
 800474c:	d10c      	bne.n	8004768 <HAL_RCC_OscConfig+0x30c>
 800474e:	4b5f      	ldr	r3, [pc, #380]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 8004750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004752:	4a5e      	ldr	r2, [pc, #376]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 8004754:	f043 0304 	orr.w	r3, r3, #4
 8004758:	6713      	str	r3, [r2, #112]	@ 0x70
 800475a:	4b5c      	ldr	r3, [pc, #368]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 800475c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800475e:	4a5b      	ldr	r2, [pc, #364]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 8004760:	f043 0301 	orr.w	r3, r3, #1
 8004764:	6713      	str	r3, [r2, #112]	@ 0x70
 8004766:	e00b      	b.n	8004780 <HAL_RCC_OscConfig+0x324>
 8004768:	4b58      	ldr	r3, [pc, #352]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 800476a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800476c:	4a57      	ldr	r2, [pc, #348]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 800476e:	f023 0301 	bic.w	r3, r3, #1
 8004772:	6713      	str	r3, [r2, #112]	@ 0x70
 8004774:	4b55      	ldr	r3, [pc, #340]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 8004776:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004778:	4a54      	ldr	r2, [pc, #336]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 800477a:	f023 0304 	bic.w	r3, r3, #4
 800477e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d015      	beq.n	80047b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004788:	f7fd fd5a 	bl	8002240 <HAL_GetTick>
 800478c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800478e:	e00a      	b.n	80047a6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004790:	f7fd fd56 	bl	8002240 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800479e:	4293      	cmp	r3, r2
 80047a0:	d901      	bls.n	80047a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e0cb      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047a6:	4b49      	ldr	r3, [pc, #292]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80047a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d0ee      	beq.n	8004790 <HAL_RCC_OscConfig+0x334>
 80047b2:	e014      	b.n	80047de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047b4:	f7fd fd44 	bl	8002240 <HAL_GetTick>
 80047b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047ba:	e00a      	b.n	80047d2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047bc:	f7fd fd40 	bl	8002240 <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d901      	bls.n	80047d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80047ce:	2303      	movs	r3, #3
 80047d0:	e0b5      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047d2:	4b3e      	ldr	r3, [pc, #248]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80047d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047d6:	f003 0302 	and.w	r3, r3, #2
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1ee      	bne.n	80047bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047de:	7dfb      	ldrb	r3, [r7, #23]
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d105      	bne.n	80047f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047e4:	4b39      	ldr	r3, [pc, #228]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80047e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e8:	4a38      	ldr	r2, [pc, #224]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80047ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	f000 80a1 	beq.w	800493c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047fa:	4b34      	ldr	r3, [pc, #208]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	f003 030c 	and.w	r3, r3, #12
 8004802:	2b08      	cmp	r3, #8
 8004804:	d05c      	beq.n	80048c0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	699b      	ldr	r3, [r3, #24]
 800480a:	2b02      	cmp	r3, #2
 800480c:	d141      	bne.n	8004892 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800480e:	4b31      	ldr	r3, [pc, #196]	@ (80048d4 <HAL_RCC_OscConfig+0x478>)
 8004810:	2200      	movs	r2, #0
 8004812:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004814:	f7fd fd14 	bl	8002240 <HAL_GetTick>
 8004818:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800481a:	e008      	b.n	800482e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800481c:	f7fd fd10 	bl	8002240 <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	2b02      	cmp	r3, #2
 8004828:	d901      	bls.n	800482e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	e087      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800482e:	4b27      	ldr	r3, [pc, #156]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1f0      	bne.n	800481c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	69da      	ldr	r2, [r3, #28]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a1b      	ldr	r3, [r3, #32]
 8004842:	431a      	orrs	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004848:	019b      	lsls	r3, r3, #6
 800484a:	431a      	orrs	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004850:	085b      	lsrs	r3, r3, #1
 8004852:	3b01      	subs	r3, #1
 8004854:	041b      	lsls	r3, r3, #16
 8004856:	431a      	orrs	r2, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800485c:	061b      	lsls	r3, r3, #24
 800485e:	491b      	ldr	r1, [pc, #108]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 8004860:	4313      	orrs	r3, r2
 8004862:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004864:	4b1b      	ldr	r3, [pc, #108]	@ (80048d4 <HAL_RCC_OscConfig+0x478>)
 8004866:	2201      	movs	r2, #1
 8004868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800486a:	f7fd fce9 	bl	8002240 <HAL_GetTick>
 800486e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004870:	e008      	b.n	8004884 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004872:	f7fd fce5 	bl	8002240 <HAL_GetTick>
 8004876:	4602      	mov	r2, r0
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	2b02      	cmp	r3, #2
 800487e:	d901      	bls.n	8004884 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004880:	2303      	movs	r3, #3
 8004882:	e05c      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004884:	4b11      	ldr	r3, [pc, #68]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d0f0      	beq.n	8004872 <HAL_RCC_OscConfig+0x416>
 8004890:	e054      	b.n	800493c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004892:	4b10      	ldr	r3, [pc, #64]	@ (80048d4 <HAL_RCC_OscConfig+0x478>)
 8004894:	2200      	movs	r2, #0
 8004896:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004898:	f7fd fcd2 	bl	8002240 <HAL_GetTick>
 800489c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800489e:	e008      	b.n	80048b2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048a0:	f7fd fcce 	bl	8002240 <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d901      	bls.n	80048b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e045      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048b2:	4b06      	ldr	r3, [pc, #24]	@ (80048cc <HAL_RCC_OscConfig+0x470>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d1f0      	bne.n	80048a0 <HAL_RCC_OscConfig+0x444>
 80048be:	e03d      	b.n	800493c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	699b      	ldr	r3, [r3, #24]
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d107      	bne.n	80048d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e038      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
 80048cc:	40023800 	.word	0x40023800
 80048d0:	40007000 	.word	0x40007000
 80048d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048d8:	4b1b      	ldr	r3, [pc, #108]	@ (8004948 <HAL_RCC_OscConfig+0x4ec>)
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	699b      	ldr	r3, [r3, #24]
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d028      	beq.n	8004938 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d121      	bne.n	8004938 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048fe:	429a      	cmp	r2, r3
 8004900:	d11a      	bne.n	8004938 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004902:	68fa      	ldr	r2, [r7, #12]
 8004904:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004908:	4013      	ands	r3, r2
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800490e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004910:	4293      	cmp	r3, r2
 8004912:	d111      	bne.n	8004938 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800491e:	085b      	lsrs	r3, r3, #1
 8004920:	3b01      	subs	r3, #1
 8004922:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004924:	429a      	cmp	r2, r3
 8004926:	d107      	bne.n	8004938 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004932:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004934:	429a      	cmp	r2, r3
 8004936:	d001      	beq.n	800493c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e000      	b.n	800493e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3718      	adds	r7, #24
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	40023800 	.word	0x40023800

0800494c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d101      	bne.n	8004960 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e0cc      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004960:	4b68      	ldr	r3, [pc, #416]	@ (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 0307 	and.w	r3, r3, #7
 8004968:	683a      	ldr	r2, [r7, #0]
 800496a:	429a      	cmp	r2, r3
 800496c:	d90c      	bls.n	8004988 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800496e:	4b65      	ldr	r3, [pc, #404]	@ (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004970:	683a      	ldr	r2, [r7, #0]
 8004972:	b2d2      	uxtb	r2, r2
 8004974:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004976:	4b63      	ldr	r3, [pc, #396]	@ (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 0307 	and.w	r3, r3, #7
 800497e:	683a      	ldr	r2, [r7, #0]
 8004980:	429a      	cmp	r2, r3
 8004982:	d001      	beq.n	8004988 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e0b8      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0302 	and.w	r3, r3, #2
 8004990:	2b00      	cmp	r3, #0
 8004992:	d020      	beq.n	80049d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0304 	and.w	r3, r3, #4
 800499c:	2b00      	cmp	r3, #0
 800499e:	d005      	beq.n	80049ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049a0:	4b59      	ldr	r3, [pc, #356]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	4a58      	ldr	r2, [pc, #352]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049a6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80049aa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0308 	and.w	r3, r3, #8
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d005      	beq.n	80049c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049b8:	4b53      	ldr	r3, [pc, #332]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	4a52      	ldr	r2, [pc, #328]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049be:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80049c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049c4:	4b50      	ldr	r3, [pc, #320]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	494d      	ldr	r1, [pc, #308]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049d2:	4313      	orrs	r3, r2
 80049d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d044      	beq.n	8004a6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d107      	bne.n	80049fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049ea:	4b47      	ldr	r3, [pc, #284]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d119      	bne.n	8004a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e07f      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d003      	beq.n	8004a0a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a06:	2b03      	cmp	r3, #3
 8004a08:	d107      	bne.n	8004a1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a0a:	4b3f      	ldr	r3, [pc, #252]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d109      	bne.n	8004a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e06f      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a1a:	4b3b      	ldr	r3, [pc, #236]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d101      	bne.n	8004a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e067      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a2a:	4b37      	ldr	r3, [pc, #220]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	f023 0203 	bic.w	r2, r3, #3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	4934      	ldr	r1, [pc, #208]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a3c:	f7fd fc00 	bl	8002240 <HAL_GetTick>
 8004a40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a42:	e00a      	b.n	8004a5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a44:	f7fd fbfc 	bl	8002240 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e04f      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a5a:	4b2b      	ldr	r3, [pc, #172]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f003 020c 	and.w	r2, r3, #12
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d1eb      	bne.n	8004a44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a6c:	4b25      	ldr	r3, [pc, #148]	@ (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 0307 	and.w	r3, r3, #7
 8004a74:	683a      	ldr	r2, [r7, #0]
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d20c      	bcs.n	8004a94 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a7a:	4b22      	ldr	r3, [pc, #136]	@ (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004a7c:	683a      	ldr	r2, [r7, #0]
 8004a7e:	b2d2      	uxtb	r2, r2
 8004a80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a82:	4b20      	ldr	r3, [pc, #128]	@ (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0307 	and.w	r3, r3, #7
 8004a8a:	683a      	ldr	r2, [r7, #0]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d001      	beq.n	8004a94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e032      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0304 	and.w	r3, r3, #4
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d008      	beq.n	8004ab2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004aa0:	4b19      	ldr	r3, [pc, #100]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	4916      	ldr	r1, [pc, #88]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0308 	and.w	r3, r3, #8
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d009      	beq.n	8004ad2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004abe:	4b12      	ldr	r3, [pc, #72]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	00db      	lsls	r3, r3, #3
 8004acc:	490e      	ldr	r1, [pc, #56]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004ad2:	f000 f821 	bl	8004b18 <HAL_RCC_GetSysClockFreq>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	091b      	lsrs	r3, r3, #4
 8004ade:	f003 030f 	and.w	r3, r3, #15
 8004ae2:	490a      	ldr	r1, [pc, #40]	@ (8004b0c <HAL_RCC_ClockConfig+0x1c0>)
 8004ae4:	5ccb      	ldrb	r3, [r1, r3]
 8004ae6:	fa22 f303 	lsr.w	r3, r2, r3
 8004aea:	4a09      	ldr	r2, [pc, #36]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c4>)
 8004aec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004aee:	4b09      	ldr	r3, [pc, #36]	@ (8004b14 <HAL_RCC_ClockConfig+0x1c8>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4618      	mov	r0, r3
 8004af4:	f7fd fb60 	bl	80021b8 <HAL_InitTick>

  return HAL_OK;
 8004af8:	2300      	movs	r3, #0
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3710      	adds	r7, #16
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	bf00      	nop
 8004b04:	40023c00 	.word	0x40023c00
 8004b08:	40023800 	.word	0x40023800
 8004b0c:	0800c908 	.word	0x0800c908
 8004b10:	20000000 	.word	0x20000000
 8004b14:	20000004 	.word	0x20000004

08004b18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b1c:	b094      	sub	sp, #80	@ 0x50
 8004b1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b20:	2300      	movs	r3, #0
 8004b22:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004b24:	2300      	movs	r3, #0
 8004b26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b30:	4b79      	ldr	r3, [pc, #484]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	f003 030c 	and.w	r3, r3, #12
 8004b38:	2b08      	cmp	r3, #8
 8004b3a:	d00d      	beq.n	8004b58 <HAL_RCC_GetSysClockFreq+0x40>
 8004b3c:	2b08      	cmp	r3, #8
 8004b3e:	f200 80e1 	bhi.w	8004d04 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d002      	beq.n	8004b4c <HAL_RCC_GetSysClockFreq+0x34>
 8004b46:	2b04      	cmp	r3, #4
 8004b48:	d003      	beq.n	8004b52 <HAL_RCC_GetSysClockFreq+0x3a>
 8004b4a:	e0db      	b.n	8004d04 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b4c:	4b73      	ldr	r3, [pc, #460]	@ (8004d1c <HAL_RCC_GetSysClockFreq+0x204>)
 8004b4e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b50:	e0db      	b.n	8004d0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b52:	4b72      	ldr	r3, [pc, #456]	@ (8004d1c <HAL_RCC_GetSysClockFreq+0x204>)
 8004b54:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b56:	e0d8      	b.n	8004d0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b58:	4b6f      	ldr	r3, [pc, #444]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b60:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b62:	4b6d      	ldr	r3, [pc, #436]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d063      	beq.n	8004c36 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b6e:	4b6a      	ldr	r3, [pc, #424]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	099b      	lsrs	r3, r3, #6
 8004b74:	2200      	movs	r2, #0
 8004b76:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b78:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004b7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b80:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b82:	2300      	movs	r3, #0
 8004b84:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b86:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004b8a:	4622      	mov	r2, r4
 8004b8c:	462b      	mov	r3, r5
 8004b8e:	f04f 0000 	mov.w	r0, #0
 8004b92:	f04f 0100 	mov.w	r1, #0
 8004b96:	0159      	lsls	r1, r3, #5
 8004b98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b9c:	0150      	lsls	r0, r2, #5
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	4621      	mov	r1, r4
 8004ba4:	1a51      	subs	r1, r2, r1
 8004ba6:	6139      	str	r1, [r7, #16]
 8004ba8:	4629      	mov	r1, r5
 8004baa:	eb63 0301 	sbc.w	r3, r3, r1
 8004bae:	617b      	str	r3, [r7, #20]
 8004bb0:	f04f 0200 	mov.w	r2, #0
 8004bb4:	f04f 0300 	mov.w	r3, #0
 8004bb8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bbc:	4659      	mov	r1, fp
 8004bbe:	018b      	lsls	r3, r1, #6
 8004bc0:	4651      	mov	r1, sl
 8004bc2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004bc6:	4651      	mov	r1, sl
 8004bc8:	018a      	lsls	r2, r1, #6
 8004bca:	4651      	mov	r1, sl
 8004bcc:	ebb2 0801 	subs.w	r8, r2, r1
 8004bd0:	4659      	mov	r1, fp
 8004bd2:	eb63 0901 	sbc.w	r9, r3, r1
 8004bd6:	f04f 0200 	mov.w	r2, #0
 8004bda:	f04f 0300 	mov.w	r3, #0
 8004bde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004be2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004be6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bea:	4690      	mov	r8, r2
 8004bec:	4699      	mov	r9, r3
 8004bee:	4623      	mov	r3, r4
 8004bf0:	eb18 0303 	adds.w	r3, r8, r3
 8004bf4:	60bb      	str	r3, [r7, #8]
 8004bf6:	462b      	mov	r3, r5
 8004bf8:	eb49 0303 	adc.w	r3, r9, r3
 8004bfc:	60fb      	str	r3, [r7, #12]
 8004bfe:	f04f 0200 	mov.w	r2, #0
 8004c02:	f04f 0300 	mov.w	r3, #0
 8004c06:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c0a:	4629      	mov	r1, r5
 8004c0c:	028b      	lsls	r3, r1, #10
 8004c0e:	4621      	mov	r1, r4
 8004c10:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c14:	4621      	mov	r1, r4
 8004c16:	028a      	lsls	r2, r1, #10
 8004c18:	4610      	mov	r0, r2
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c1e:	2200      	movs	r2, #0
 8004c20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c24:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c28:	f7fc f80e 	bl	8000c48 <__aeabi_uldivmod>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	460b      	mov	r3, r1
 8004c30:	4613      	mov	r3, r2
 8004c32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c34:	e058      	b.n	8004ce8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c36:	4b38      	ldr	r3, [pc, #224]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	099b      	lsrs	r3, r3, #6
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	4618      	mov	r0, r3
 8004c40:	4611      	mov	r1, r2
 8004c42:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c46:	623b      	str	r3, [r7, #32]
 8004c48:	2300      	movs	r3, #0
 8004c4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c4c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c50:	4642      	mov	r2, r8
 8004c52:	464b      	mov	r3, r9
 8004c54:	f04f 0000 	mov.w	r0, #0
 8004c58:	f04f 0100 	mov.w	r1, #0
 8004c5c:	0159      	lsls	r1, r3, #5
 8004c5e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c62:	0150      	lsls	r0, r2, #5
 8004c64:	4602      	mov	r2, r0
 8004c66:	460b      	mov	r3, r1
 8004c68:	4641      	mov	r1, r8
 8004c6a:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c6e:	4649      	mov	r1, r9
 8004c70:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c74:	f04f 0200 	mov.w	r2, #0
 8004c78:	f04f 0300 	mov.w	r3, #0
 8004c7c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c80:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c84:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c88:	ebb2 040a 	subs.w	r4, r2, sl
 8004c8c:	eb63 050b 	sbc.w	r5, r3, fp
 8004c90:	f04f 0200 	mov.w	r2, #0
 8004c94:	f04f 0300 	mov.w	r3, #0
 8004c98:	00eb      	lsls	r3, r5, #3
 8004c9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c9e:	00e2      	lsls	r2, r4, #3
 8004ca0:	4614      	mov	r4, r2
 8004ca2:	461d      	mov	r5, r3
 8004ca4:	4643      	mov	r3, r8
 8004ca6:	18e3      	adds	r3, r4, r3
 8004ca8:	603b      	str	r3, [r7, #0]
 8004caa:	464b      	mov	r3, r9
 8004cac:	eb45 0303 	adc.w	r3, r5, r3
 8004cb0:	607b      	str	r3, [r7, #4]
 8004cb2:	f04f 0200 	mov.w	r2, #0
 8004cb6:	f04f 0300 	mov.w	r3, #0
 8004cba:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cbe:	4629      	mov	r1, r5
 8004cc0:	028b      	lsls	r3, r1, #10
 8004cc2:	4621      	mov	r1, r4
 8004cc4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cc8:	4621      	mov	r1, r4
 8004cca:	028a      	lsls	r2, r1, #10
 8004ccc:	4610      	mov	r0, r2
 8004cce:	4619      	mov	r1, r3
 8004cd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	61bb      	str	r3, [r7, #24]
 8004cd6:	61fa      	str	r2, [r7, #28]
 8004cd8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cdc:	f7fb ffb4 	bl	8000c48 <__aeabi_uldivmod>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	460b      	mov	r3, r1
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	0c1b      	lsrs	r3, r3, #16
 8004cee:	f003 0303 	and.w	r3, r3, #3
 8004cf2:	3301      	adds	r3, #1
 8004cf4:	005b      	lsls	r3, r3, #1
 8004cf6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004cf8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004cfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d02:	e002      	b.n	8004d0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d04:	4b05      	ldr	r3, [pc, #20]	@ (8004d1c <HAL_RCC_GetSysClockFreq+0x204>)
 8004d06:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3750      	adds	r7, #80	@ 0x50
 8004d10:	46bd      	mov	sp, r7
 8004d12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d16:	bf00      	nop
 8004d18:	40023800 	.word	0x40023800
 8004d1c:	00f42400 	.word	0x00f42400

08004d20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d20:	b480      	push	{r7}
 8004d22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d24:	4b03      	ldr	r3, [pc, #12]	@ (8004d34 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d26:	681b      	ldr	r3, [r3, #0]
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop
 8004d34:	20000000 	.word	0x20000000

08004d38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b082      	sub	sp, #8
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d101      	bne.n	8004d4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e07b      	b.n	8004e42 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d108      	bne.n	8004d64 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d5a:	d009      	beq.n	8004d70 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	61da      	str	r2, [r3, #28]
 8004d62:	e005      	b.n	8004d70 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d106      	bne.n	8004d90 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f7fc ffd4 	bl	8001d38 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2202      	movs	r2, #2
 8004d94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004da6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004db8:	431a      	orrs	r2, r3
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004dc2:	431a      	orrs	r2, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	691b      	ldr	r3, [r3, #16]
 8004dc8:	f003 0302 	and.w	r3, r3, #2
 8004dcc:	431a      	orrs	r2, r3
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	695b      	ldr	r3, [r3, #20]
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	431a      	orrs	r2, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	699b      	ldr	r3, [r3, #24]
 8004ddc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004de0:	431a      	orrs	r2, r3
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	69db      	ldr	r3, [r3, #28]
 8004de6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004dea:	431a      	orrs	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6a1b      	ldr	r3, [r3, #32]
 8004df0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004df4:	ea42 0103 	orr.w	r1, r2, r3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dfc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	430a      	orrs	r2, r1
 8004e06:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	699b      	ldr	r3, [r3, #24]
 8004e0c:	0c1b      	lsrs	r3, r3, #16
 8004e0e:	f003 0104 	and.w	r1, r3, #4
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e16:	f003 0210 	and.w	r2, r3, #16
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	69da      	ldr	r2, [r3, #28]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e30:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2200      	movs	r2, #0
 8004e36:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004e40:	2300      	movs	r3, #0
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3708      	adds	r7, #8
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}

08004e4a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e4a:	b580      	push	{r7, lr}
 8004e4c:	b088      	sub	sp, #32
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	60f8      	str	r0, [r7, #12]
 8004e52:	60b9      	str	r1, [r7, #8]
 8004e54:	603b      	str	r3, [r7, #0]
 8004e56:	4613      	mov	r3, r2
 8004e58:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e5a:	f7fd f9f1 	bl	8002240 <HAL_GetTick>
 8004e5e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004e60:	88fb      	ldrh	r3, [r7, #6]
 8004e62:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d001      	beq.n	8004e74 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004e70:	2302      	movs	r3, #2
 8004e72:	e12a      	b.n	80050ca <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d002      	beq.n	8004e80 <HAL_SPI_Transmit+0x36>
 8004e7a:	88fb      	ldrh	r3, [r7, #6]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d101      	bne.n	8004e84 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e122      	b.n	80050ca <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d101      	bne.n	8004e92 <HAL_SPI_Transmit+0x48>
 8004e8e:	2302      	movs	r3, #2
 8004e90:	e11b      	b.n	80050ca <HAL_SPI_Transmit+0x280>
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2201      	movs	r2, #1
 8004e96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2203      	movs	r2, #3
 8004e9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	68ba      	ldr	r2, [r7, #8]
 8004eac:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	88fa      	ldrh	r2, [r7, #6]
 8004eb2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	88fa      	ldrh	r2, [r7, #6]
 8004eb8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ee0:	d10f      	bne.n	8004f02 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ef0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f00:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f0c:	2b40      	cmp	r3, #64	@ 0x40
 8004f0e:	d007      	beq.n	8004f20 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f1e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f28:	d152      	bne.n	8004fd0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d002      	beq.n	8004f38 <HAL_SPI_Transmit+0xee>
 8004f32:	8b7b      	ldrh	r3, [r7, #26]
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d145      	bne.n	8004fc4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f3c:	881a      	ldrh	r2, [r3, #0]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f48:	1c9a      	adds	r2, r3, #2
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	3b01      	subs	r3, #1
 8004f56:	b29a      	uxth	r2, r3
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004f5c:	e032      	b.n	8004fc4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	f003 0302 	and.w	r3, r3, #2
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	d112      	bne.n	8004f92 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f70:	881a      	ldrh	r2, [r3, #0]
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f7c:	1c9a      	adds	r2, r3, #2
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	b29a      	uxth	r2, r3
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004f90:	e018      	b.n	8004fc4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f92:	f7fd f955 	bl	8002240 <HAL_GetTick>
 8004f96:	4602      	mov	r2, r0
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	683a      	ldr	r2, [r7, #0]
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	d803      	bhi.n	8004faa <HAL_SPI_Transmit+0x160>
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa8:	d102      	bne.n	8004fb0 <HAL_SPI_Transmit+0x166>
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d109      	bne.n	8004fc4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	e082      	b.n	80050ca <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d1c7      	bne.n	8004f5e <HAL_SPI_Transmit+0x114>
 8004fce:	e053      	b.n	8005078 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d002      	beq.n	8004fde <HAL_SPI_Transmit+0x194>
 8004fd8:	8b7b      	ldrh	r3, [r7, #26]
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d147      	bne.n	800506e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	330c      	adds	r3, #12
 8004fe8:	7812      	ldrb	r2, [r2, #0]
 8004fea:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ff0:	1c5a      	adds	r2, r3, #1
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	3b01      	subs	r3, #1
 8004ffe:	b29a      	uxth	r2, r3
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005004:	e033      	b.n	800506e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	f003 0302 	and.w	r3, r3, #2
 8005010:	2b02      	cmp	r3, #2
 8005012:	d113      	bne.n	800503c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	330c      	adds	r3, #12
 800501e:	7812      	ldrb	r2, [r2, #0]
 8005020:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005026:	1c5a      	adds	r2, r3, #1
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005030:	b29b      	uxth	r3, r3
 8005032:	3b01      	subs	r3, #1
 8005034:	b29a      	uxth	r2, r3
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	86da      	strh	r2, [r3, #54]	@ 0x36
 800503a:	e018      	b.n	800506e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800503c:	f7fd f900 	bl	8002240 <HAL_GetTick>
 8005040:	4602      	mov	r2, r0
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	1ad3      	subs	r3, r2, r3
 8005046:	683a      	ldr	r2, [r7, #0]
 8005048:	429a      	cmp	r2, r3
 800504a:	d803      	bhi.n	8005054 <HAL_SPI_Transmit+0x20a>
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005052:	d102      	bne.n	800505a <HAL_SPI_Transmit+0x210>
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d109      	bne.n	800506e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2201      	movs	r2, #1
 800505e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800506a:	2303      	movs	r3, #3
 800506c:	e02d      	b.n	80050ca <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005072:	b29b      	uxth	r3, r3
 8005074:	2b00      	cmp	r3, #0
 8005076:	d1c6      	bne.n	8005006 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005078:	69fa      	ldr	r2, [r7, #28]
 800507a:	6839      	ldr	r1, [r7, #0]
 800507c:	68f8      	ldr	r0, [r7, #12]
 800507e:	f000 fdd1 	bl	8005c24 <SPI_EndRxTxTransaction>
 8005082:	4603      	mov	r3, r0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d002      	beq.n	800508e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2220      	movs	r2, #32
 800508c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d10a      	bne.n	80050ac <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005096:	2300      	movs	r3, #0
 8005098:	617b      	str	r3, [r7, #20]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	68db      	ldr	r3, [r3, #12]
 80050a0:	617b      	str	r3, [r7, #20]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	617b      	str	r3, [r7, #20]
 80050aa:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2200      	movs	r2, #0
 80050b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d001      	beq.n	80050c8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	e000      	b.n	80050ca <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80050c8:	2300      	movs	r3, #0
  }
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3720      	adds	r7, #32
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}

080050d2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80050d2:	b580      	push	{r7, lr}
 80050d4:	b08a      	sub	sp, #40	@ 0x28
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	60f8      	str	r0, [r7, #12]
 80050da:	60b9      	str	r1, [r7, #8]
 80050dc:	607a      	str	r2, [r7, #4]
 80050de:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80050e0:	2301      	movs	r3, #1
 80050e2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050e4:	f7fd f8ac 	bl	8002240 <HAL_GetTick>
 80050e8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80050f0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80050f8:	887b      	ldrh	r3, [r7, #2]
 80050fa:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80050fc:	7ffb      	ldrb	r3, [r7, #31]
 80050fe:	2b01      	cmp	r3, #1
 8005100:	d00c      	beq.n	800511c <HAL_SPI_TransmitReceive+0x4a>
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005108:	d106      	bne.n	8005118 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d102      	bne.n	8005118 <HAL_SPI_TransmitReceive+0x46>
 8005112:	7ffb      	ldrb	r3, [r7, #31]
 8005114:	2b04      	cmp	r3, #4
 8005116:	d001      	beq.n	800511c <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8005118:	2302      	movs	r3, #2
 800511a:	e17f      	b.n	800541c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d005      	beq.n	800512e <HAL_SPI_TransmitReceive+0x5c>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d002      	beq.n	800512e <HAL_SPI_TransmitReceive+0x5c>
 8005128:	887b      	ldrh	r3, [r7, #2]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d101      	bne.n	8005132 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e174      	b.n	800541c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005138:	2b01      	cmp	r3, #1
 800513a:	d101      	bne.n	8005140 <HAL_SPI_TransmitReceive+0x6e>
 800513c:	2302      	movs	r3, #2
 800513e:	e16d      	b.n	800541c <HAL_SPI_TransmitReceive+0x34a>
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800514e:	b2db      	uxtb	r3, r3
 8005150:	2b04      	cmp	r3, #4
 8005152:	d003      	beq.n	800515c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2205      	movs	r2, #5
 8005158:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2200      	movs	r2, #0
 8005160:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	887a      	ldrh	r2, [r7, #2]
 800516c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	887a      	ldrh	r2, [r7, #2]
 8005172:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	68ba      	ldr	r2, [r7, #8]
 8005178:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	887a      	ldrh	r2, [r7, #2]
 800517e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	887a      	ldrh	r2, [r7, #2]
 8005184:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2200      	movs	r2, #0
 8005190:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800519c:	2b40      	cmp	r3, #64	@ 0x40
 800519e:	d007      	beq.n	80051b0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80051ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051b8:	d17e      	bne.n	80052b8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d002      	beq.n	80051c8 <HAL_SPI_TransmitReceive+0xf6>
 80051c2:	8afb      	ldrh	r3, [r7, #22]
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d16c      	bne.n	80052a2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051cc:	881a      	ldrh	r2, [r3, #0]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051d8:	1c9a      	adds	r2, r3, #2
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	3b01      	subs	r3, #1
 80051e6:	b29a      	uxth	r2, r3
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051ec:	e059      	b.n	80052a2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	f003 0302 	and.w	r3, r3, #2
 80051f8:	2b02      	cmp	r3, #2
 80051fa:	d11b      	bne.n	8005234 <HAL_SPI_TransmitReceive+0x162>
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005200:	b29b      	uxth	r3, r3
 8005202:	2b00      	cmp	r3, #0
 8005204:	d016      	beq.n	8005234 <HAL_SPI_TransmitReceive+0x162>
 8005206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005208:	2b01      	cmp	r3, #1
 800520a:	d113      	bne.n	8005234 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005210:	881a      	ldrh	r2, [r3, #0]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800521c:	1c9a      	adds	r2, r3, #2
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005226:	b29b      	uxth	r3, r3
 8005228:	3b01      	subs	r3, #1
 800522a:	b29a      	uxth	r2, r3
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005230:	2300      	movs	r3, #0
 8005232:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	f003 0301 	and.w	r3, r3, #1
 800523e:	2b01      	cmp	r3, #1
 8005240:	d119      	bne.n	8005276 <HAL_SPI_TransmitReceive+0x1a4>
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005246:	b29b      	uxth	r3, r3
 8005248:	2b00      	cmp	r3, #0
 800524a:	d014      	beq.n	8005276 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	68da      	ldr	r2, [r3, #12]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005256:	b292      	uxth	r2, r2
 8005258:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800525e:	1c9a      	adds	r2, r3, #2
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005268:	b29b      	uxth	r3, r3
 800526a:	3b01      	subs	r3, #1
 800526c:	b29a      	uxth	r2, r3
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005272:	2301      	movs	r3, #1
 8005274:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005276:	f7fc ffe3 	bl	8002240 <HAL_GetTick>
 800527a:	4602      	mov	r2, r0
 800527c:	6a3b      	ldr	r3, [r7, #32]
 800527e:	1ad3      	subs	r3, r2, r3
 8005280:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005282:	429a      	cmp	r2, r3
 8005284:	d80d      	bhi.n	80052a2 <HAL_SPI_TransmitReceive+0x1d0>
 8005286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800528c:	d009      	beq.n	80052a2 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e0bc      	b.n	800541c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d1a0      	bne.n	80051ee <HAL_SPI_TransmitReceive+0x11c>
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d19b      	bne.n	80051ee <HAL_SPI_TransmitReceive+0x11c>
 80052b6:	e082      	b.n	80053be <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d002      	beq.n	80052c6 <HAL_SPI_TransmitReceive+0x1f4>
 80052c0:	8afb      	ldrh	r3, [r7, #22]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d171      	bne.n	80053aa <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	330c      	adds	r3, #12
 80052d0:	7812      	ldrb	r2, [r2, #0]
 80052d2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052d8:	1c5a      	adds	r2, r3, #1
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	3b01      	subs	r3, #1
 80052e6:	b29a      	uxth	r2, r3
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052ec:	e05d      	b.n	80053aa <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	f003 0302 	and.w	r3, r3, #2
 80052f8:	2b02      	cmp	r3, #2
 80052fa:	d11c      	bne.n	8005336 <HAL_SPI_TransmitReceive+0x264>
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005300:	b29b      	uxth	r3, r3
 8005302:	2b00      	cmp	r3, #0
 8005304:	d017      	beq.n	8005336 <HAL_SPI_TransmitReceive+0x264>
 8005306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005308:	2b01      	cmp	r3, #1
 800530a:	d114      	bne.n	8005336 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	330c      	adds	r3, #12
 8005316:	7812      	ldrb	r2, [r2, #0]
 8005318:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800531e:	1c5a      	adds	r2, r3, #1
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005328:	b29b      	uxth	r3, r3
 800532a:	3b01      	subs	r3, #1
 800532c:	b29a      	uxth	r2, r3
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005332:	2300      	movs	r3, #0
 8005334:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	f003 0301 	and.w	r3, r3, #1
 8005340:	2b01      	cmp	r3, #1
 8005342:	d119      	bne.n	8005378 <HAL_SPI_TransmitReceive+0x2a6>
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005348:	b29b      	uxth	r3, r3
 800534a:	2b00      	cmp	r3, #0
 800534c:	d014      	beq.n	8005378 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	68da      	ldr	r2, [r3, #12]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005358:	b2d2      	uxtb	r2, r2
 800535a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005360:	1c5a      	adds	r2, r3, #1
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800536a:	b29b      	uxth	r3, r3
 800536c:	3b01      	subs	r3, #1
 800536e:	b29a      	uxth	r2, r3
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005374:	2301      	movs	r3, #1
 8005376:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005378:	f7fc ff62 	bl	8002240 <HAL_GetTick>
 800537c:	4602      	mov	r2, r0
 800537e:	6a3b      	ldr	r3, [r7, #32]
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005384:	429a      	cmp	r2, r3
 8005386:	d803      	bhi.n	8005390 <HAL_SPI_TransmitReceive+0x2be>
 8005388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800538a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800538e:	d102      	bne.n	8005396 <HAL_SPI_TransmitReceive+0x2c4>
 8005390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005392:	2b00      	cmp	r3, #0
 8005394:	d109      	bne.n	80053aa <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2201      	movs	r2, #1
 800539a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2200      	movs	r2, #0
 80053a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e038      	b.n	800541c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d19c      	bne.n	80052ee <HAL_SPI_TransmitReceive+0x21c>
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053b8:	b29b      	uxth	r3, r3
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d197      	bne.n	80052ee <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053be:	6a3a      	ldr	r2, [r7, #32]
 80053c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80053c2:	68f8      	ldr	r0, [r7, #12]
 80053c4:	f000 fc2e 	bl	8005c24 <SPI_EndRxTxTransaction>
 80053c8:	4603      	mov	r3, r0
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d008      	beq.n	80053e0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2220      	movs	r2, #32
 80053d2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2200      	movs	r2, #0
 80053d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e01d      	b.n	800541c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d10a      	bne.n	80053fe <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053e8:	2300      	movs	r3, #0
 80053ea:	613b      	str	r3, [r7, #16]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	613b      	str	r3, [r7, #16]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	613b      	str	r3, [r7, #16]
 80053fc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2201      	movs	r2, #1
 8005402:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2200      	movs	r2, #0
 800540a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005412:	2b00      	cmp	r3, #0
 8005414:	d001      	beq.n	800541a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	e000      	b.n	800541c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800541a:	2300      	movs	r3, #0
  }
}
 800541c:	4618      	mov	r0, r3
 800541e:	3728      	adds	r7, #40	@ 0x28
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}

08005424 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b086      	sub	sp, #24
 8005428:	af00      	add	r7, sp, #0
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	60b9      	str	r1, [r7, #8]
 800542e:	607a      	str	r2, [r7, #4]
 8005430:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005438:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005440:	7dfb      	ldrb	r3, [r7, #23]
 8005442:	2b01      	cmp	r3, #1
 8005444:	d00c      	beq.n	8005460 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800544c:	d106      	bne.n	800545c <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d102      	bne.n	800545c <HAL_SPI_TransmitReceive_DMA+0x38>
 8005456:	7dfb      	ldrb	r3, [r7, #23]
 8005458:	2b04      	cmp	r3, #4
 800545a:	d001      	beq.n	8005460 <HAL_SPI_TransmitReceive_DMA+0x3c>
  {
    return HAL_BUSY;
 800545c:	2302      	movs	r3, #2
 800545e:	e0cf      	b.n	8005600 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d005      	beq.n	8005472 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d002      	beq.n	8005472 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800546c:	887b      	ldrh	r3, [r7, #2]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d101      	bne.n	8005476 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e0c4      	b.n	8005600 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800547c:	2b01      	cmp	r3, #1
 800547e:	d101      	bne.n	8005484 <HAL_SPI_TransmitReceive_DMA+0x60>
 8005480:	2302      	movs	r3, #2
 8005482:	e0bd      	b.n	8005600 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005492:	b2db      	uxtb	r3, r3
 8005494:	2b04      	cmp	r3, #4
 8005496:	d003      	beq.n	80054a0 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2205      	movs	r2, #5
 800549c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2200      	movs	r2, #0
 80054a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	68ba      	ldr	r2, [r7, #8]
 80054aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	887a      	ldrh	r2, [r7, #2]
 80054b0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	887a      	ldrh	r2, [r7, #2]
 80054b6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	687a      	ldr	r2, [r7, #4]
 80054bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	887a      	ldrh	r2, [r7, #2]
 80054c2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	887a      	ldrh	r2, [r7, #2]
 80054c8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2200      	movs	r2, #0
 80054ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2200      	movs	r2, #0
 80054d4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	2b04      	cmp	r3, #4
 80054e0:	d108      	bne.n	80054f4 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054e6:	4a48      	ldr	r2, [pc, #288]	@ (8005608 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 80054e8:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054ee:	4a47      	ldr	r2, [pc, #284]	@ (800560c <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 80054f0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80054f2:	e007      	b.n	8005504 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054f8:	4a45      	ldr	r2, [pc, #276]	@ (8005610 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 80054fa:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005500:	4a44      	ldr	r2, [pc, #272]	@ (8005614 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8005502:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005508:	4a43      	ldr	r2, [pc, #268]	@ (8005618 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 800550a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005510:	2200      	movs	r2, #0
 8005512:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	330c      	adds	r3, #12
 800551e:	4619      	mov	r1, r3
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005524:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800552a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800552c:	f7fd f878 	bl	8002620 <HAL_DMA_Start_IT>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00b      	beq.n	800554e <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800553a:	f043 0210 	orr.w	r2, r3, #16
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2200      	movs	r2, #0
 8005546:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	e058      	b.n	8005600 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	685a      	ldr	r2, [r3, #4]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f042 0201 	orr.w	r2, r2, #1
 800555c:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005562:	2200      	movs	r2, #0
 8005564:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800556a:	2200      	movs	r2, #0
 800556c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005572:	2200      	movs	r2, #0
 8005574:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800557a:	2200      	movs	r2, #0
 800557c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005586:	4619      	mov	r1, r3
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	330c      	adds	r3, #12
 800558e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005594:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005596:	f7fd f843 	bl	8002620 <HAL_DMA_Start_IT>
 800559a:	4603      	mov	r3, r0
 800559c:	2b00      	cmp	r3, #0
 800559e:	d00b      	beq.n	80055b8 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055a4:	f043 0210 	orr.w	r2, r3, #16
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e023      	b.n	8005600 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055c2:	2b40      	cmp	r3, #64	@ 0x40
 80055c4:	d007      	beq.n	80055d6 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055d4:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2200      	movs	r2, #0
 80055da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	685a      	ldr	r2, [r3, #4]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f042 0220 	orr.w	r2, r2, #32
 80055ec:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	685a      	ldr	r2, [r3, #4]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f042 0202 	orr.w	r2, r2, #2
 80055fc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80055fe:	2300      	movs	r3, #0
}
 8005600:	4618      	mov	r0, r3
 8005602:	3718      	adds	r7, #24
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}
 8005608:	080059a9 	.word	0x080059a9
 800560c:	08005871 	.word	0x08005871
 8005610:	080059c5 	.word	0x080059c5
 8005614:	08005919 	.word	0x08005919
 8005618:	080059e1 	.word	0x080059e1

0800561c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b088      	sub	sp, #32
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005634:	69bb      	ldr	r3, [r7, #24]
 8005636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800563a:	2b00      	cmp	r3, #0
 800563c:	d10e      	bne.n	800565c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005644:	2b00      	cmp	r3, #0
 8005646:	d009      	beq.n	800565c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800564e:	2b00      	cmp	r3, #0
 8005650:	d004      	beq.n	800565c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	4798      	blx	r3
    return;
 800565a:	e0ce      	b.n	80057fa <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800565c:	69bb      	ldr	r3, [r7, #24]
 800565e:	f003 0302 	and.w	r3, r3, #2
 8005662:	2b00      	cmp	r3, #0
 8005664:	d009      	beq.n	800567a <HAL_SPI_IRQHandler+0x5e>
 8005666:	69fb      	ldr	r3, [r7, #28]
 8005668:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800566c:	2b00      	cmp	r3, #0
 800566e:	d004      	beq.n	800567a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005674:	6878      	ldr	r0, [r7, #4]
 8005676:	4798      	blx	r3
    return;
 8005678:	e0bf      	b.n	80057fa <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	f003 0320 	and.w	r3, r3, #32
 8005680:	2b00      	cmp	r3, #0
 8005682:	d10a      	bne.n	800569a <HAL_SPI_IRQHandler+0x7e>
 8005684:	69bb      	ldr	r3, [r7, #24]
 8005686:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800568a:	2b00      	cmp	r3, #0
 800568c:	d105      	bne.n	800569a <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800568e:	69bb      	ldr	r3, [r7, #24]
 8005690:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005694:	2b00      	cmp	r3, #0
 8005696:	f000 80b0 	beq.w	80057fa <HAL_SPI_IRQHandler+0x1de>
 800569a:	69fb      	ldr	r3, [r7, #28]
 800569c:	f003 0320 	and.w	r3, r3, #32
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	f000 80aa 	beq.w	80057fa <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80056a6:	69bb      	ldr	r3, [r7, #24]
 80056a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d023      	beq.n	80056f8 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	2b03      	cmp	r3, #3
 80056ba:	d011      	beq.n	80056e0 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056c0:	f043 0204 	orr.w	r2, r3, #4
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056c8:	2300      	movs	r3, #0
 80056ca:	617b      	str	r3, [r7, #20]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	617b      	str	r3, [r7, #20]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	617b      	str	r3, [r7, #20]
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	e00b      	b.n	80056f8 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056e0:	2300      	movs	r3, #0
 80056e2:	613b      	str	r3, [r7, #16]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	613b      	str	r3, [r7, #16]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	613b      	str	r3, [r7, #16]
 80056f4:	693b      	ldr	r3, [r7, #16]
        return;
 80056f6:	e080      	b.n	80057fa <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	f003 0320 	and.w	r3, r3, #32
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d014      	beq.n	800572c <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005706:	f043 0201 	orr.w	r2, r3, #1
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800570e:	2300      	movs	r3, #0
 8005710:	60fb      	str	r3, [r7, #12]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	60fb      	str	r3, [r7, #12]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005728:	601a      	str	r2, [r3, #0]
 800572a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005732:	2b00      	cmp	r3, #0
 8005734:	d00c      	beq.n	8005750 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800573a:	f043 0208 	orr.w	r2, r3, #8
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005742:	2300      	movs	r3, #0
 8005744:	60bb      	str	r3, [r7, #8]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	60bb      	str	r3, [r7, #8]
 800574e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005754:	2b00      	cmp	r3, #0
 8005756:	d04f      	beq.n	80057f8 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	685a      	ldr	r2, [r3, #4]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005766:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005770:	69fb      	ldr	r3, [r7, #28]
 8005772:	f003 0302 	and.w	r3, r3, #2
 8005776:	2b00      	cmp	r3, #0
 8005778:	d104      	bne.n	8005784 <HAL_SPI_IRQHandler+0x168>
 800577a:	69fb      	ldr	r3, [r7, #28]
 800577c:	f003 0301 	and.w	r3, r3, #1
 8005780:	2b00      	cmp	r3, #0
 8005782:	d034      	beq.n	80057ee <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	685a      	ldr	r2, [r3, #4]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f022 0203 	bic.w	r2, r2, #3
 8005792:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005798:	2b00      	cmp	r3, #0
 800579a:	d011      	beq.n	80057c0 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057a0:	4a17      	ldr	r2, [pc, #92]	@ (8005800 <HAL_SPI_IRQHandler+0x1e4>)
 80057a2:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057a8:	4618      	mov	r0, r3
 80057aa:	f7fc ff91 	bl	80026d0 <HAL_DMA_Abort_IT>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d005      	beq.n	80057c0 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057b8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d016      	beq.n	80057f6 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057cc:	4a0c      	ldr	r2, [pc, #48]	@ (8005800 <HAL_SPI_IRQHandler+0x1e4>)
 80057ce:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057d4:	4618      	mov	r0, r3
 80057d6:	f7fc ff7b 	bl	80026d0 <HAL_DMA_Abort_IT>
 80057da:	4603      	mov	r3, r0
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d00a      	beq.n	80057f6 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057e4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80057ec:	e003      	b.n	80057f6 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 f826 	bl	8005840 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80057f4:	e000      	b.n	80057f8 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 80057f6:	bf00      	nop
    return;
 80057f8:	bf00      	nop
  }
}
 80057fa:	3720      	adds	r7, #32
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}
 8005800:	08005a21 	.word	0x08005a21

08005804 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005804:	b480      	push	{r7}
 8005806:	b083      	sub	sp, #12
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800580c:	bf00      	nop
 800580e:	370c      	adds	r7, #12
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr

08005818 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005820:	bf00      	nop
 8005822:	370c      	adds	r7, #12
 8005824:	46bd      	mov	sp, r7
 8005826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582a:	4770      	bx	lr

0800582c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800582c:	b480      	push	{r7}
 800582e:	b083      	sub	sp, #12
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005834:	bf00      	nop
 8005836:	370c      	adds	r7, #12
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr

08005840 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005840:	b480      	push	{r7}
 8005842:	b083      	sub	sp, #12
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005848:	bf00      	nop
 800584a:	370c      	adds	r7, #12
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr

08005854 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8005854:	b480      	push	{r7}
 8005856:	b083      	sub	sp, #12
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005862:	b2db      	uxtb	r3, r3
}
 8005864:	4618      	mov	r0, r3
 8005866:	370c      	adds	r7, #12
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800587c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800587e:	f7fc fcdf 	bl	8002240 <HAL_GetTick>
 8005882:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800588e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005892:	d03b      	beq.n	800590c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	685a      	ldr	r2, [r3, #4]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f022 0220 	bic.w	r2, r2, #32
 80058a2:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d10d      	bne.n	80058c8 <SPI_DMAReceiveCplt+0x58>
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058b4:	d108      	bne.n	80058c8 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	685a      	ldr	r2, [r3, #4]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f022 0203 	bic.w	r2, r2, #3
 80058c4:	605a      	str	r2, [r3, #4]
 80058c6:	e007      	b.n	80058d8 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	685a      	ldr	r2, [r3, #4]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f022 0201 	bic.w	r2, r2, #1
 80058d6:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80058d8:	68ba      	ldr	r2, [r7, #8]
 80058da:	2164      	movs	r1, #100	@ 0x64
 80058dc:	68f8      	ldr	r0, [r7, #12]
 80058de:	f000 f93b 	bl	8005b58 <SPI_EndRxTransaction>
 80058e2:	4603      	mov	r3, r0
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d002      	beq.n	80058ee <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2220      	movs	r2, #32
 80058ec:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2200      	movs	r2, #0
 80058f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005900:	2b00      	cmp	r3, #0
 8005902:	d003      	beq.n	800590c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005904:	68f8      	ldr	r0, [r7, #12]
 8005906:	f7ff ff9b 	bl	8005840 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800590a:	e002      	b.n	8005912 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800590c:	68f8      	ldr	r0, [r7, #12]
 800590e:	f7ff ff79 	bl	8005804 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005912:	3710      	adds	r7, #16
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}

08005918 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b084      	sub	sp, #16
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005924:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005926:	f7fc fc8b 	bl	8002240 <HAL_GetTick>
 800592a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005936:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800593a:	d02f      	beq.n	800599c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	685a      	ldr	r2, [r3, #4]
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f022 0220 	bic.w	r2, r2, #32
 800594a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800594c:	68ba      	ldr	r2, [r7, #8]
 800594e:	2164      	movs	r1, #100	@ 0x64
 8005950:	68f8      	ldr	r0, [r7, #12]
 8005952:	f000 f967 	bl	8005c24 <SPI_EndRxTxTransaction>
 8005956:	4603      	mov	r3, r0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d005      	beq.n	8005968 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005960:	f043 0220 	orr.w	r2, r3, #32
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	685a      	ldr	r2, [r3, #4]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f022 0203 	bic.w	r2, r2, #3
 8005976:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2200      	movs	r2, #0
 8005982:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005990:	2b00      	cmp	r3, #0
 8005992:	d003      	beq.n	800599c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005994:	68f8      	ldr	r0, [r7, #12]
 8005996:	f7ff ff53 	bl	8005840 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800599a:	e002      	b.n	80059a2 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800599c:	68f8      	ldr	r0, [r7, #12]
 800599e:	f7fb ffb9 	bl	8001914 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80059a2:	3710      	adds	r7, #16
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}

080059a8 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059b4:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80059b6:	68f8      	ldr	r0, [r7, #12]
 80059b8:	f7ff ff2e 	bl	8005818 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80059bc:	bf00      	nop
 80059be:	3710      	adds	r7, #16
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b084      	sub	sp, #16
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059d0:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80059d2:	68f8      	ldr	r0, [r7, #12]
 80059d4:	f7ff ff2a 	bl	800582c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80059d8:	bf00      	nop
 80059da:	3710      	adds	r7, #16
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}

080059e0 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ec:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	685a      	ldr	r2, [r3, #4]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f022 0203 	bic.w	r2, r2, #3
 80059fc:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a02:	f043 0210 	orr.w	r2, r3, #16
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005a12:	68f8      	ldr	r0, [r7, #12]
 8005a14:	f7ff ff14 	bl	8005840 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a18:	bf00      	nop
 8005a1a:	3710      	adds	r7, #16
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}

08005a20 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b084      	sub	sp, #16
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a2c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2200      	movs	r2, #0
 8005a38:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005a3a:	68f8      	ldr	r0, [r7, #12]
 8005a3c:	f7ff ff00 	bl	8005840 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a40:	bf00      	nop
 8005a42:	3710      	adds	r7, #16
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b088      	sub	sp, #32
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	603b      	str	r3, [r7, #0]
 8005a54:	4613      	mov	r3, r2
 8005a56:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a58:	f7fc fbf2 	bl	8002240 <HAL_GetTick>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a60:	1a9b      	subs	r3, r3, r2
 8005a62:	683a      	ldr	r2, [r7, #0]
 8005a64:	4413      	add	r3, r2
 8005a66:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005a68:	f7fc fbea 	bl	8002240 <HAL_GetTick>
 8005a6c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005a6e:	4b39      	ldr	r3, [pc, #228]	@ (8005b54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	015b      	lsls	r3, r3, #5
 8005a74:	0d1b      	lsrs	r3, r3, #20
 8005a76:	69fa      	ldr	r2, [r7, #28]
 8005a78:	fb02 f303 	mul.w	r3, r2, r3
 8005a7c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a7e:	e054      	b.n	8005b2a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a86:	d050      	beq.n	8005b2a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005a88:	f7fc fbda 	bl	8002240 <HAL_GetTick>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	69bb      	ldr	r3, [r7, #24]
 8005a90:	1ad3      	subs	r3, r2, r3
 8005a92:	69fa      	ldr	r2, [r7, #28]
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d902      	bls.n	8005a9e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d13d      	bne.n	8005b1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	685a      	ldr	r2, [r3, #4]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005aac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ab6:	d111      	bne.n	8005adc <SPI_WaitFlagStateUntilTimeout+0x94>
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ac0:	d004      	beq.n	8005acc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005aca:	d107      	bne.n	8005adc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	681a      	ldr	r2, [r3, #0]
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ada:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ae4:	d10f      	bne.n	8005b06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005af4:	601a      	str	r2, [r3, #0]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2201      	movs	r2, #1
 8005b0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005b16:	2303      	movs	r3, #3
 8005b18:	e017      	b.n	8005b4a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d101      	bne.n	8005b24 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005b20:	2300      	movs	r3, #0
 8005b22:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	3b01      	subs	r3, #1
 8005b28:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	689a      	ldr	r2, [r3, #8]
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	4013      	ands	r3, r2
 8005b34:	68ba      	ldr	r2, [r7, #8]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	bf0c      	ite	eq
 8005b3a:	2301      	moveq	r3, #1
 8005b3c:	2300      	movne	r3, #0
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	461a      	mov	r2, r3
 8005b42:	79fb      	ldrb	r3, [r7, #7]
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d19b      	bne.n	8005a80 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005b48:	2300      	movs	r3, #0
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3720      	adds	r7, #32
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}
 8005b52:	bf00      	nop
 8005b54:	20000000 	.word	0x20000000

08005b58 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b086      	sub	sp, #24
 8005b5c:	af02      	add	r7, sp, #8
 8005b5e:	60f8      	str	r0, [r7, #12]
 8005b60:	60b9      	str	r1, [r7, #8]
 8005b62:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b6c:	d111      	bne.n	8005b92 <SPI_EndRxTransaction+0x3a>
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b76:	d004      	beq.n	8005b82 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b80:	d107      	bne.n	8005b92 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b90:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b9a:	d12a      	bne.n	8005bf2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ba4:	d012      	beq.n	8005bcc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	9300      	str	r3, [sp, #0]
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	2200      	movs	r2, #0
 8005bae:	2180      	movs	r1, #128	@ 0x80
 8005bb0:	68f8      	ldr	r0, [r7, #12]
 8005bb2:	f7ff ff49 	bl	8005a48 <SPI_WaitFlagStateUntilTimeout>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d02d      	beq.n	8005c18 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bc0:	f043 0220 	orr.w	r2, r3, #32
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005bc8:	2303      	movs	r3, #3
 8005bca:	e026      	b.n	8005c1a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	9300      	str	r3, [sp, #0]
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	2101      	movs	r1, #1
 8005bd6:	68f8      	ldr	r0, [r7, #12]
 8005bd8:	f7ff ff36 	bl	8005a48 <SPI_WaitFlagStateUntilTimeout>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d01a      	beq.n	8005c18 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005be6:	f043 0220 	orr.w	r2, r3, #32
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005bee:	2303      	movs	r3, #3
 8005bf0:	e013      	b.n	8005c1a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	9300      	str	r3, [sp, #0]
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	2101      	movs	r1, #1
 8005bfc:	68f8      	ldr	r0, [r7, #12]
 8005bfe:	f7ff ff23 	bl	8005a48 <SPI_WaitFlagStateUntilTimeout>
 8005c02:	4603      	mov	r3, r0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d007      	beq.n	8005c18 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c0c:	f043 0220 	orr.w	r2, r3, #32
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005c14:	2303      	movs	r3, #3
 8005c16:	e000      	b.n	8005c1a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005c18:	2300      	movs	r3, #0
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3710      	adds	r7, #16
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
	...

08005c24 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b088      	sub	sp, #32
 8005c28:	af02      	add	r7, sp, #8
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	9300      	str	r3, [sp, #0]
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	2201      	movs	r2, #1
 8005c38:	2102      	movs	r1, #2
 8005c3a:	68f8      	ldr	r0, [r7, #12]
 8005c3c:	f7ff ff04 	bl	8005a48 <SPI_WaitFlagStateUntilTimeout>
 8005c40:	4603      	mov	r3, r0
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d007      	beq.n	8005c56 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c4a:	f043 0220 	orr.w	r2, r3, #32
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005c52:	2303      	movs	r3, #3
 8005c54:	e032      	b.n	8005cbc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005c56:	4b1b      	ldr	r3, [pc, #108]	@ (8005cc4 <SPI_EndRxTxTransaction+0xa0>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a1b      	ldr	r2, [pc, #108]	@ (8005cc8 <SPI_EndRxTxTransaction+0xa4>)
 8005c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c60:	0d5b      	lsrs	r3, r3, #21
 8005c62:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005c66:	fb02 f303 	mul.w	r3, r2, r3
 8005c6a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c74:	d112      	bne.n	8005c9c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	9300      	str	r3, [sp, #0]
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	2180      	movs	r1, #128	@ 0x80
 8005c80:	68f8      	ldr	r0, [r7, #12]
 8005c82:	f7ff fee1 	bl	8005a48 <SPI_WaitFlagStateUntilTimeout>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d016      	beq.n	8005cba <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c90:	f043 0220 	orr.w	r2, r3, #32
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	e00f      	b.n	8005cbc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d00a      	beq.n	8005cb8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	3b01      	subs	r3, #1
 8005ca6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cb2:	2b80      	cmp	r3, #128	@ 0x80
 8005cb4:	d0f2      	beq.n	8005c9c <SPI_EndRxTxTransaction+0x78>
 8005cb6:	e000      	b.n	8005cba <SPI_EndRxTxTransaction+0x96>
        break;
 8005cb8:	bf00      	nop
  }

  return HAL_OK;
 8005cba:	2300      	movs	r3, #0
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3718      	adds	r7, #24
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	20000000 	.word	0x20000000
 8005cc8:	165e9f81 	.word	0x165e9f81

08005ccc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005ccc:	b084      	sub	sp, #16
 8005cce:	b580      	push	{r7, lr}
 8005cd0:	b084      	sub	sp, #16
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	6078      	str	r0, [r7, #4]
 8005cd6:	f107 001c 	add.w	r0, r7, #28
 8005cda:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005cde:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d123      	bne.n	8005d2e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cea:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	68db      	ldr	r3, [r3, #12]
 8005cf6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005cfa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cfe:	687a      	ldr	r2, [r7, #4]
 8005d00:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	68db      	ldr	r3, [r3, #12]
 8005d06:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005d0e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d105      	bne.n	8005d22 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	68db      	ldr	r3, [r3, #12]
 8005d1a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f001 fae8 	bl	80072f8 <USB_CoreReset>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	73fb      	strb	r3, [r7, #15]
 8005d2c:	e01b      	b.n	8005d66 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	68db      	ldr	r3, [r3, #12]
 8005d32:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f001 fadc 	bl	80072f8 <USB_CoreReset>
 8005d40:	4603      	mov	r3, r0
 8005d42:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005d44:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d106      	bne.n	8005d5a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d50:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	639a      	str	r2, [r3, #56]	@ 0x38
 8005d58:	e005      	b.n	8005d66 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d5e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005d66:	7fbb      	ldrb	r3, [r7, #30]
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d10b      	bne.n	8005d84 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	689b      	ldr	r3, [r3, #8]
 8005d70:	f043 0206 	orr.w	r2, r3, #6
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	f043 0220 	orr.w	r2, r3, #32
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3710      	adds	r7, #16
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d90:	b004      	add	sp, #16
 8005d92:	4770      	bx	lr

08005d94 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b087      	sub	sp, #28
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	4613      	mov	r3, r2
 8005da0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005da2:	79fb      	ldrb	r3, [r7, #7]
 8005da4:	2b02      	cmp	r3, #2
 8005da6:	d165      	bne.n	8005e74 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	4a41      	ldr	r2, [pc, #260]	@ (8005eb0 <USB_SetTurnaroundTime+0x11c>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d906      	bls.n	8005dbe <USB_SetTurnaroundTime+0x2a>
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	4a40      	ldr	r2, [pc, #256]	@ (8005eb4 <USB_SetTurnaroundTime+0x120>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d202      	bcs.n	8005dbe <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005db8:	230f      	movs	r3, #15
 8005dba:	617b      	str	r3, [r7, #20]
 8005dbc:	e062      	b.n	8005e84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	4a3c      	ldr	r2, [pc, #240]	@ (8005eb4 <USB_SetTurnaroundTime+0x120>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d306      	bcc.n	8005dd4 <USB_SetTurnaroundTime+0x40>
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	4a3b      	ldr	r2, [pc, #236]	@ (8005eb8 <USB_SetTurnaroundTime+0x124>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d202      	bcs.n	8005dd4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005dce:	230e      	movs	r3, #14
 8005dd0:	617b      	str	r3, [r7, #20]
 8005dd2:	e057      	b.n	8005e84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	4a38      	ldr	r2, [pc, #224]	@ (8005eb8 <USB_SetTurnaroundTime+0x124>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d306      	bcc.n	8005dea <USB_SetTurnaroundTime+0x56>
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	4a37      	ldr	r2, [pc, #220]	@ (8005ebc <USB_SetTurnaroundTime+0x128>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d202      	bcs.n	8005dea <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005de4:	230d      	movs	r3, #13
 8005de6:	617b      	str	r3, [r7, #20]
 8005de8:	e04c      	b.n	8005e84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	4a33      	ldr	r2, [pc, #204]	@ (8005ebc <USB_SetTurnaroundTime+0x128>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d306      	bcc.n	8005e00 <USB_SetTurnaroundTime+0x6c>
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	4a32      	ldr	r2, [pc, #200]	@ (8005ec0 <USB_SetTurnaroundTime+0x12c>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d802      	bhi.n	8005e00 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005dfa:	230c      	movs	r3, #12
 8005dfc:	617b      	str	r3, [r7, #20]
 8005dfe:	e041      	b.n	8005e84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	4a2f      	ldr	r2, [pc, #188]	@ (8005ec0 <USB_SetTurnaroundTime+0x12c>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d906      	bls.n	8005e16 <USB_SetTurnaroundTime+0x82>
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	4a2e      	ldr	r2, [pc, #184]	@ (8005ec4 <USB_SetTurnaroundTime+0x130>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d802      	bhi.n	8005e16 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005e10:	230b      	movs	r3, #11
 8005e12:	617b      	str	r3, [r7, #20]
 8005e14:	e036      	b.n	8005e84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	4a2a      	ldr	r2, [pc, #168]	@ (8005ec4 <USB_SetTurnaroundTime+0x130>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d906      	bls.n	8005e2c <USB_SetTurnaroundTime+0x98>
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	4a29      	ldr	r2, [pc, #164]	@ (8005ec8 <USB_SetTurnaroundTime+0x134>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d802      	bhi.n	8005e2c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005e26:	230a      	movs	r3, #10
 8005e28:	617b      	str	r3, [r7, #20]
 8005e2a:	e02b      	b.n	8005e84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	4a26      	ldr	r2, [pc, #152]	@ (8005ec8 <USB_SetTurnaroundTime+0x134>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d906      	bls.n	8005e42 <USB_SetTurnaroundTime+0xae>
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	4a25      	ldr	r2, [pc, #148]	@ (8005ecc <USB_SetTurnaroundTime+0x138>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d202      	bcs.n	8005e42 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005e3c:	2309      	movs	r3, #9
 8005e3e:	617b      	str	r3, [r7, #20]
 8005e40:	e020      	b.n	8005e84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	4a21      	ldr	r2, [pc, #132]	@ (8005ecc <USB_SetTurnaroundTime+0x138>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d306      	bcc.n	8005e58 <USB_SetTurnaroundTime+0xc4>
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	4a20      	ldr	r2, [pc, #128]	@ (8005ed0 <USB_SetTurnaroundTime+0x13c>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d802      	bhi.n	8005e58 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005e52:	2308      	movs	r3, #8
 8005e54:	617b      	str	r3, [r7, #20]
 8005e56:	e015      	b.n	8005e84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	4a1d      	ldr	r2, [pc, #116]	@ (8005ed0 <USB_SetTurnaroundTime+0x13c>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d906      	bls.n	8005e6e <USB_SetTurnaroundTime+0xda>
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	4a1c      	ldr	r2, [pc, #112]	@ (8005ed4 <USB_SetTurnaroundTime+0x140>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d202      	bcs.n	8005e6e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005e68:	2307      	movs	r3, #7
 8005e6a:	617b      	str	r3, [r7, #20]
 8005e6c:	e00a      	b.n	8005e84 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005e6e:	2306      	movs	r3, #6
 8005e70:	617b      	str	r3, [r7, #20]
 8005e72:	e007      	b.n	8005e84 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005e74:	79fb      	ldrb	r3, [r7, #7]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d102      	bne.n	8005e80 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005e7a:	2309      	movs	r3, #9
 8005e7c:	617b      	str	r3, [r7, #20]
 8005e7e:	e001      	b.n	8005e84 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005e80:	2309      	movs	r3, #9
 8005e82:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	68db      	ldr	r3, [r3, #12]
 8005e88:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	68da      	ldr	r2, [r3, #12]
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	029b      	lsls	r3, r3, #10
 8005e98:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005e9c:	431a      	orrs	r2, r3
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005ea2:	2300      	movs	r3, #0
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	371c      	adds	r7, #28
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr
 8005eb0:	00d8acbf 	.word	0x00d8acbf
 8005eb4:	00e4e1c0 	.word	0x00e4e1c0
 8005eb8:	00f42400 	.word	0x00f42400
 8005ebc:	01067380 	.word	0x01067380
 8005ec0:	011a499f 	.word	0x011a499f
 8005ec4:	01312cff 	.word	0x01312cff
 8005ec8:	014ca43f 	.word	0x014ca43f
 8005ecc:	016e3600 	.word	0x016e3600
 8005ed0:	01a6ab1f 	.word	0x01a6ab1f
 8005ed4:	01e84800 	.word	0x01e84800

08005ed8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b083      	sub	sp, #12
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	f043 0201 	orr.w	r2, r3, #1
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005eec:	2300      	movs	r3, #0
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	370c      	adds	r7, #12
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr

08005efa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005efa:	b480      	push	{r7}
 8005efc:	b083      	sub	sp, #12
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	f023 0201 	bic.w	r2, r3, #1
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005f0e:	2300      	movs	r3, #0
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	370c      	adds	r7, #12
 8005f14:	46bd      	mov	sp, r7
 8005f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1a:	4770      	bx	lr

08005f1c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b084      	sub	sp, #16
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	460b      	mov	r3, r1
 8005f26:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005f38:	78fb      	ldrb	r3, [r7, #3]
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d115      	bne.n	8005f6a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	68db      	ldr	r3, [r3, #12]
 8005f42:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005f4a:	200a      	movs	r0, #10
 8005f4c:	f7fc f984 	bl	8002258 <HAL_Delay>
      ms += 10U;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	330a      	adds	r3, #10
 8005f54:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f001 f93f 	bl	80071da <USB_GetMode>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d01e      	beq.n	8005fa0 <USB_SetCurrentMode+0x84>
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2bc7      	cmp	r3, #199	@ 0xc7
 8005f66:	d9f0      	bls.n	8005f4a <USB_SetCurrentMode+0x2e>
 8005f68:	e01a      	b.n	8005fa0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005f6a:	78fb      	ldrb	r3, [r7, #3]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d115      	bne.n	8005f9c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005f7c:	200a      	movs	r0, #10
 8005f7e:	f7fc f96b 	bl	8002258 <HAL_Delay>
      ms += 10U;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	330a      	adds	r3, #10
 8005f86:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f001 f926 	bl	80071da <USB_GetMode>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d005      	beq.n	8005fa0 <USB_SetCurrentMode+0x84>
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2bc7      	cmp	r3, #199	@ 0xc7
 8005f98:	d9f0      	bls.n	8005f7c <USB_SetCurrentMode+0x60>
 8005f9a:	e001      	b.n	8005fa0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e005      	b.n	8005fac <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2bc8      	cmp	r3, #200	@ 0xc8
 8005fa4:	d101      	bne.n	8005faa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e000      	b.n	8005fac <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005faa:	2300      	movs	r3, #0
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3710      	adds	r7, #16
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005fb4:	b084      	sub	sp, #16
 8005fb6:	b580      	push	{r7, lr}
 8005fb8:	b086      	sub	sp, #24
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	6078      	str	r0, [r7, #4]
 8005fbe:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005fc2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005fce:	2300      	movs	r3, #0
 8005fd0:	613b      	str	r3, [r7, #16]
 8005fd2:	e009      	b.n	8005fe8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	3340      	adds	r3, #64	@ 0x40
 8005fda:	009b      	lsls	r3, r3, #2
 8005fdc:	4413      	add	r3, r2
 8005fde:	2200      	movs	r2, #0
 8005fe0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	3301      	adds	r3, #1
 8005fe6:	613b      	str	r3, [r7, #16]
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	2b0e      	cmp	r3, #14
 8005fec:	d9f2      	bls.n	8005fd4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005fee:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d11c      	bne.n	8006030 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006004:	f043 0302 	orr.w	r3, r3, #2
 8006008:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800600e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800601a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006026:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	639a      	str	r2, [r3, #56]	@ 0x38
 800602e:	e00b      	b.n	8006048 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006034:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006040:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800604e:	461a      	mov	r2, r3
 8006050:	2300      	movs	r3, #0
 8006052:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006054:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006058:	2b01      	cmp	r3, #1
 800605a:	d10d      	bne.n	8006078 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800605c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006060:	2b00      	cmp	r3, #0
 8006062:	d104      	bne.n	800606e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006064:	2100      	movs	r1, #0
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 f968 	bl	800633c <USB_SetDevSpeed>
 800606c:	e008      	b.n	8006080 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800606e:	2101      	movs	r1, #1
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f000 f963 	bl	800633c <USB_SetDevSpeed>
 8006076:	e003      	b.n	8006080 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006078:	2103      	movs	r1, #3
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f000 f95e 	bl	800633c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006080:	2110      	movs	r1, #16
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f000 f8fa 	bl	800627c <USB_FlushTxFifo>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d001      	beq.n	8006092 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 f924 	bl	80062e0 <USB_FlushRxFifo>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d001      	beq.n	80060a2 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060a8:	461a      	mov	r2, r3
 80060aa:	2300      	movs	r3, #0
 80060ac:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060b4:	461a      	mov	r2, r3
 80060b6:	2300      	movs	r3, #0
 80060b8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060c0:	461a      	mov	r2, r3
 80060c2:	2300      	movs	r3, #0
 80060c4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80060c6:	2300      	movs	r3, #0
 80060c8:	613b      	str	r3, [r7, #16]
 80060ca:	e043      	b.n	8006154 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	015a      	lsls	r2, r3, #5
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	4413      	add	r3, r2
 80060d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80060de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80060e2:	d118      	bne.n	8006116 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d10a      	bne.n	8006100 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	015a      	lsls	r2, r3, #5
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	4413      	add	r3, r2
 80060f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060f6:	461a      	mov	r2, r3
 80060f8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80060fc:	6013      	str	r3, [r2, #0]
 80060fe:	e013      	b.n	8006128 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	015a      	lsls	r2, r3, #5
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	4413      	add	r3, r2
 8006108:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800610c:	461a      	mov	r2, r3
 800610e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006112:	6013      	str	r3, [r2, #0]
 8006114:	e008      	b.n	8006128 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	015a      	lsls	r2, r3, #5
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	4413      	add	r3, r2
 800611e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006122:	461a      	mov	r2, r3
 8006124:	2300      	movs	r3, #0
 8006126:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	015a      	lsls	r2, r3, #5
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	4413      	add	r3, r2
 8006130:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006134:	461a      	mov	r2, r3
 8006136:	2300      	movs	r3, #0
 8006138:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	015a      	lsls	r2, r3, #5
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	4413      	add	r3, r2
 8006142:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006146:	461a      	mov	r2, r3
 8006148:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800614c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	3301      	adds	r3, #1
 8006152:	613b      	str	r3, [r7, #16]
 8006154:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006158:	461a      	mov	r2, r3
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	4293      	cmp	r3, r2
 800615e:	d3b5      	bcc.n	80060cc <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006160:	2300      	movs	r3, #0
 8006162:	613b      	str	r3, [r7, #16]
 8006164:	e043      	b.n	80061ee <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	015a      	lsls	r2, r3, #5
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	4413      	add	r3, r2
 800616e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006178:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800617c:	d118      	bne.n	80061b0 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d10a      	bne.n	800619a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	015a      	lsls	r2, r3, #5
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	4413      	add	r3, r2
 800618c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006190:	461a      	mov	r2, r3
 8006192:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006196:	6013      	str	r3, [r2, #0]
 8006198:	e013      	b.n	80061c2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	015a      	lsls	r2, r3, #5
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	4413      	add	r3, r2
 80061a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061a6:	461a      	mov	r2, r3
 80061a8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80061ac:	6013      	str	r3, [r2, #0]
 80061ae:	e008      	b.n	80061c2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	015a      	lsls	r2, r3, #5
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	4413      	add	r3, r2
 80061b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061bc:	461a      	mov	r2, r3
 80061be:	2300      	movs	r3, #0
 80061c0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	015a      	lsls	r2, r3, #5
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	4413      	add	r3, r2
 80061ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061ce:	461a      	mov	r2, r3
 80061d0:	2300      	movs	r3, #0
 80061d2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	015a      	lsls	r2, r3, #5
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	4413      	add	r3, r2
 80061dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061e0:	461a      	mov	r2, r3
 80061e2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80061e6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	3301      	adds	r3, #1
 80061ec:	613b      	str	r3, [r7, #16]
 80061ee:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80061f2:	461a      	mov	r2, r3
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d3b5      	bcc.n	8006166 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006200:	691b      	ldr	r3, [r3, #16]
 8006202:	68fa      	ldr	r2, [r7, #12]
 8006204:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006208:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800620c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800621a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800621c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006220:	2b00      	cmp	r3, #0
 8006222:	d105      	bne.n	8006230 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	699b      	ldr	r3, [r3, #24]
 8006228:	f043 0210 	orr.w	r2, r3, #16
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	699a      	ldr	r2, [r3, #24]
 8006234:	4b10      	ldr	r3, [pc, #64]	@ (8006278 <USB_DevInit+0x2c4>)
 8006236:	4313      	orrs	r3, r2
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800623c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006240:	2b00      	cmp	r3, #0
 8006242:	d005      	beq.n	8006250 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	699b      	ldr	r3, [r3, #24]
 8006248:	f043 0208 	orr.w	r2, r3, #8
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006250:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006254:	2b01      	cmp	r3, #1
 8006256:	d107      	bne.n	8006268 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	699b      	ldr	r3, [r3, #24]
 800625c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006260:	f043 0304 	orr.w	r3, r3, #4
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006268:	7dfb      	ldrb	r3, [r7, #23]
}
 800626a:	4618      	mov	r0, r3
 800626c:	3718      	adds	r7, #24
 800626e:	46bd      	mov	sp, r7
 8006270:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006274:	b004      	add	sp, #16
 8006276:	4770      	bx	lr
 8006278:	803c3800 	.word	0x803c3800

0800627c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800627c:	b480      	push	{r7}
 800627e:	b085      	sub	sp, #20
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006286:	2300      	movs	r3, #0
 8006288:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	3301      	adds	r3, #1
 800628e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006296:	d901      	bls.n	800629c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006298:	2303      	movs	r3, #3
 800629a:	e01b      	b.n	80062d4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	691b      	ldr	r3, [r3, #16]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	daf2      	bge.n	800628a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80062a4:	2300      	movs	r3, #0
 80062a6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	019b      	lsls	r3, r3, #6
 80062ac:	f043 0220 	orr.w	r2, r3, #32
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	3301      	adds	r3, #1
 80062b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80062c0:	d901      	bls.n	80062c6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80062c2:	2303      	movs	r3, #3
 80062c4:	e006      	b.n	80062d4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	f003 0320 	and.w	r3, r3, #32
 80062ce:	2b20      	cmp	r3, #32
 80062d0:	d0f0      	beq.n	80062b4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3714      	adds	r7, #20
 80062d8:	46bd      	mov	sp, r7
 80062da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062de:	4770      	bx	lr

080062e0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b085      	sub	sp, #20
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80062e8:	2300      	movs	r3, #0
 80062ea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	3301      	adds	r3, #1
 80062f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80062f8:	d901      	bls.n	80062fe <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80062fa:	2303      	movs	r3, #3
 80062fc:	e018      	b.n	8006330 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	691b      	ldr	r3, [r3, #16]
 8006302:	2b00      	cmp	r3, #0
 8006304:	daf2      	bge.n	80062ec <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006306:	2300      	movs	r3, #0
 8006308:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2210      	movs	r2, #16
 800630e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	3301      	adds	r3, #1
 8006314:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800631c:	d901      	bls.n	8006322 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800631e:	2303      	movs	r3, #3
 8006320:	e006      	b.n	8006330 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	691b      	ldr	r3, [r3, #16]
 8006326:	f003 0310 	and.w	r3, r3, #16
 800632a:	2b10      	cmp	r3, #16
 800632c:	d0f0      	beq.n	8006310 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800632e:	2300      	movs	r3, #0
}
 8006330:	4618      	mov	r0, r3
 8006332:	3714      	adds	r7, #20
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr

0800633c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800633c:	b480      	push	{r7}
 800633e:	b085      	sub	sp, #20
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	460b      	mov	r3, r1
 8006346:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	78fb      	ldrb	r3, [r7, #3]
 8006356:	68f9      	ldr	r1, [r7, #12]
 8006358:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800635c:	4313      	orrs	r3, r2
 800635e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006360:	2300      	movs	r3, #0
}
 8006362:	4618      	mov	r0, r3
 8006364:	3714      	adds	r7, #20
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr

0800636e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800636e:	b480      	push	{r7}
 8006370:	b087      	sub	sp, #28
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	f003 0306 	and.w	r3, r3, #6
 8006386:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d102      	bne.n	8006394 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800638e:	2300      	movs	r3, #0
 8006390:	75fb      	strb	r3, [r7, #23]
 8006392:	e00a      	b.n	80063aa <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2b02      	cmp	r3, #2
 8006398:	d002      	beq.n	80063a0 <USB_GetDevSpeed+0x32>
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2b06      	cmp	r3, #6
 800639e:	d102      	bne.n	80063a6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80063a0:	2302      	movs	r3, #2
 80063a2:	75fb      	strb	r3, [r7, #23]
 80063a4:	e001      	b.n	80063aa <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80063a6:	230f      	movs	r3, #15
 80063a8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80063aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	371c      	adds	r7, #28
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr

080063b8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b085      	sub	sp, #20
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
 80063c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	781b      	ldrb	r3, [r3, #0]
 80063ca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	785b      	ldrb	r3, [r3, #1]
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d13a      	bne.n	800644a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063da:	69da      	ldr	r2, [r3, #28]
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	781b      	ldrb	r3, [r3, #0]
 80063e0:	f003 030f 	and.w	r3, r3, #15
 80063e4:	2101      	movs	r1, #1
 80063e6:	fa01 f303 	lsl.w	r3, r1, r3
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	68f9      	ldr	r1, [r7, #12]
 80063ee:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80063f2:	4313      	orrs	r3, r2
 80063f4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	015a      	lsls	r2, r3, #5
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	4413      	add	r3, r2
 80063fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006408:	2b00      	cmp	r3, #0
 800640a:	d155      	bne.n	80064b8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	015a      	lsls	r2, r3, #5
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	4413      	add	r3, r2
 8006414:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006418:	681a      	ldr	r2, [r3, #0]
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	791b      	ldrb	r3, [r3, #4]
 8006426:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006428:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	059b      	lsls	r3, r3, #22
 800642e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006430:	4313      	orrs	r3, r2
 8006432:	68ba      	ldr	r2, [r7, #8]
 8006434:	0151      	lsls	r1, r2, #5
 8006436:	68fa      	ldr	r2, [r7, #12]
 8006438:	440a      	add	r2, r1
 800643a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800643e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006442:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006446:	6013      	str	r3, [r2, #0]
 8006448:	e036      	b.n	80064b8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006450:	69da      	ldr	r2, [r3, #28]
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	781b      	ldrb	r3, [r3, #0]
 8006456:	f003 030f 	and.w	r3, r3, #15
 800645a:	2101      	movs	r1, #1
 800645c:	fa01 f303 	lsl.w	r3, r1, r3
 8006460:	041b      	lsls	r3, r3, #16
 8006462:	68f9      	ldr	r1, [r7, #12]
 8006464:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006468:	4313      	orrs	r3, r2
 800646a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	015a      	lsls	r2, r3, #5
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	4413      	add	r3, r2
 8006474:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800647e:	2b00      	cmp	r3, #0
 8006480:	d11a      	bne.n	80064b8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	015a      	lsls	r2, r3, #5
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	4413      	add	r3, r2
 800648a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800648e:	681a      	ldr	r2, [r3, #0]
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	791b      	ldrb	r3, [r3, #4]
 800649c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800649e:	430b      	orrs	r3, r1
 80064a0:	4313      	orrs	r3, r2
 80064a2:	68ba      	ldr	r2, [r7, #8]
 80064a4:	0151      	lsls	r1, r2, #5
 80064a6:	68fa      	ldr	r2, [r7, #12]
 80064a8:	440a      	add	r2, r1
 80064aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80064ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064b6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3714      	adds	r7, #20
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr
	...

080064c8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b085      	sub	sp, #20
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	781b      	ldrb	r3, [r3, #0]
 80064da:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	785b      	ldrb	r3, [r3, #1]
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d161      	bne.n	80065a8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	015a      	lsls	r2, r3, #5
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	4413      	add	r3, r2
 80064ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80064f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80064fa:	d11f      	bne.n	800653c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	015a      	lsls	r2, r3, #5
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	4413      	add	r3, r2
 8006504:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	68ba      	ldr	r2, [r7, #8]
 800650c:	0151      	lsls	r1, r2, #5
 800650e:	68fa      	ldr	r2, [r7, #12]
 8006510:	440a      	add	r2, r1
 8006512:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006516:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800651a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	015a      	lsls	r2, r3, #5
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	4413      	add	r3, r2
 8006524:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	68ba      	ldr	r2, [r7, #8]
 800652c:	0151      	lsls	r1, r2, #5
 800652e:	68fa      	ldr	r2, [r7, #12]
 8006530:	440a      	add	r2, r1
 8006532:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006536:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800653a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006542:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	781b      	ldrb	r3, [r3, #0]
 8006548:	f003 030f 	and.w	r3, r3, #15
 800654c:	2101      	movs	r1, #1
 800654e:	fa01 f303 	lsl.w	r3, r1, r3
 8006552:	b29b      	uxth	r3, r3
 8006554:	43db      	mvns	r3, r3
 8006556:	68f9      	ldr	r1, [r7, #12]
 8006558:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800655c:	4013      	ands	r3, r2
 800655e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006566:	69da      	ldr	r2, [r3, #28]
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	f003 030f 	and.w	r3, r3, #15
 8006570:	2101      	movs	r1, #1
 8006572:	fa01 f303 	lsl.w	r3, r1, r3
 8006576:	b29b      	uxth	r3, r3
 8006578:	43db      	mvns	r3, r3
 800657a:	68f9      	ldr	r1, [r7, #12]
 800657c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006580:	4013      	ands	r3, r2
 8006582:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	015a      	lsls	r2, r3, #5
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	4413      	add	r3, r2
 800658c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	0159      	lsls	r1, r3, #5
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	440b      	add	r3, r1
 800659a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800659e:	4619      	mov	r1, r3
 80065a0:	4b35      	ldr	r3, [pc, #212]	@ (8006678 <USB_DeactivateEndpoint+0x1b0>)
 80065a2:	4013      	ands	r3, r2
 80065a4:	600b      	str	r3, [r1, #0]
 80065a6:	e060      	b.n	800666a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	015a      	lsls	r2, r3, #5
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	4413      	add	r3, r2
 80065b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80065ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065be:	d11f      	bne.n	8006600 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	015a      	lsls	r2, r3, #5
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	4413      	add	r3, r2
 80065c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68ba      	ldr	r2, [r7, #8]
 80065d0:	0151      	lsls	r1, r2, #5
 80065d2:	68fa      	ldr	r2, [r7, #12]
 80065d4:	440a      	add	r2, r1
 80065d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065da:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80065de:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	015a      	lsls	r2, r3, #5
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	4413      	add	r3, r2
 80065e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	68ba      	ldr	r2, [r7, #8]
 80065f0:	0151      	lsls	r1, r2, #5
 80065f2:	68fa      	ldr	r2, [r7, #12]
 80065f4:	440a      	add	r2, r1
 80065f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80065fe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006606:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	781b      	ldrb	r3, [r3, #0]
 800660c:	f003 030f 	and.w	r3, r3, #15
 8006610:	2101      	movs	r1, #1
 8006612:	fa01 f303 	lsl.w	r3, r1, r3
 8006616:	041b      	lsls	r3, r3, #16
 8006618:	43db      	mvns	r3, r3
 800661a:	68f9      	ldr	r1, [r7, #12]
 800661c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006620:	4013      	ands	r3, r2
 8006622:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800662a:	69da      	ldr	r2, [r3, #28]
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	781b      	ldrb	r3, [r3, #0]
 8006630:	f003 030f 	and.w	r3, r3, #15
 8006634:	2101      	movs	r1, #1
 8006636:	fa01 f303 	lsl.w	r3, r1, r3
 800663a:	041b      	lsls	r3, r3, #16
 800663c:	43db      	mvns	r3, r3
 800663e:	68f9      	ldr	r1, [r7, #12]
 8006640:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006644:	4013      	ands	r3, r2
 8006646:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	015a      	lsls	r2, r3, #5
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	4413      	add	r3, r2
 8006650:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	0159      	lsls	r1, r3, #5
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	440b      	add	r3, r1
 800665e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006662:	4619      	mov	r1, r3
 8006664:	4b05      	ldr	r3, [pc, #20]	@ (800667c <USB_DeactivateEndpoint+0x1b4>)
 8006666:	4013      	ands	r3, r2
 8006668:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800666a:	2300      	movs	r3, #0
}
 800666c:	4618      	mov	r0, r3
 800666e:	3714      	adds	r7, #20
 8006670:	46bd      	mov	sp, r7
 8006672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006676:	4770      	bx	lr
 8006678:	ec337800 	.word	0xec337800
 800667c:	eff37800 	.word	0xeff37800

08006680 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b08a      	sub	sp, #40	@ 0x28
 8006684:	af02      	add	r7, sp, #8
 8006686:	60f8      	str	r0, [r7, #12]
 8006688:	60b9      	str	r1, [r7, #8]
 800668a:	4613      	mov	r3, r2
 800668c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	781b      	ldrb	r3, [r3, #0]
 8006696:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	785b      	ldrb	r3, [r3, #1]
 800669c:	2b01      	cmp	r3, #1
 800669e:	f040 817f 	bne.w	80069a0 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d132      	bne.n	8006710 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80066aa:	69bb      	ldr	r3, [r7, #24]
 80066ac:	015a      	lsls	r2, r3, #5
 80066ae:	69fb      	ldr	r3, [r7, #28]
 80066b0:	4413      	add	r3, r2
 80066b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066b6:	691b      	ldr	r3, [r3, #16]
 80066b8:	69ba      	ldr	r2, [r7, #24]
 80066ba:	0151      	lsls	r1, r2, #5
 80066bc:	69fa      	ldr	r2, [r7, #28]
 80066be:	440a      	add	r2, r1
 80066c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066c4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80066c8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80066cc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80066ce:	69bb      	ldr	r3, [r7, #24]
 80066d0:	015a      	lsls	r2, r3, #5
 80066d2:	69fb      	ldr	r3, [r7, #28]
 80066d4:	4413      	add	r3, r2
 80066d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066da:	691b      	ldr	r3, [r3, #16]
 80066dc:	69ba      	ldr	r2, [r7, #24]
 80066de:	0151      	lsls	r1, r2, #5
 80066e0:	69fa      	ldr	r2, [r7, #28]
 80066e2:	440a      	add	r2, r1
 80066e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066e8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80066ec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80066ee:	69bb      	ldr	r3, [r7, #24]
 80066f0:	015a      	lsls	r2, r3, #5
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	4413      	add	r3, r2
 80066f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066fa:	691b      	ldr	r3, [r3, #16]
 80066fc:	69ba      	ldr	r2, [r7, #24]
 80066fe:	0151      	lsls	r1, r2, #5
 8006700:	69fa      	ldr	r2, [r7, #28]
 8006702:	440a      	add	r2, r1
 8006704:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006708:	0cdb      	lsrs	r3, r3, #19
 800670a:	04db      	lsls	r3, r3, #19
 800670c:	6113      	str	r3, [r2, #16]
 800670e:	e097      	b.n	8006840 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006710:	69bb      	ldr	r3, [r7, #24]
 8006712:	015a      	lsls	r2, r3, #5
 8006714:	69fb      	ldr	r3, [r7, #28]
 8006716:	4413      	add	r3, r2
 8006718:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800671c:	691b      	ldr	r3, [r3, #16]
 800671e:	69ba      	ldr	r2, [r7, #24]
 8006720:	0151      	lsls	r1, r2, #5
 8006722:	69fa      	ldr	r2, [r7, #28]
 8006724:	440a      	add	r2, r1
 8006726:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800672a:	0cdb      	lsrs	r3, r3, #19
 800672c:	04db      	lsls	r3, r3, #19
 800672e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006730:	69bb      	ldr	r3, [r7, #24]
 8006732:	015a      	lsls	r2, r3, #5
 8006734:	69fb      	ldr	r3, [r7, #28]
 8006736:	4413      	add	r3, r2
 8006738:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800673c:	691b      	ldr	r3, [r3, #16]
 800673e:	69ba      	ldr	r2, [r7, #24]
 8006740:	0151      	lsls	r1, r2, #5
 8006742:	69fa      	ldr	r2, [r7, #28]
 8006744:	440a      	add	r2, r1
 8006746:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800674a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800674e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006752:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006754:	69bb      	ldr	r3, [r7, #24]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d11a      	bne.n	8006790 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	691a      	ldr	r2, [r3, #16]
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	429a      	cmp	r2, r3
 8006764:	d903      	bls.n	800676e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	689a      	ldr	r2, [r3, #8]
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800676e:	69bb      	ldr	r3, [r7, #24]
 8006770:	015a      	lsls	r2, r3, #5
 8006772:	69fb      	ldr	r3, [r7, #28]
 8006774:	4413      	add	r3, r2
 8006776:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800677a:	691b      	ldr	r3, [r3, #16]
 800677c:	69ba      	ldr	r2, [r7, #24]
 800677e:	0151      	lsls	r1, r2, #5
 8006780:	69fa      	ldr	r2, [r7, #28]
 8006782:	440a      	add	r2, r1
 8006784:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006788:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800678c:	6113      	str	r3, [r2, #16]
 800678e:	e044      	b.n	800681a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	691a      	ldr	r2, [r3, #16]
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	4413      	add	r3, r2
 800679a:	1e5a      	subs	r2, r3, #1
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	689b      	ldr	r3, [r3, #8]
 80067a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80067a4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 80067a6:	69bb      	ldr	r3, [r7, #24]
 80067a8:	015a      	lsls	r2, r3, #5
 80067aa:	69fb      	ldr	r3, [r7, #28]
 80067ac:	4413      	add	r3, r2
 80067ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067b2:	691a      	ldr	r2, [r3, #16]
 80067b4:	8afb      	ldrh	r3, [r7, #22]
 80067b6:	04d9      	lsls	r1, r3, #19
 80067b8:	4ba4      	ldr	r3, [pc, #656]	@ (8006a4c <USB_EPStartXfer+0x3cc>)
 80067ba:	400b      	ands	r3, r1
 80067bc:	69b9      	ldr	r1, [r7, #24]
 80067be:	0148      	lsls	r0, r1, #5
 80067c0:	69f9      	ldr	r1, [r7, #28]
 80067c2:	4401      	add	r1, r0
 80067c4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80067c8:	4313      	orrs	r3, r2
 80067ca:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	791b      	ldrb	r3, [r3, #4]
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	d122      	bne.n	800681a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80067d4:	69bb      	ldr	r3, [r7, #24]
 80067d6:	015a      	lsls	r2, r3, #5
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	4413      	add	r3, r2
 80067dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067e0:	691b      	ldr	r3, [r3, #16]
 80067e2:	69ba      	ldr	r2, [r7, #24]
 80067e4:	0151      	lsls	r1, r2, #5
 80067e6:	69fa      	ldr	r2, [r7, #28]
 80067e8:	440a      	add	r2, r1
 80067ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067ee:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80067f2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 80067f4:	69bb      	ldr	r3, [r7, #24]
 80067f6:	015a      	lsls	r2, r3, #5
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	4413      	add	r3, r2
 80067fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006800:	691a      	ldr	r2, [r3, #16]
 8006802:	8afb      	ldrh	r3, [r7, #22]
 8006804:	075b      	lsls	r3, r3, #29
 8006806:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800680a:	69b9      	ldr	r1, [r7, #24]
 800680c:	0148      	lsls	r0, r1, #5
 800680e:	69f9      	ldr	r1, [r7, #28]
 8006810:	4401      	add	r1, r0
 8006812:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006816:	4313      	orrs	r3, r2
 8006818:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800681a:	69bb      	ldr	r3, [r7, #24]
 800681c:	015a      	lsls	r2, r3, #5
 800681e:	69fb      	ldr	r3, [r7, #28]
 8006820:	4413      	add	r3, r2
 8006822:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006826:	691a      	ldr	r2, [r3, #16]
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	691b      	ldr	r3, [r3, #16]
 800682c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006830:	69b9      	ldr	r1, [r7, #24]
 8006832:	0148      	lsls	r0, r1, #5
 8006834:	69f9      	ldr	r1, [r7, #28]
 8006836:	4401      	add	r1, r0
 8006838:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800683c:	4313      	orrs	r3, r2
 800683e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006840:	79fb      	ldrb	r3, [r7, #7]
 8006842:	2b01      	cmp	r3, #1
 8006844:	d14b      	bne.n	80068de <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	69db      	ldr	r3, [r3, #28]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d009      	beq.n	8006862 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800684e:	69bb      	ldr	r3, [r7, #24]
 8006850:	015a      	lsls	r2, r3, #5
 8006852:	69fb      	ldr	r3, [r7, #28]
 8006854:	4413      	add	r3, r2
 8006856:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800685a:	461a      	mov	r2, r3
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	69db      	ldr	r3, [r3, #28]
 8006860:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	791b      	ldrb	r3, [r3, #4]
 8006866:	2b01      	cmp	r3, #1
 8006868:	d128      	bne.n	80068bc <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800686a:	69fb      	ldr	r3, [r7, #28]
 800686c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006876:	2b00      	cmp	r3, #0
 8006878:	d110      	bne.n	800689c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800687a:	69bb      	ldr	r3, [r7, #24]
 800687c:	015a      	lsls	r2, r3, #5
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	4413      	add	r3, r2
 8006882:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	69ba      	ldr	r2, [r7, #24]
 800688a:	0151      	lsls	r1, r2, #5
 800688c:	69fa      	ldr	r2, [r7, #28]
 800688e:	440a      	add	r2, r1
 8006890:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006894:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006898:	6013      	str	r3, [r2, #0]
 800689a:	e00f      	b.n	80068bc <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800689c:	69bb      	ldr	r3, [r7, #24]
 800689e:	015a      	lsls	r2, r3, #5
 80068a0:	69fb      	ldr	r3, [r7, #28]
 80068a2:	4413      	add	r3, r2
 80068a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	69ba      	ldr	r2, [r7, #24]
 80068ac:	0151      	lsls	r1, r2, #5
 80068ae:	69fa      	ldr	r2, [r7, #28]
 80068b0:	440a      	add	r2, r1
 80068b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068ba:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	015a      	lsls	r2, r3, #5
 80068c0:	69fb      	ldr	r3, [r7, #28]
 80068c2:	4413      	add	r3, r2
 80068c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	69ba      	ldr	r2, [r7, #24]
 80068cc:	0151      	lsls	r1, r2, #5
 80068ce:	69fa      	ldr	r2, [r7, #28]
 80068d0:	440a      	add	r2, r1
 80068d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068d6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80068da:	6013      	str	r3, [r2, #0]
 80068dc:	e166      	b.n	8006bac <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80068de:	69bb      	ldr	r3, [r7, #24]
 80068e0:	015a      	lsls	r2, r3, #5
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	4413      	add	r3, r2
 80068e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	69ba      	ldr	r2, [r7, #24]
 80068ee:	0151      	lsls	r1, r2, #5
 80068f0:	69fa      	ldr	r2, [r7, #28]
 80068f2:	440a      	add	r2, r1
 80068f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068f8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80068fc:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	791b      	ldrb	r3, [r3, #4]
 8006902:	2b01      	cmp	r3, #1
 8006904:	d015      	beq.n	8006932 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	691b      	ldr	r3, [r3, #16]
 800690a:	2b00      	cmp	r3, #0
 800690c:	f000 814e 	beq.w	8006bac <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006910:	69fb      	ldr	r3, [r7, #28]
 8006912:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006916:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	781b      	ldrb	r3, [r3, #0]
 800691c:	f003 030f 	and.w	r3, r3, #15
 8006920:	2101      	movs	r1, #1
 8006922:	fa01 f303 	lsl.w	r3, r1, r3
 8006926:	69f9      	ldr	r1, [r7, #28]
 8006928:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800692c:	4313      	orrs	r3, r2
 800692e:	634b      	str	r3, [r1, #52]	@ 0x34
 8006930:	e13c      	b.n	8006bac <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006938:	689b      	ldr	r3, [r3, #8]
 800693a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800693e:	2b00      	cmp	r3, #0
 8006940:	d110      	bne.n	8006964 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006942:	69bb      	ldr	r3, [r7, #24]
 8006944:	015a      	lsls	r2, r3, #5
 8006946:	69fb      	ldr	r3, [r7, #28]
 8006948:	4413      	add	r3, r2
 800694a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	69ba      	ldr	r2, [r7, #24]
 8006952:	0151      	lsls	r1, r2, #5
 8006954:	69fa      	ldr	r2, [r7, #28]
 8006956:	440a      	add	r2, r1
 8006958:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800695c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006960:	6013      	str	r3, [r2, #0]
 8006962:	e00f      	b.n	8006984 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006964:	69bb      	ldr	r3, [r7, #24]
 8006966:	015a      	lsls	r2, r3, #5
 8006968:	69fb      	ldr	r3, [r7, #28]
 800696a:	4413      	add	r3, r2
 800696c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	69ba      	ldr	r2, [r7, #24]
 8006974:	0151      	lsls	r1, r2, #5
 8006976:	69fa      	ldr	r2, [r7, #28]
 8006978:	440a      	add	r2, r1
 800697a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800697e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006982:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	68d9      	ldr	r1, [r3, #12]
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	781a      	ldrb	r2, [r3, #0]
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	691b      	ldr	r3, [r3, #16]
 8006990:	b298      	uxth	r0, r3
 8006992:	79fb      	ldrb	r3, [r7, #7]
 8006994:	9300      	str	r3, [sp, #0]
 8006996:	4603      	mov	r3, r0
 8006998:	68f8      	ldr	r0, [r7, #12]
 800699a:	f000 f9b9 	bl	8006d10 <USB_WritePacket>
 800699e:	e105      	b.n	8006bac <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80069a0:	69bb      	ldr	r3, [r7, #24]
 80069a2:	015a      	lsls	r2, r3, #5
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	4413      	add	r3, r2
 80069a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069ac:	691b      	ldr	r3, [r3, #16]
 80069ae:	69ba      	ldr	r2, [r7, #24]
 80069b0:	0151      	lsls	r1, r2, #5
 80069b2:	69fa      	ldr	r2, [r7, #28]
 80069b4:	440a      	add	r2, r1
 80069b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069ba:	0cdb      	lsrs	r3, r3, #19
 80069bc:	04db      	lsls	r3, r3, #19
 80069be:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80069c0:	69bb      	ldr	r3, [r7, #24]
 80069c2:	015a      	lsls	r2, r3, #5
 80069c4:	69fb      	ldr	r3, [r7, #28]
 80069c6:	4413      	add	r3, r2
 80069c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069cc:	691b      	ldr	r3, [r3, #16]
 80069ce:	69ba      	ldr	r2, [r7, #24]
 80069d0:	0151      	lsls	r1, r2, #5
 80069d2:	69fa      	ldr	r2, [r7, #28]
 80069d4:	440a      	add	r2, r1
 80069d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069da:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80069de:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80069e2:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80069e4:	69bb      	ldr	r3, [r7, #24]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d132      	bne.n	8006a50 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	691b      	ldr	r3, [r3, #16]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d003      	beq.n	80069fa <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	689a      	ldr	r2, [r3, #8]
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	689a      	ldr	r2, [r3, #8]
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006a02:	69bb      	ldr	r3, [r7, #24]
 8006a04:	015a      	lsls	r2, r3, #5
 8006a06:	69fb      	ldr	r3, [r7, #28]
 8006a08:	4413      	add	r3, r2
 8006a0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a0e:	691a      	ldr	r2, [r3, #16]
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	6a1b      	ldr	r3, [r3, #32]
 8006a14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a18:	69b9      	ldr	r1, [r7, #24]
 8006a1a:	0148      	lsls	r0, r1, #5
 8006a1c:	69f9      	ldr	r1, [r7, #28]
 8006a1e:	4401      	add	r1, r0
 8006a20:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006a24:	4313      	orrs	r3, r2
 8006a26:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	015a      	lsls	r2, r3, #5
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	4413      	add	r3, r2
 8006a30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a34:	691b      	ldr	r3, [r3, #16]
 8006a36:	69ba      	ldr	r2, [r7, #24]
 8006a38:	0151      	lsls	r1, r2, #5
 8006a3a:	69fa      	ldr	r2, [r7, #28]
 8006a3c:	440a      	add	r2, r1
 8006a3e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a42:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006a46:	6113      	str	r3, [r2, #16]
 8006a48:	e062      	b.n	8006b10 <USB_EPStartXfer+0x490>
 8006a4a:	bf00      	nop
 8006a4c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	691b      	ldr	r3, [r3, #16]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d123      	bne.n	8006aa0 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006a58:	69bb      	ldr	r3, [r7, #24]
 8006a5a:	015a      	lsls	r2, r3, #5
 8006a5c:	69fb      	ldr	r3, [r7, #28]
 8006a5e:	4413      	add	r3, r2
 8006a60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a64:	691a      	ldr	r2, [r3, #16]
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a6e:	69b9      	ldr	r1, [r7, #24]
 8006a70:	0148      	lsls	r0, r1, #5
 8006a72:	69f9      	ldr	r1, [r7, #28]
 8006a74:	4401      	add	r1, r0
 8006a76:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006a7e:	69bb      	ldr	r3, [r7, #24]
 8006a80:	015a      	lsls	r2, r3, #5
 8006a82:	69fb      	ldr	r3, [r7, #28]
 8006a84:	4413      	add	r3, r2
 8006a86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a8a:	691b      	ldr	r3, [r3, #16]
 8006a8c:	69ba      	ldr	r2, [r7, #24]
 8006a8e:	0151      	lsls	r1, r2, #5
 8006a90:	69fa      	ldr	r2, [r7, #28]
 8006a92:	440a      	add	r2, r1
 8006a94:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a98:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006a9c:	6113      	str	r3, [r2, #16]
 8006a9e:	e037      	b.n	8006b10 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	691a      	ldr	r2, [r3, #16]
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	4413      	add	r3, r2
 8006aaa:	1e5a      	subs	r2, r3, #1
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ab4:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	8afa      	ldrh	r2, [r7, #22]
 8006abc:	fb03 f202 	mul.w	r2, r3, r2
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006ac4:	69bb      	ldr	r3, [r7, #24]
 8006ac6:	015a      	lsls	r2, r3, #5
 8006ac8:	69fb      	ldr	r3, [r7, #28]
 8006aca:	4413      	add	r3, r2
 8006acc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ad0:	691a      	ldr	r2, [r3, #16]
 8006ad2:	8afb      	ldrh	r3, [r7, #22]
 8006ad4:	04d9      	lsls	r1, r3, #19
 8006ad6:	4b38      	ldr	r3, [pc, #224]	@ (8006bb8 <USB_EPStartXfer+0x538>)
 8006ad8:	400b      	ands	r3, r1
 8006ada:	69b9      	ldr	r1, [r7, #24]
 8006adc:	0148      	lsls	r0, r1, #5
 8006ade:	69f9      	ldr	r1, [r7, #28]
 8006ae0:	4401      	add	r1, r0
 8006ae2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006aea:	69bb      	ldr	r3, [r7, #24]
 8006aec:	015a      	lsls	r2, r3, #5
 8006aee:	69fb      	ldr	r3, [r7, #28]
 8006af0:	4413      	add	r3, r2
 8006af2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006af6:	691a      	ldr	r2, [r3, #16]
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	6a1b      	ldr	r3, [r3, #32]
 8006afc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b00:	69b9      	ldr	r1, [r7, #24]
 8006b02:	0148      	lsls	r0, r1, #5
 8006b04:	69f9      	ldr	r1, [r7, #28]
 8006b06:	4401      	add	r1, r0
 8006b08:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006b10:	79fb      	ldrb	r3, [r7, #7]
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	d10d      	bne.n	8006b32 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	68db      	ldr	r3, [r3, #12]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d009      	beq.n	8006b32 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	68d9      	ldr	r1, [r3, #12]
 8006b22:	69bb      	ldr	r3, [r7, #24]
 8006b24:	015a      	lsls	r2, r3, #5
 8006b26:	69fb      	ldr	r3, [r7, #28]
 8006b28:	4413      	add	r3, r2
 8006b2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b2e:	460a      	mov	r2, r1
 8006b30:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	791b      	ldrb	r3, [r3, #4]
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d128      	bne.n	8006b8c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006b3a:	69fb      	ldr	r3, [r7, #28]
 8006b3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d110      	bne.n	8006b6c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006b4a:	69bb      	ldr	r3, [r7, #24]
 8006b4c:	015a      	lsls	r2, r3, #5
 8006b4e:	69fb      	ldr	r3, [r7, #28]
 8006b50:	4413      	add	r3, r2
 8006b52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	69ba      	ldr	r2, [r7, #24]
 8006b5a:	0151      	lsls	r1, r2, #5
 8006b5c:	69fa      	ldr	r2, [r7, #28]
 8006b5e:	440a      	add	r2, r1
 8006b60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b64:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006b68:	6013      	str	r3, [r2, #0]
 8006b6a:	e00f      	b.n	8006b8c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006b6c:	69bb      	ldr	r3, [r7, #24]
 8006b6e:	015a      	lsls	r2, r3, #5
 8006b70:	69fb      	ldr	r3, [r7, #28]
 8006b72:	4413      	add	r3, r2
 8006b74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	69ba      	ldr	r2, [r7, #24]
 8006b7c:	0151      	lsls	r1, r2, #5
 8006b7e:	69fa      	ldr	r2, [r7, #28]
 8006b80:	440a      	add	r2, r1
 8006b82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b8a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006b8c:	69bb      	ldr	r3, [r7, #24]
 8006b8e:	015a      	lsls	r2, r3, #5
 8006b90:	69fb      	ldr	r3, [r7, #28]
 8006b92:	4413      	add	r3, r2
 8006b94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	69ba      	ldr	r2, [r7, #24]
 8006b9c:	0151      	lsls	r1, r2, #5
 8006b9e:	69fa      	ldr	r2, [r7, #28]
 8006ba0:	440a      	add	r2, r1
 8006ba2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ba6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006baa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006bac:	2300      	movs	r3, #0
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3720      	adds	r7, #32
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}
 8006bb6:	bf00      	nop
 8006bb8:	1ff80000 	.word	0x1ff80000

08006bbc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b087      	sub	sp, #28
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
 8006bc4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	785b      	ldrb	r3, [r3, #1]
 8006bd6:	2b01      	cmp	r3, #1
 8006bd8:	d14a      	bne.n	8006c70 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	781b      	ldrb	r3, [r3, #0]
 8006bde:	015a      	lsls	r2, r3, #5
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	4413      	add	r3, r2
 8006be4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006bee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006bf2:	f040 8086 	bne.w	8006d02 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	781b      	ldrb	r3, [r3, #0]
 8006bfa:	015a      	lsls	r2, r3, #5
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	4413      	add	r3, r2
 8006c00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	683a      	ldr	r2, [r7, #0]
 8006c08:	7812      	ldrb	r2, [r2, #0]
 8006c0a:	0151      	lsls	r1, r2, #5
 8006c0c:	693a      	ldr	r2, [r7, #16]
 8006c0e:	440a      	add	r2, r1
 8006c10:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c14:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006c18:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	781b      	ldrb	r3, [r3, #0]
 8006c1e:	015a      	lsls	r2, r3, #5
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	4413      	add	r3, r2
 8006c24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	683a      	ldr	r2, [r7, #0]
 8006c2c:	7812      	ldrb	r2, [r2, #0]
 8006c2e:	0151      	lsls	r1, r2, #5
 8006c30:	693a      	ldr	r2, [r7, #16]
 8006c32:	440a      	add	r2, r1
 8006c34:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c38:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006c3c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	3301      	adds	r3, #1
 8006c42:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d902      	bls.n	8006c54 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	75fb      	strb	r3, [r7, #23]
          break;
 8006c52:	e056      	b.n	8006d02 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	781b      	ldrb	r3, [r3, #0]
 8006c58:	015a      	lsls	r2, r3, #5
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	4413      	add	r3, r2
 8006c5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006c68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c6c:	d0e7      	beq.n	8006c3e <USB_EPStopXfer+0x82>
 8006c6e:	e048      	b.n	8006d02 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	015a      	lsls	r2, r3, #5
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	4413      	add	r3, r2
 8006c7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006c84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c88:	d13b      	bne.n	8006d02 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	781b      	ldrb	r3, [r3, #0]
 8006c8e:	015a      	lsls	r2, r3, #5
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	4413      	add	r3, r2
 8006c94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	683a      	ldr	r2, [r7, #0]
 8006c9c:	7812      	ldrb	r2, [r2, #0]
 8006c9e:	0151      	lsls	r1, r2, #5
 8006ca0:	693a      	ldr	r2, [r7, #16]
 8006ca2:	440a      	add	r2, r1
 8006ca4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ca8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006cac:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	781b      	ldrb	r3, [r3, #0]
 8006cb2:	015a      	lsls	r2, r3, #5
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	4413      	add	r3, r2
 8006cb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	683a      	ldr	r2, [r7, #0]
 8006cc0:	7812      	ldrb	r2, [r2, #0]
 8006cc2:	0151      	lsls	r1, r2, #5
 8006cc4:	693a      	ldr	r2, [r7, #16]
 8006cc6:	440a      	add	r2, r1
 8006cc8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ccc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006cd0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d902      	bls.n	8006ce8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	75fb      	strb	r3, [r7, #23]
          break;
 8006ce6:	e00c      	b.n	8006d02 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	015a      	lsls	r2, r3, #5
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	4413      	add	r3, r2
 8006cf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006cfc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d00:	d0e7      	beq.n	8006cd2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006d02:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	371c      	adds	r7, #28
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr

08006d10 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b089      	sub	sp, #36	@ 0x24
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	60f8      	str	r0, [r7, #12]
 8006d18:	60b9      	str	r1, [r7, #8]
 8006d1a:	4611      	mov	r1, r2
 8006d1c:	461a      	mov	r2, r3
 8006d1e:	460b      	mov	r3, r1
 8006d20:	71fb      	strb	r3, [r7, #7]
 8006d22:	4613      	mov	r3, r2
 8006d24:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006d2e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d123      	bne.n	8006d7e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006d36:	88bb      	ldrh	r3, [r7, #4]
 8006d38:	3303      	adds	r3, #3
 8006d3a:	089b      	lsrs	r3, r3, #2
 8006d3c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006d3e:	2300      	movs	r3, #0
 8006d40:	61bb      	str	r3, [r7, #24]
 8006d42:	e018      	b.n	8006d76 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006d44:	79fb      	ldrb	r3, [r7, #7]
 8006d46:	031a      	lsls	r2, r3, #12
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	4413      	add	r3, r2
 8006d4c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d50:	461a      	mov	r2, r3
 8006d52:	69fb      	ldr	r3, [r7, #28]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006d58:	69fb      	ldr	r3, [r7, #28]
 8006d5a:	3301      	adds	r3, #1
 8006d5c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006d5e:	69fb      	ldr	r3, [r7, #28]
 8006d60:	3301      	adds	r3, #1
 8006d62:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006d64:	69fb      	ldr	r3, [r7, #28]
 8006d66:	3301      	adds	r3, #1
 8006d68:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006d6a:	69fb      	ldr	r3, [r7, #28]
 8006d6c:	3301      	adds	r3, #1
 8006d6e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006d70:	69bb      	ldr	r3, [r7, #24]
 8006d72:	3301      	adds	r3, #1
 8006d74:	61bb      	str	r3, [r7, #24]
 8006d76:	69ba      	ldr	r2, [r7, #24]
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	429a      	cmp	r2, r3
 8006d7c:	d3e2      	bcc.n	8006d44 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006d7e:	2300      	movs	r3, #0
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3724      	adds	r7, #36	@ 0x24
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr

08006d8c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b08b      	sub	sp, #44	@ 0x2c
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	60f8      	str	r0, [r7, #12]
 8006d94:	60b9      	str	r1, [r7, #8]
 8006d96:	4613      	mov	r3, r2
 8006d98:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006da2:	88fb      	ldrh	r3, [r7, #6]
 8006da4:	089b      	lsrs	r3, r3, #2
 8006da6:	b29b      	uxth	r3, r3
 8006da8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006daa:	88fb      	ldrh	r3, [r7, #6]
 8006dac:	f003 0303 	and.w	r3, r3, #3
 8006db0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006db2:	2300      	movs	r3, #0
 8006db4:	623b      	str	r3, [r7, #32]
 8006db6:	e014      	b.n	8006de2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006db8:	69bb      	ldr	r3, [r7, #24]
 8006dba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc2:	601a      	str	r2, [r3, #0]
    pDest++;
 8006dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dcc:	3301      	adds	r3, #1
 8006dce:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd8:	3301      	adds	r3, #1
 8006dda:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006ddc:	6a3b      	ldr	r3, [r7, #32]
 8006dde:	3301      	adds	r3, #1
 8006de0:	623b      	str	r3, [r7, #32]
 8006de2:	6a3a      	ldr	r2, [r7, #32]
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d3e6      	bcc.n	8006db8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006dea:	8bfb      	ldrh	r3, [r7, #30]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d01e      	beq.n	8006e2e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006df0:	2300      	movs	r3, #0
 8006df2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006df4:	69bb      	ldr	r3, [r7, #24]
 8006df6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	f107 0310 	add.w	r3, r7, #16
 8006e00:	6812      	ldr	r2, [r2, #0]
 8006e02:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006e04:	693a      	ldr	r2, [r7, #16]
 8006e06:	6a3b      	ldr	r3, [r7, #32]
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	00db      	lsls	r3, r3, #3
 8006e0c:	fa22 f303 	lsr.w	r3, r2, r3
 8006e10:	b2da      	uxtb	r2, r3
 8006e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e14:	701a      	strb	r2, [r3, #0]
      i++;
 8006e16:	6a3b      	ldr	r3, [r7, #32]
 8006e18:	3301      	adds	r3, #1
 8006e1a:	623b      	str	r3, [r7, #32]
      pDest++;
 8006e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1e:	3301      	adds	r3, #1
 8006e20:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006e22:	8bfb      	ldrh	r3, [r7, #30]
 8006e24:	3b01      	subs	r3, #1
 8006e26:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006e28:	8bfb      	ldrh	r3, [r7, #30]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d1ea      	bne.n	8006e04 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	372c      	adds	r7, #44	@ 0x2c
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr

08006e3c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b085      	sub	sp, #20
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	781b      	ldrb	r3, [r3, #0]
 8006e4e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	785b      	ldrb	r3, [r3, #1]
 8006e54:	2b01      	cmp	r3, #1
 8006e56:	d12c      	bne.n	8006eb2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	015a      	lsls	r2, r3, #5
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	4413      	add	r3, r2
 8006e60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	db12      	blt.n	8006e90 <USB_EPSetStall+0x54>
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d00f      	beq.n	8006e90 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	015a      	lsls	r2, r3, #5
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	4413      	add	r3, r2
 8006e78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	68ba      	ldr	r2, [r7, #8]
 8006e80:	0151      	lsls	r1, r2, #5
 8006e82:	68fa      	ldr	r2, [r7, #12]
 8006e84:	440a      	add	r2, r1
 8006e86:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e8a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006e8e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	015a      	lsls	r2, r3, #5
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	4413      	add	r3, r2
 8006e98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	68ba      	ldr	r2, [r7, #8]
 8006ea0:	0151      	lsls	r1, r2, #5
 8006ea2:	68fa      	ldr	r2, [r7, #12]
 8006ea4:	440a      	add	r2, r1
 8006ea6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006eaa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006eae:	6013      	str	r3, [r2, #0]
 8006eb0:	e02b      	b.n	8006f0a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	015a      	lsls	r2, r3, #5
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	4413      	add	r3, r2
 8006eba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	db12      	blt.n	8006eea <USB_EPSetStall+0xae>
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d00f      	beq.n	8006eea <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	015a      	lsls	r2, r3, #5
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	4413      	add	r3, r2
 8006ed2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	68ba      	ldr	r2, [r7, #8]
 8006eda:	0151      	lsls	r1, r2, #5
 8006edc:	68fa      	ldr	r2, [r7, #12]
 8006ede:	440a      	add	r2, r1
 8006ee0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ee4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006ee8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	015a      	lsls	r2, r3, #5
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	4413      	add	r3, r2
 8006ef2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	68ba      	ldr	r2, [r7, #8]
 8006efa:	0151      	lsls	r1, r2, #5
 8006efc:	68fa      	ldr	r2, [r7, #12]
 8006efe:	440a      	add	r2, r1
 8006f00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f04:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006f08:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006f0a:	2300      	movs	r3, #0
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3714      	adds	r7, #20
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b085      	sub	sp, #20
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	781b      	ldrb	r3, [r3, #0]
 8006f2a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	785b      	ldrb	r3, [r3, #1]
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d128      	bne.n	8006f86 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	015a      	lsls	r2, r3, #5
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	4413      	add	r3, r2
 8006f3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	68ba      	ldr	r2, [r7, #8]
 8006f44:	0151      	lsls	r1, r2, #5
 8006f46:	68fa      	ldr	r2, [r7, #12]
 8006f48:	440a      	add	r2, r1
 8006f4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f4e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006f52:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	791b      	ldrb	r3, [r3, #4]
 8006f58:	2b03      	cmp	r3, #3
 8006f5a:	d003      	beq.n	8006f64 <USB_EPClearStall+0x4c>
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	791b      	ldrb	r3, [r3, #4]
 8006f60:	2b02      	cmp	r3, #2
 8006f62:	d138      	bne.n	8006fd6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	015a      	lsls	r2, r3, #5
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	4413      	add	r3, r2
 8006f6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	68ba      	ldr	r2, [r7, #8]
 8006f74:	0151      	lsls	r1, r2, #5
 8006f76:	68fa      	ldr	r2, [r7, #12]
 8006f78:	440a      	add	r2, r1
 8006f7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f82:	6013      	str	r3, [r2, #0]
 8006f84:	e027      	b.n	8006fd6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	015a      	lsls	r2, r3, #5
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	4413      	add	r3, r2
 8006f8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	68ba      	ldr	r2, [r7, #8]
 8006f96:	0151      	lsls	r1, r2, #5
 8006f98:	68fa      	ldr	r2, [r7, #12]
 8006f9a:	440a      	add	r2, r1
 8006f9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fa0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006fa4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	791b      	ldrb	r3, [r3, #4]
 8006faa:	2b03      	cmp	r3, #3
 8006fac:	d003      	beq.n	8006fb6 <USB_EPClearStall+0x9e>
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	791b      	ldrb	r3, [r3, #4]
 8006fb2:	2b02      	cmp	r3, #2
 8006fb4:	d10f      	bne.n	8006fd6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	015a      	lsls	r2, r3, #5
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	4413      	add	r3, r2
 8006fbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	68ba      	ldr	r2, [r7, #8]
 8006fc6:	0151      	lsls	r1, r2, #5
 8006fc8:	68fa      	ldr	r2, [r7, #12]
 8006fca:	440a      	add	r2, r1
 8006fcc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fd4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006fd6:	2300      	movs	r3, #0
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3714      	adds	r7, #20
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe2:	4770      	bx	lr

08006fe4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b085      	sub	sp, #20
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
 8006fec:	460b      	mov	r3, r1
 8006fee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	68fa      	ldr	r2, [r7, #12]
 8006ffe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007002:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007006:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800700e:	681a      	ldr	r2, [r3, #0]
 8007010:	78fb      	ldrb	r3, [r7, #3]
 8007012:	011b      	lsls	r3, r3, #4
 8007014:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007018:	68f9      	ldr	r1, [r7, #12]
 800701a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800701e:	4313      	orrs	r3, r2
 8007020:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007022:	2300      	movs	r3, #0
}
 8007024:	4618      	mov	r0, r3
 8007026:	3714      	adds	r7, #20
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr

08007030 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007030:	b480      	push	{r7}
 8007032:	b085      	sub	sp, #20
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	68fa      	ldr	r2, [r7, #12]
 8007046:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800704a:	f023 0303 	bic.w	r3, r3, #3
 800704e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	68fa      	ldr	r2, [r7, #12]
 800705a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800705e:	f023 0302 	bic.w	r3, r3, #2
 8007062:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007064:	2300      	movs	r3, #0
}
 8007066:	4618      	mov	r0, r3
 8007068:	3714      	adds	r7, #20
 800706a:	46bd      	mov	sp, r7
 800706c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007070:	4770      	bx	lr

08007072 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007072:	b480      	push	{r7}
 8007074:	b085      	sub	sp, #20
 8007076:	af00      	add	r7, sp, #0
 8007078:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	68fa      	ldr	r2, [r7, #12]
 8007088:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800708c:	f023 0303 	bic.w	r3, r3, #3
 8007090:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	68fa      	ldr	r2, [r7, #12]
 800709c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80070a0:	f043 0302 	orr.w	r3, r3, #2
 80070a4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80070a6:	2300      	movs	r3, #0
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3714      	adds	r7, #20
 80070ac:	46bd      	mov	sp, r7
 80070ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b2:	4770      	bx	lr

080070b4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b085      	sub	sp, #20
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	695b      	ldr	r3, [r3, #20]
 80070c0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	699b      	ldr	r3, [r3, #24]
 80070c6:	68fa      	ldr	r2, [r7, #12]
 80070c8:	4013      	ands	r3, r2
 80070ca:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80070cc:	68fb      	ldr	r3, [r7, #12]
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3714      	adds	r7, #20
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr

080070da <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80070da:	b480      	push	{r7}
 80070dc:	b085      	sub	sp, #20
 80070de:	af00      	add	r7, sp, #0
 80070e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070ec:	699b      	ldr	r3, [r3, #24]
 80070ee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070f6:	69db      	ldr	r3, [r3, #28]
 80070f8:	68ba      	ldr	r2, [r7, #8]
 80070fa:	4013      	ands	r3, r2
 80070fc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	0c1b      	lsrs	r3, r3, #16
}
 8007102:	4618      	mov	r0, r3
 8007104:	3714      	adds	r7, #20
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr

0800710e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800710e:	b480      	push	{r7}
 8007110:	b085      	sub	sp, #20
 8007112:	af00      	add	r7, sp, #0
 8007114:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007120:	699b      	ldr	r3, [r3, #24]
 8007122:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800712a:	69db      	ldr	r3, [r3, #28]
 800712c:	68ba      	ldr	r2, [r7, #8]
 800712e:	4013      	ands	r3, r2
 8007130:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	b29b      	uxth	r3, r3
}
 8007136:	4618      	mov	r0, r3
 8007138:	3714      	adds	r7, #20
 800713a:	46bd      	mov	sp, r7
 800713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007140:	4770      	bx	lr

08007142 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007142:	b480      	push	{r7}
 8007144:	b085      	sub	sp, #20
 8007146:	af00      	add	r7, sp, #0
 8007148:	6078      	str	r0, [r7, #4]
 800714a:	460b      	mov	r3, r1
 800714c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007152:	78fb      	ldrb	r3, [r7, #3]
 8007154:	015a      	lsls	r2, r3, #5
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	4413      	add	r3, r2
 800715a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007168:	695b      	ldr	r3, [r3, #20]
 800716a:	68ba      	ldr	r2, [r7, #8]
 800716c:	4013      	ands	r3, r2
 800716e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007170:	68bb      	ldr	r3, [r7, #8]
}
 8007172:	4618      	mov	r0, r3
 8007174:	3714      	adds	r7, #20
 8007176:	46bd      	mov	sp, r7
 8007178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717c:	4770      	bx	lr

0800717e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800717e:	b480      	push	{r7}
 8007180:	b087      	sub	sp, #28
 8007182:	af00      	add	r7, sp, #0
 8007184:	6078      	str	r0, [r7, #4]
 8007186:	460b      	mov	r3, r1
 8007188:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007194:	691b      	ldr	r3, [r3, #16]
 8007196:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800719e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071a0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80071a2:	78fb      	ldrb	r3, [r7, #3]
 80071a4:	f003 030f 	and.w	r3, r3, #15
 80071a8:	68fa      	ldr	r2, [r7, #12]
 80071aa:	fa22 f303 	lsr.w	r3, r2, r3
 80071ae:	01db      	lsls	r3, r3, #7
 80071b0:	b2db      	uxtb	r3, r3
 80071b2:	693a      	ldr	r2, [r7, #16]
 80071b4:	4313      	orrs	r3, r2
 80071b6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80071b8:	78fb      	ldrb	r3, [r7, #3]
 80071ba:	015a      	lsls	r2, r3, #5
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	4413      	add	r3, r2
 80071c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071c4:	689b      	ldr	r3, [r3, #8]
 80071c6:	693a      	ldr	r2, [r7, #16]
 80071c8:	4013      	ands	r3, r2
 80071ca:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80071cc:	68bb      	ldr	r3, [r7, #8]
}
 80071ce:	4618      	mov	r0, r3
 80071d0:	371c      	adds	r7, #28
 80071d2:	46bd      	mov	sp, r7
 80071d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d8:	4770      	bx	lr

080071da <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80071da:	b480      	push	{r7}
 80071dc:	b083      	sub	sp, #12
 80071de:	af00      	add	r7, sp, #0
 80071e0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	695b      	ldr	r3, [r3, #20]
 80071e6:	f003 0301 	and.w	r3, r3, #1
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	370c      	adds	r7, #12
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr

080071f6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80071f6:	b480      	push	{r7}
 80071f8:	b085      	sub	sp, #20
 80071fa:	af00      	add	r7, sp, #0
 80071fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	68fa      	ldr	r2, [r7, #12]
 800720c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007210:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007214:	f023 0307 	bic.w	r3, r3, #7
 8007218:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	68fa      	ldr	r2, [r7, #12]
 8007224:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007228:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800722c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800722e:	2300      	movs	r3, #0
}
 8007230:	4618      	mov	r0, r3
 8007232:	3714      	adds	r7, #20
 8007234:	46bd      	mov	sp, r7
 8007236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723a:	4770      	bx	lr

0800723c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800723c:	b480      	push	{r7}
 800723e:	b087      	sub	sp, #28
 8007240:	af00      	add	r7, sp, #0
 8007242:	60f8      	str	r0, [r7, #12]
 8007244:	460b      	mov	r3, r1
 8007246:	607a      	str	r2, [r7, #4]
 8007248:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	333c      	adds	r3, #60	@ 0x3c
 8007252:	3304      	adds	r3, #4
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	4a26      	ldr	r2, [pc, #152]	@ (80072f4 <USB_EP0_OutStart+0xb8>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d90a      	bls.n	8007276 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800726c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007270:	d101      	bne.n	8007276 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007272:	2300      	movs	r3, #0
 8007274:	e037      	b.n	80072e6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800727c:	461a      	mov	r2, r3
 800727e:	2300      	movs	r3, #0
 8007280:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007288:	691b      	ldr	r3, [r3, #16]
 800728a:	697a      	ldr	r2, [r7, #20]
 800728c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007290:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007294:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800729c:	691b      	ldr	r3, [r3, #16]
 800729e:	697a      	ldr	r2, [r7, #20]
 80072a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072a4:	f043 0318 	orr.w	r3, r3, #24
 80072a8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072b0:	691b      	ldr	r3, [r3, #16]
 80072b2:	697a      	ldr	r2, [r7, #20]
 80072b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072b8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80072bc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80072be:	7afb      	ldrb	r3, [r7, #11]
 80072c0:	2b01      	cmp	r3, #1
 80072c2:	d10f      	bne.n	80072e4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072ca:	461a      	mov	r2, r3
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	697a      	ldr	r2, [r7, #20]
 80072da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072de:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80072e2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80072e4:	2300      	movs	r3, #0
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	371c      	adds	r7, #28
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr
 80072f2:	bf00      	nop
 80072f4:	4f54300a 	.word	0x4f54300a

080072f8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b085      	sub	sp, #20
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007300:	2300      	movs	r3, #0
 8007302:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	3301      	adds	r3, #1
 8007308:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007310:	d901      	bls.n	8007316 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007312:	2303      	movs	r3, #3
 8007314:	e01b      	b.n	800734e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	691b      	ldr	r3, [r3, #16]
 800731a:	2b00      	cmp	r3, #0
 800731c:	daf2      	bge.n	8007304 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800731e:	2300      	movs	r3, #0
 8007320:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	f043 0201 	orr.w	r2, r3, #1
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	3301      	adds	r3, #1
 8007332:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800733a:	d901      	bls.n	8007340 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800733c:	2303      	movs	r3, #3
 800733e:	e006      	b.n	800734e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	691b      	ldr	r3, [r3, #16]
 8007344:	f003 0301 	and.w	r3, r3, #1
 8007348:	2b01      	cmp	r3, #1
 800734a:	d0f0      	beq.n	800732e <USB_CoreReset+0x36>

  return HAL_OK;
 800734c:	2300      	movs	r3, #0
}
 800734e:	4618      	mov	r0, r3
 8007350:	3714      	adds	r7, #20
 8007352:	46bd      	mov	sp, r7
 8007354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007358:	4770      	bx	lr
	...

0800735c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b084      	sub	sp, #16
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	460b      	mov	r3, r1
 8007366:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007368:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800736c:	f002 fc38 	bl	8009be0 <USBD_static_malloc>
 8007370:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d109      	bne.n	800738c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	32b0      	adds	r2, #176	@ 0xb0
 8007382:	2100      	movs	r1, #0
 8007384:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007388:	2302      	movs	r3, #2
 800738a:	e0d4      	b.n	8007536 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800738c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8007390:	2100      	movs	r1, #0
 8007392:	68f8      	ldr	r0, [r7, #12]
 8007394:	f003 f9c5 	bl	800a722 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	32b0      	adds	r2, #176	@ 0xb0
 80073a2:	68f9      	ldr	r1, [r7, #12]
 80073a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	32b0      	adds	r2, #176	@ 0xb0
 80073b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	7c1b      	ldrb	r3, [r3, #16]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d138      	bne.n	8007436 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80073c4:	4b5e      	ldr	r3, [pc, #376]	@ (8007540 <USBD_CDC_Init+0x1e4>)
 80073c6:	7819      	ldrb	r1, [r3, #0]
 80073c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80073cc:	2202      	movs	r2, #2
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f002 fae3 	bl	800999a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80073d4:	4b5a      	ldr	r3, [pc, #360]	@ (8007540 <USBD_CDC_Init+0x1e4>)
 80073d6:	781b      	ldrb	r3, [r3, #0]
 80073d8:	f003 020f 	and.w	r2, r3, #15
 80073dc:	6879      	ldr	r1, [r7, #4]
 80073de:	4613      	mov	r3, r2
 80073e0:	009b      	lsls	r3, r3, #2
 80073e2:	4413      	add	r3, r2
 80073e4:	009b      	lsls	r3, r3, #2
 80073e6:	440b      	add	r3, r1
 80073e8:	3324      	adds	r3, #36	@ 0x24
 80073ea:	2201      	movs	r2, #1
 80073ec:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80073ee:	4b55      	ldr	r3, [pc, #340]	@ (8007544 <USBD_CDC_Init+0x1e8>)
 80073f0:	7819      	ldrb	r1, [r3, #0]
 80073f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80073f6:	2202      	movs	r2, #2
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f002 face 	bl	800999a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80073fe:	4b51      	ldr	r3, [pc, #324]	@ (8007544 <USBD_CDC_Init+0x1e8>)
 8007400:	781b      	ldrb	r3, [r3, #0]
 8007402:	f003 020f 	and.w	r2, r3, #15
 8007406:	6879      	ldr	r1, [r7, #4]
 8007408:	4613      	mov	r3, r2
 800740a:	009b      	lsls	r3, r3, #2
 800740c:	4413      	add	r3, r2
 800740e:	009b      	lsls	r3, r3, #2
 8007410:	440b      	add	r3, r1
 8007412:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007416:	2201      	movs	r2, #1
 8007418:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800741a:	4b4b      	ldr	r3, [pc, #300]	@ (8007548 <USBD_CDC_Init+0x1ec>)
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	f003 020f 	and.w	r2, r3, #15
 8007422:	6879      	ldr	r1, [r7, #4]
 8007424:	4613      	mov	r3, r2
 8007426:	009b      	lsls	r3, r3, #2
 8007428:	4413      	add	r3, r2
 800742a:	009b      	lsls	r3, r3, #2
 800742c:	440b      	add	r3, r1
 800742e:	3326      	adds	r3, #38	@ 0x26
 8007430:	2210      	movs	r2, #16
 8007432:	801a      	strh	r2, [r3, #0]
 8007434:	e035      	b.n	80074a2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007436:	4b42      	ldr	r3, [pc, #264]	@ (8007540 <USBD_CDC_Init+0x1e4>)
 8007438:	7819      	ldrb	r1, [r3, #0]
 800743a:	2340      	movs	r3, #64	@ 0x40
 800743c:	2202      	movs	r2, #2
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f002 faab 	bl	800999a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007444:	4b3e      	ldr	r3, [pc, #248]	@ (8007540 <USBD_CDC_Init+0x1e4>)
 8007446:	781b      	ldrb	r3, [r3, #0]
 8007448:	f003 020f 	and.w	r2, r3, #15
 800744c:	6879      	ldr	r1, [r7, #4]
 800744e:	4613      	mov	r3, r2
 8007450:	009b      	lsls	r3, r3, #2
 8007452:	4413      	add	r3, r2
 8007454:	009b      	lsls	r3, r3, #2
 8007456:	440b      	add	r3, r1
 8007458:	3324      	adds	r3, #36	@ 0x24
 800745a:	2201      	movs	r2, #1
 800745c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800745e:	4b39      	ldr	r3, [pc, #228]	@ (8007544 <USBD_CDC_Init+0x1e8>)
 8007460:	7819      	ldrb	r1, [r3, #0]
 8007462:	2340      	movs	r3, #64	@ 0x40
 8007464:	2202      	movs	r2, #2
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f002 fa97 	bl	800999a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800746c:	4b35      	ldr	r3, [pc, #212]	@ (8007544 <USBD_CDC_Init+0x1e8>)
 800746e:	781b      	ldrb	r3, [r3, #0]
 8007470:	f003 020f 	and.w	r2, r3, #15
 8007474:	6879      	ldr	r1, [r7, #4]
 8007476:	4613      	mov	r3, r2
 8007478:	009b      	lsls	r3, r3, #2
 800747a:	4413      	add	r3, r2
 800747c:	009b      	lsls	r3, r3, #2
 800747e:	440b      	add	r3, r1
 8007480:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007484:	2201      	movs	r2, #1
 8007486:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007488:	4b2f      	ldr	r3, [pc, #188]	@ (8007548 <USBD_CDC_Init+0x1ec>)
 800748a:	781b      	ldrb	r3, [r3, #0]
 800748c:	f003 020f 	and.w	r2, r3, #15
 8007490:	6879      	ldr	r1, [r7, #4]
 8007492:	4613      	mov	r3, r2
 8007494:	009b      	lsls	r3, r3, #2
 8007496:	4413      	add	r3, r2
 8007498:	009b      	lsls	r3, r3, #2
 800749a:	440b      	add	r3, r1
 800749c:	3326      	adds	r3, #38	@ 0x26
 800749e:	2210      	movs	r2, #16
 80074a0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80074a2:	4b29      	ldr	r3, [pc, #164]	@ (8007548 <USBD_CDC_Init+0x1ec>)
 80074a4:	7819      	ldrb	r1, [r3, #0]
 80074a6:	2308      	movs	r3, #8
 80074a8:	2203      	movs	r2, #3
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f002 fa75 	bl	800999a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80074b0:	4b25      	ldr	r3, [pc, #148]	@ (8007548 <USBD_CDC_Init+0x1ec>)
 80074b2:	781b      	ldrb	r3, [r3, #0]
 80074b4:	f003 020f 	and.w	r2, r3, #15
 80074b8:	6879      	ldr	r1, [r7, #4]
 80074ba:	4613      	mov	r3, r2
 80074bc:	009b      	lsls	r3, r3, #2
 80074be:	4413      	add	r3, r2
 80074c0:	009b      	lsls	r3, r3, #2
 80074c2:	440b      	add	r3, r1
 80074c4:	3324      	adds	r3, #36	@ 0x24
 80074c6:	2201      	movs	r2, #1
 80074c8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80074d8:	687a      	ldr	r2, [r7, #4]
 80074da:	33b0      	adds	r3, #176	@ 0xb0
 80074dc:	009b      	lsls	r3, r3, #2
 80074de:	4413      	add	r3, r2
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2200      	movs	r2, #0
 80074ea:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2200      	movs	r2, #0
 80074f2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d101      	bne.n	8007504 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007500:	2302      	movs	r3, #2
 8007502:	e018      	b.n	8007536 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	7c1b      	ldrb	r3, [r3, #16]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d10a      	bne.n	8007522 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800750c:	4b0d      	ldr	r3, [pc, #52]	@ (8007544 <USBD_CDC_Init+0x1e8>)
 800750e:	7819      	ldrb	r1, [r3, #0]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007516:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f002 fb2c 	bl	8009b78 <USBD_LL_PrepareReceive>
 8007520:	e008      	b.n	8007534 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007522:	4b08      	ldr	r3, [pc, #32]	@ (8007544 <USBD_CDC_Init+0x1e8>)
 8007524:	7819      	ldrb	r1, [r3, #0]
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800752c:	2340      	movs	r3, #64	@ 0x40
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f002 fb22 	bl	8009b78 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007534:	2300      	movs	r3, #0
}
 8007536:	4618      	mov	r0, r3
 8007538:	3710      	adds	r7, #16
 800753a:	46bd      	mov	sp, r7
 800753c:	bd80      	pop	{r7, pc}
 800753e:	bf00      	nop
 8007540:	20000093 	.word	0x20000093
 8007544:	20000094 	.word	0x20000094
 8007548:	20000095 	.word	0x20000095

0800754c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b082      	sub	sp, #8
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
 8007554:	460b      	mov	r3, r1
 8007556:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007558:	4b3a      	ldr	r3, [pc, #232]	@ (8007644 <USBD_CDC_DeInit+0xf8>)
 800755a:	781b      	ldrb	r3, [r3, #0]
 800755c:	4619      	mov	r1, r3
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f002 fa41 	bl	80099e6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007564:	4b37      	ldr	r3, [pc, #220]	@ (8007644 <USBD_CDC_DeInit+0xf8>)
 8007566:	781b      	ldrb	r3, [r3, #0]
 8007568:	f003 020f 	and.w	r2, r3, #15
 800756c:	6879      	ldr	r1, [r7, #4]
 800756e:	4613      	mov	r3, r2
 8007570:	009b      	lsls	r3, r3, #2
 8007572:	4413      	add	r3, r2
 8007574:	009b      	lsls	r3, r3, #2
 8007576:	440b      	add	r3, r1
 8007578:	3324      	adds	r3, #36	@ 0x24
 800757a:	2200      	movs	r2, #0
 800757c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800757e:	4b32      	ldr	r3, [pc, #200]	@ (8007648 <USBD_CDC_DeInit+0xfc>)
 8007580:	781b      	ldrb	r3, [r3, #0]
 8007582:	4619      	mov	r1, r3
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f002 fa2e 	bl	80099e6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800758a:	4b2f      	ldr	r3, [pc, #188]	@ (8007648 <USBD_CDC_DeInit+0xfc>)
 800758c:	781b      	ldrb	r3, [r3, #0]
 800758e:	f003 020f 	and.w	r2, r3, #15
 8007592:	6879      	ldr	r1, [r7, #4]
 8007594:	4613      	mov	r3, r2
 8007596:	009b      	lsls	r3, r3, #2
 8007598:	4413      	add	r3, r2
 800759a:	009b      	lsls	r3, r3, #2
 800759c:	440b      	add	r3, r1
 800759e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80075a2:	2200      	movs	r2, #0
 80075a4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80075a6:	4b29      	ldr	r3, [pc, #164]	@ (800764c <USBD_CDC_DeInit+0x100>)
 80075a8:	781b      	ldrb	r3, [r3, #0]
 80075aa:	4619      	mov	r1, r3
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f002 fa1a 	bl	80099e6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80075b2:	4b26      	ldr	r3, [pc, #152]	@ (800764c <USBD_CDC_DeInit+0x100>)
 80075b4:	781b      	ldrb	r3, [r3, #0]
 80075b6:	f003 020f 	and.w	r2, r3, #15
 80075ba:	6879      	ldr	r1, [r7, #4]
 80075bc:	4613      	mov	r3, r2
 80075be:	009b      	lsls	r3, r3, #2
 80075c0:	4413      	add	r3, r2
 80075c2:	009b      	lsls	r3, r3, #2
 80075c4:	440b      	add	r3, r1
 80075c6:	3324      	adds	r3, #36	@ 0x24
 80075c8:	2200      	movs	r2, #0
 80075ca:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80075cc:	4b1f      	ldr	r3, [pc, #124]	@ (800764c <USBD_CDC_DeInit+0x100>)
 80075ce:	781b      	ldrb	r3, [r3, #0]
 80075d0:	f003 020f 	and.w	r2, r3, #15
 80075d4:	6879      	ldr	r1, [r7, #4]
 80075d6:	4613      	mov	r3, r2
 80075d8:	009b      	lsls	r3, r3, #2
 80075da:	4413      	add	r3, r2
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	440b      	add	r3, r1
 80075e0:	3326      	adds	r3, #38	@ 0x26
 80075e2:	2200      	movs	r2, #0
 80075e4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	32b0      	adds	r2, #176	@ 0xb0
 80075f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d01f      	beq.n	8007638 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80075fe:	687a      	ldr	r2, [r7, #4]
 8007600:	33b0      	adds	r3, #176	@ 0xb0
 8007602:	009b      	lsls	r3, r3, #2
 8007604:	4413      	add	r3, r2
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	32b0      	adds	r2, #176	@ 0xb0
 8007616:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800761a:	4618      	mov	r0, r3
 800761c:	f002 faee 	bl	8009bfc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	32b0      	adds	r2, #176	@ 0xb0
 800762a:	2100      	movs	r1, #0
 800762c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2200      	movs	r2, #0
 8007634:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007638:	2300      	movs	r3, #0
}
 800763a:	4618      	mov	r0, r3
 800763c:	3708      	adds	r7, #8
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}
 8007642:	bf00      	nop
 8007644:	20000093 	.word	0x20000093
 8007648:	20000094 	.word	0x20000094
 800764c:	20000095 	.word	0x20000095

08007650 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b086      	sub	sp, #24
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	32b0      	adds	r2, #176	@ 0xb0
 8007664:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007668:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800766a:	2300      	movs	r3, #0
 800766c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800766e:	2300      	movs	r3, #0
 8007670:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007672:	2300      	movs	r3, #0
 8007674:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d101      	bne.n	8007680 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800767c:	2303      	movs	r3, #3
 800767e:	e0bf      	b.n	8007800 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	781b      	ldrb	r3, [r3, #0]
 8007684:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007688:	2b00      	cmp	r3, #0
 800768a:	d050      	beq.n	800772e <USBD_CDC_Setup+0xde>
 800768c:	2b20      	cmp	r3, #32
 800768e:	f040 80af 	bne.w	80077f0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	88db      	ldrh	r3, [r3, #6]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d03a      	beq.n	8007710 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	781b      	ldrb	r3, [r3, #0]
 800769e:	b25b      	sxtb	r3, r3
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	da1b      	bge.n	80076dc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	33b0      	adds	r3, #176	@ 0xb0
 80076ae:	009b      	lsls	r3, r3, #2
 80076b0:	4413      	add	r3, r2
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	683a      	ldr	r2, [r7, #0]
 80076b8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80076ba:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80076bc:	683a      	ldr	r2, [r7, #0]
 80076be:	88d2      	ldrh	r2, [r2, #6]
 80076c0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	88db      	ldrh	r3, [r3, #6]
 80076c6:	2b07      	cmp	r3, #7
 80076c8:	bf28      	it	cs
 80076ca:	2307      	movcs	r3, #7
 80076cc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80076ce:	693b      	ldr	r3, [r7, #16]
 80076d0:	89fa      	ldrh	r2, [r7, #14]
 80076d2:	4619      	mov	r1, r3
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f001 fd53 	bl	8009180 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80076da:	e090      	b.n	80077fe <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	785a      	ldrb	r2, [r3, #1]
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	88db      	ldrh	r3, [r3, #6]
 80076ea:	2b3f      	cmp	r3, #63	@ 0x3f
 80076ec:	d803      	bhi.n	80076f6 <USBD_CDC_Setup+0xa6>
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	88db      	ldrh	r3, [r3, #6]
 80076f2:	b2da      	uxtb	r2, r3
 80076f4:	e000      	b.n	80076f8 <USBD_CDC_Setup+0xa8>
 80076f6:	2240      	movs	r2, #64	@ 0x40
 80076f8:	693b      	ldr	r3, [r7, #16]
 80076fa:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80076fe:	6939      	ldr	r1, [r7, #16]
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007706:	461a      	mov	r2, r3
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f001 fd65 	bl	80091d8 <USBD_CtlPrepareRx>
      break;
 800770e:	e076      	b.n	80077fe <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007716:	687a      	ldr	r2, [r7, #4]
 8007718:	33b0      	adds	r3, #176	@ 0xb0
 800771a:	009b      	lsls	r3, r3, #2
 800771c:	4413      	add	r3, r2
 800771e:	685b      	ldr	r3, [r3, #4]
 8007720:	689b      	ldr	r3, [r3, #8]
 8007722:	683a      	ldr	r2, [r7, #0]
 8007724:	7850      	ldrb	r0, [r2, #1]
 8007726:	2200      	movs	r2, #0
 8007728:	6839      	ldr	r1, [r7, #0]
 800772a:	4798      	blx	r3
      break;
 800772c:	e067      	b.n	80077fe <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	785b      	ldrb	r3, [r3, #1]
 8007732:	2b0b      	cmp	r3, #11
 8007734:	d851      	bhi.n	80077da <USBD_CDC_Setup+0x18a>
 8007736:	a201      	add	r2, pc, #4	@ (adr r2, 800773c <USBD_CDC_Setup+0xec>)
 8007738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800773c:	0800776d 	.word	0x0800776d
 8007740:	080077e9 	.word	0x080077e9
 8007744:	080077db 	.word	0x080077db
 8007748:	080077db 	.word	0x080077db
 800774c:	080077db 	.word	0x080077db
 8007750:	080077db 	.word	0x080077db
 8007754:	080077db 	.word	0x080077db
 8007758:	080077db 	.word	0x080077db
 800775c:	080077db 	.word	0x080077db
 8007760:	080077db 	.word	0x080077db
 8007764:	08007797 	.word	0x08007797
 8007768:	080077c1 	.word	0x080077c1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007772:	b2db      	uxtb	r3, r3
 8007774:	2b03      	cmp	r3, #3
 8007776:	d107      	bne.n	8007788 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007778:	f107 030a 	add.w	r3, r7, #10
 800777c:	2202      	movs	r2, #2
 800777e:	4619      	mov	r1, r3
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f001 fcfd 	bl	8009180 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007786:	e032      	b.n	80077ee <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007788:	6839      	ldr	r1, [r7, #0]
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	f001 fc7b 	bl	8009086 <USBD_CtlError>
            ret = USBD_FAIL;
 8007790:	2303      	movs	r3, #3
 8007792:	75fb      	strb	r3, [r7, #23]
          break;
 8007794:	e02b      	b.n	80077ee <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800779c:	b2db      	uxtb	r3, r3
 800779e:	2b03      	cmp	r3, #3
 80077a0:	d107      	bne.n	80077b2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80077a2:	f107 030d 	add.w	r3, r7, #13
 80077a6:	2201      	movs	r2, #1
 80077a8:	4619      	mov	r1, r3
 80077aa:	6878      	ldr	r0, [r7, #4]
 80077ac:	f001 fce8 	bl	8009180 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80077b0:	e01d      	b.n	80077ee <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80077b2:	6839      	ldr	r1, [r7, #0]
 80077b4:	6878      	ldr	r0, [r7, #4]
 80077b6:	f001 fc66 	bl	8009086 <USBD_CtlError>
            ret = USBD_FAIL;
 80077ba:	2303      	movs	r3, #3
 80077bc:	75fb      	strb	r3, [r7, #23]
          break;
 80077be:	e016      	b.n	80077ee <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077c6:	b2db      	uxtb	r3, r3
 80077c8:	2b03      	cmp	r3, #3
 80077ca:	d00f      	beq.n	80077ec <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80077cc:	6839      	ldr	r1, [r7, #0]
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f001 fc59 	bl	8009086 <USBD_CtlError>
            ret = USBD_FAIL;
 80077d4:	2303      	movs	r3, #3
 80077d6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80077d8:	e008      	b.n	80077ec <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80077da:	6839      	ldr	r1, [r7, #0]
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f001 fc52 	bl	8009086 <USBD_CtlError>
          ret = USBD_FAIL;
 80077e2:	2303      	movs	r3, #3
 80077e4:	75fb      	strb	r3, [r7, #23]
          break;
 80077e6:	e002      	b.n	80077ee <USBD_CDC_Setup+0x19e>
          break;
 80077e8:	bf00      	nop
 80077ea:	e008      	b.n	80077fe <USBD_CDC_Setup+0x1ae>
          break;
 80077ec:	bf00      	nop
      }
      break;
 80077ee:	e006      	b.n	80077fe <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80077f0:	6839      	ldr	r1, [r7, #0]
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f001 fc47 	bl	8009086 <USBD_CtlError>
      ret = USBD_FAIL;
 80077f8:	2303      	movs	r3, #3
 80077fa:	75fb      	strb	r3, [r7, #23]
      break;
 80077fc:	bf00      	nop
  }

  return (uint8_t)ret;
 80077fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007800:	4618      	mov	r0, r3
 8007802:	3718      	adds	r7, #24
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}

08007808 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	460b      	mov	r3, r1
 8007812:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800781a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	32b0      	adds	r2, #176	@ 0xb0
 8007826:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d101      	bne.n	8007832 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800782e:	2303      	movs	r3, #3
 8007830:	e065      	b.n	80078fe <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	32b0      	adds	r2, #176	@ 0xb0
 800783c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007840:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007842:	78fb      	ldrb	r3, [r7, #3]
 8007844:	f003 020f 	and.w	r2, r3, #15
 8007848:	6879      	ldr	r1, [r7, #4]
 800784a:	4613      	mov	r3, r2
 800784c:	009b      	lsls	r3, r3, #2
 800784e:	4413      	add	r3, r2
 8007850:	009b      	lsls	r3, r3, #2
 8007852:	440b      	add	r3, r1
 8007854:	3318      	adds	r3, #24
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d02f      	beq.n	80078bc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800785c:	78fb      	ldrb	r3, [r7, #3]
 800785e:	f003 020f 	and.w	r2, r3, #15
 8007862:	6879      	ldr	r1, [r7, #4]
 8007864:	4613      	mov	r3, r2
 8007866:	009b      	lsls	r3, r3, #2
 8007868:	4413      	add	r3, r2
 800786a:	009b      	lsls	r3, r3, #2
 800786c:	440b      	add	r3, r1
 800786e:	3318      	adds	r3, #24
 8007870:	681a      	ldr	r2, [r3, #0]
 8007872:	78fb      	ldrb	r3, [r7, #3]
 8007874:	f003 010f 	and.w	r1, r3, #15
 8007878:	68f8      	ldr	r0, [r7, #12]
 800787a:	460b      	mov	r3, r1
 800787c:	00db      	lsls	r3, r3, #3
 800787e:	440b      	add	r3, r1
 8007880:	009b      	lsls	r3, r3, #2
 8007882:	4403      	add	r3, r0
 8007884:	331c      	adds	r3, #28
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	fbb2 f1f3 	udiv	r1, r2, r3
 800788c:	fb01 f303 	mul.w	r3, r1, r3
 8007890:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007892:	2b00      	cmp	r3, #0
 8007894:	d112      	bne.n	80078bc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007896:	78fb      	ldrb	r3, [r7, #3]
 8007898:	f003 020f 	and.w	r2, r3, #15
 800789c:	6879      	ldr	r1, [r7, #4]
 800789e:	4613      	mov	r3, r2
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	4413      	add	r3, r2
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	440b      	add	r3, r1
 80078a8:	3318      	adds	r3, #24
 80078aa:	2200      	movs	r2, #0
 80078ac:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80078ae:	78f9      	ldrb	r1, [r7, #3]
 80078b0:	2300      	movs	r3, #0
 80078b2:	2200      	movs	r2, #0
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f002 f93e 	bl	8009b36 <USBD_LL_Transmit>
 80078ba:	e01f      	b.n	80078fc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	2200      	movs	r2, #0
 80078c0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80078ca:	687a      	ldr	r2, [r7, #4]
 80078cc:	33b0      	adds	r3, #176	@ 0xb0
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	4413      	add	r3, r2
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	691b      	ldr	r3, [r3, #16]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d010      	beq.n	80078fc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80078e0:	687a      	ldr	r2, [r7, #4]
 80078e2:	33b0      	adds	r3, #176	@ 0xb0
 80078e4:	009b      	lsls	r3, r3, #2
 80078e6:	4413      	add	r3, r2
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	691b      	ldr	r3, [r3, #16]
 80078ec:	68ba      	ldr	r2, [r7, #8]
 80078ee:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80078f2:	68ba      	ldr	r2, [r7, #8]
 80078f4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80078f8:	78fa      	ldrb	r2, [r7, #3]
 80078fa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80078fc:	2300      	movs	r3, #0
}
 80078fe:	4618      	mov	r0, r3
 8007900:	3710      	adds	r7, #16
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}

08007906 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007906:	b580      	push	{r7, lr}
 8007908:	b084      	sub	sp, #16
 800790a:	af00      	add	r7, sp, #0
 800790c:	6078      	str	r0, [r7, #4]
 800790e:	460b      	mov	r3, r1
 8007910:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	32b0      	adds	r2, #176	@ 0xb0
 800791c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007920:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	32b0      	adds	r2, #176	@ 0xb0
 800792c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d101      	bne.n	8007938 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007934:	2303      	movs	r3, #3
 8007936:	e01a      	b.n	800796e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007938:	78fb      	ldrb	r3, [r7, #3]
 800793a:	4619      	mov	r1, r3
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	f002 f93c 	bl	8009bba <USBD_LL_GetRxDataSize>
 8007942:	4602      	mov	r2, r0
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007950:	687a      	ldr	r2, [r7, #4]
 8007952:	33b0      	adds	r3, #176	@ 0xb0
 8007954:	009b      	lsls	r3, r3, #2
 8007956:	4413      	add	r3, r2
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	68db      	ldr	r3, [r3, #12]
 800795c:	68fa      	ldr	r2, [r7, #12]
 800795e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007968:	4611      	mov	r1, r2
 800796a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800796c:	2300      	movs	r3, #0
}
 800796e:	4618      	mov	r0, r3
 8007970:	3710      	adds	r7, #16
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}

08007976 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007976:	b580      	push	{r7, lr}
 8007978:	b084      	sub	sp, #16
 800797a:	af00      	add	r7, sp, #0
 800797c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	32b0      	adds	r2, #176	@ 0xb0
 8007988:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800798c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d101      	bne.n	8007998 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007994:	2303      	movs	r3, #3
 8007996:	e024      	b.n	80079e2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800799e:	687a      	ldr	r2, [r7, #4]
 80079a0:	33b0      	adds	r3, #176	@ 0xb0
 80079a2:	009b      	lsls	r3, r3, #2
 80079a4:	4413      	add	r3, r2
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d019      	beq.n	80079e0 <USBD_CDC_EP0_RxReady+0x6a>
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80079b2:	2bff      	cmp	r3, #255	@ 0xff
 80079b4:	d014      	beq.n	80079e0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80079bc:	687a      	ldr	r2, [r7, #4]
 80079be:	33b0      	adds	r3, #176	@ 0xb0
 80079c0:	009b      	lsls	r3, r3, #2
 80079c2:	4413      	add	r3, r2
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	689b      	ldr	r3, [r3, #8]
 80079c8:	68fa      	ldr	r2, [r7, #12]
 80079ca:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80079ce:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80079d0:	68fa      	ldr	r2, [r7, #12]
 80079d2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80079d6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	22ff      	movs	r2, #255	@ 0xff
 80079dc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80079e0:	2300      	movs	r3, #0
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3710      	adds	r7, #16
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
	...

080079ec <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b086      	sub	sp, #24
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80079f4:	2182      	movs	r1, #130	@ 0x82
 80079f6:	4818      	ldr	r0, [pc, #96]	@ (8007a58 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80079f8:	f000 fd0f 	bl	800841a <USBD_GetEpDesc>
 80079fc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80079fe:	2101      	movs	r1, #1
 8007a00:	4815      	ldr	r0, [pc, #84]	@ (8007a58 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007a02:	f000 fd0a 	bl	800841a <USBD_GetEpDesc>
 8007a06:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007a08:	2181      	movs	r1, #129	@ 0x81
 8007a0a:	4813      	ldr	r0, [pc, #76]	@ (8007a58 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007a0c:	f000 fd05 	bl	800841a <USBD_GetEpDesc>
 8007a10:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d002      	beq.n	8007a1e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	2210      	movs	r2, #16
 8007a1c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d006      	beq.n	8007a32 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007a24:	693b      	ldr	r3, [r7, #16]
 8007a26:	2200      	movs	r2, #0
 8007a28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a2c:	711a      	strb	r2, [r3, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d006      	beq.n	8007a46 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a40:	711a      	strb	r2, [r3, #4]
 8007a42:	2200      	movs	r2, #0
 8007a44:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2243      	movs	r2, #67	@ 0x43
 8007a4a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007a4c:	4b02      	ldr	r3, [pc, #8]	@ (8007a58 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3718      	adds	r7, #24
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}
 8007a56:	bf00      	nop
 8007a58:	20000050 	.word	0x20000050

08007a5c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b086      	sub	sp, #24
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007a64:	2182      	movs	r1, #130	@ 0x82
 8007a66:	4818      	ldr	r0, [pc, #96]	@ (8007ac8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007a68:	f000 fcd7 	bl	800841a <USBD_GetEpDesc>
 8007a6c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007a6e:	2101      	movs	r1, #1
 8007a70:	4815      	ldr	r0, [pc, #84]	@ (8007ac8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007a72:	f000 fcd2 	bl	800841a <USBD_GetEpDesc>
 8007a76:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007a78:	2181      	movs	r1, #129	@ 0x81
 8007a7a:	4813      	ldr	r0, [pc, #76]	@ (8007ac8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007a7c:	f000 fccd 	bl	800841a <USBD_GetEpDesc>
 8007a80:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007a82:	697b      	ldr	r3, [r7, #20]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d002      	beq.n	8007a8e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	2210      	movs	r2, #16
 8007a8c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007a8e:	693b      	ldr	r3, [r7, #16]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d006      	beq.n	8007aa2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007a94:	693b      	ldr	r3, [r7, #16]
 8007a96:	2200      	movs	r2, #0
 8007a98:	711a      	strb	r2, [r3, #4]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	f042 0202 	orr.w	r2, r2, #2
 8007aa0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d006      	beq.n	8007ab6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	711a      	strb	r2, [r3, #4]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	f042 0202 	orr.w	r2, r2, #2
 8007ab4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2243      	movs	r2, #67	@ 0x43
 8007aba:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007abc:	4b02      	ldr	r3, [pc, #8]	@ (8007ac8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3718      	adds	r7, #24
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}
 8007ac6:	bf00      	nop
 8007ac8:	20000050 	.word	0x20000050

08007acc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b086      	sub	sp, #24
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007ad4:	2182      	movs	r1, #130	@ 0x82
 8007ad6:	4818      	ldr	r0, [pc, #96]	@ (8007b38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007ad8:	f000 fc9f 	bl	800841a <USBD_GetEpDesc>
 8007adc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007ade:	2101      	movs	r1, #1
 8007ae0:	4815      	ldr	r0, [pc, #84]	@ (8007b38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007ae2:	f000 fc9a 	bl	800841a <USBD_GetEpDesc>
 8007ae6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007ae8:	2181      	movs	r1, #129	@ 0x81
 8007aea:	4813      	ldr	r0, [pc, #76]	@ (8007b38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007aec:	f000 fc95 	bl	800841a <USBD_GetEpDesc>
 8007af0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d002      	beq.n	8007afe <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	2210      	movs	r2, #16
 8007afc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d006      	beq.n	8007b12 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007b04:	693b      	ldr	r3, [r7, #16]
 8007b06:	2200      	movs	r2, #0
 8007b08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007b0c:	711a      	strb	r2, [r3, #4]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d006      	beq.n	8007b26 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007b20:	711a      	strb	r2, [r3, #4]
 8007b22:	2200      	movs	r2, #0
 8007b24:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2243      	movs	r2, #67	@ 0x43
 8007b2a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007b2c:	4b02      	ldr	r3, [pc, #8]	@ (8007b38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	3718      	adds	r7, #24
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
 8007b36:	bf00      	nop
 8007b38:	20000050 	.word	0x20000050

08007b3c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b083      	sub	sp, #12
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	220a      	movs	r2, #10
 8007b48:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007b4a:	4b03      	ldr	r3, [pc, #12]	@ (8007b58 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	370c      	adds	r7, #12
 8007b50:	46bd      	mov	sp, r7
 8007b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b56:	4770      	bx	lr
 8007b58:	2000000c 	.word	0x2000000c

08007b5c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b083      	sub	sp, #12
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d101      	bne.n	8007b70 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007b6c:	2303      	movs	r3, #3
 8007b6e:	e009      	b.n	8007b84 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	33b0      	adds	r3, #176	@ 0xb0
 8007b7a:	009b      	lsls	r3, r3, #2
 8007b7c:	4413      	add	r3, r2
 8007b7e:	683a      	ldr	r2, [r7, #0]
 8007b80:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007b82:	2300      	movs	r3, #0
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	370c      	adds	r7, #12
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr

08007b90 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b087      	sub	sp, #28
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	60f8      	str	r0, [r7, #12]
 8007b98:	60b9      	str	r1, [r7, #8]
 8007b9a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	32b0      	adds	r2, #176	@ 0xb0
 8007ba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007baa:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007bac:	697b      	ldr	r3, [r7, #20]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d101      	bne.n	8007bb6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007bb2:	2303      	movs	r3, #3
 8007bb4:	e008      	b.n	8007bc8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	68ba      	ldr	r2, [r7, #8]
 8007bba:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	687a      	ldr	r2, [r7, #4]
 8007bc2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007bc6:	2300      	movs	r3, #0
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	371c      	adds	r7, #28
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd2:	4770      	bx	lr

08007bd4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b085      	sub	sp, #20
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	32b0      	adds	r2, #176	@ 0xb0
 8007be8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bec:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d101      	bne.n	8007bf8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007bf4:	2303      	movs	r3, #3
 8007bf6:	e004      	b.n	8007c02 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	683a      	ldr	r2, [r7, #0]
 8007bfc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3714      	adds	r7, #20
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr
	...

08007c10 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b084      	sub	sp, #16
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	32b0      	adds	r2, #176	@ 0xb0
 8007c22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c26:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	32b0      	adds	r2, #176	@ 0xb0
 8007c32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d101      	bne.n	8007c3e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007c3a:	2303      	movs	r3, #3
 8007c3c:	e018      	b.n	8007c70 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	7c1b      	ldrb	r3, [r3, #16]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d10a      	bne.n	8007c5c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007c46:	4b0c      	ldr	r3, [pc, #48]	@ (8007c78 <USBD_CDC_ReceivePacket+0x68>)
 8007c48:	7819      	ldrb	r1, [r3, #0]
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007c50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007c54:	6878      	ldr	r0, [r7, #4]
 8007c56:	f001 ff8f 	bl	8009b78 <USBD_LL_PrepareReceive>
 8007c5a:	e008      	b.n	8007c6e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007c5c:	4b06      	ldr	r3, [pc, #24]	@ (8007c78 <USBD_CDC_ReceivePacket+0x68>)
 8007c5e:	7819      	ldrb	r1, [r3, #0]
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007c66:	2340      	movs	r3, #64	@ 0x40
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f001 ff85 	bl	8009b78 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007c6e:	2300      	movs	r3, #0
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3710      	adds	r7, #16
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}
 8007c78:	20000094 	.word	0x20000094

08007c7c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b086      	sub	sp, #24
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	60f8      	str	r0, [r7, #12]
 8007c84:	60b9      	str	r1, [r7, #8]
 8007c86:	4613      	mov	r3, r2
 8007c88:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d101      	bne.n	8007c94 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007c90:	2303      	movs	r3, #3
 8007c92:	e01f      	b.n	8007cd4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	2200      	movs	r2, #0
 8007c98:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d003      	beq.n	8007cba <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	68ba      	ldr	r2, [r7, #8]
 8007cb6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	79fa      	ldrb	r2, [r7, #7]
 8007cc6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007cc8:	68f8      	ldr	r0, [r7, #12]
 8007cca:	f001 fdff 	bl	80098cc <USBD_LL_Init>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007cd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	3718      	adds	r7, #24
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bd80      	pop	{r7, pc}

08007cdc <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b084      	sub	sp, #16
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d101      	bne.n	8007cf4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007cf0:	2303      	movs	r3, #3
 8007cf2:	e025      	b.n	8007d40 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	683a      	ldr	r2, [r7, #0]
 8007cf8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	32ae      	adds	r2, #174	@ 0xae
 8007d06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d00f      	beq.n	8007d30 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	32ae      	adds	r2, #174	@ 0xae
 8007d1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d20:	f107 020e 	add.w	r2, r7, #14
 8007d24:	4610      	mov	r0, r2
 8007d26:	4798      	blx	r3
 8007d28:	4602      	mov	r2, r0
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007d36:	1c5a      	adds	r2, r3, #1
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007d3e:	2300      	movs	r3, #0
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	3710      	adds	r7, #16
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}

08007d48 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b082      	sub	sp, #8
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	f001 fe07 	bl	8009964 <USBD_LL_Start>
 8007d56:	4603      	mov	r3, r0
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3708      	adds	r7, #8
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}

08007d60 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b083      	sub	sp, #12
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007d68:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	370c      	adds	r7, #12
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d74:	4770      	bx	lr

08007d76 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007d76:	b580      	push	{r7, lr}
 8007d78:	b084      	sub	sp, #16
 8007d7a:	af00      	add	r7, sp, #0
 8007d7c:	6078      	str	r0, [r7, #4]
 8007d7e:	460b      	mov	r3, r1
 8007d80:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007d82:	2300      	movs	r3, #0
 8007d84:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d009      	beq.n	8007da4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	78fa      	ldrb	r2, [r7, #3]
 8007d9a:	4611      	mov	r1, r2
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	4798      	blx	r3
 8007da0:	4603      	mov	r3, r0
 8007da2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3710      	adds	r7, #16
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}

08007dae <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007dae:	b580      	push	{r7, lr}
 8007db0:	b084      	sub	sp, #16
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	6078      	str	r0, [r7, #4]
 8007db6:	460b      	mov	r3, r1
 8007db8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	78fa      	ldrb	r2, [r7, #3]
 8007dc8:	4611      	mov	r1, r2
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	4798      	blx	r3
 8007dce:	4603      	mov	r3, r0
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d001      	beq.n	8007dd8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007dd4:	2303      	movs	r3, #3
 8007dd6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3710      	adds	r7, #16
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}

08007de2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007de2:	b580      	push	{r7, lr}
 8007de4:	b084      	sub	sp, #16
 8007de6:	af00      	add	r7, sp, #0
 8007de8:	6078      	str	r0, [r7, #4]
 8007dea:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007df2:	6839      	ldr	r1, [r7, #0]
 8007df4:	4618      	mov	r0, r3
 8007df6:	f001 f90c 	bl	8009012 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2201      	movs	r2, #1
 8007dfe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007e08:	461a      	mov	r2, r3
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007e16:	f003 031f 	and.w	r3, r3, #31
 8007e1a:	2b02      	cmp	r3, #2
 8007e1c:	d01a      	beq.n	8007e54 <USBD_LL_SetupStage+0x72>
 8007e1e:	2b02      	cmp	r3, #2
 8007e20:	d822      	bhi.n	8007e68 <USBD_LL_SetupStage+0x86>
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d002      	beq.n	8007e2c <USBD_LL_SetupStage+0x4a>
 8007e26:	2b01      	cmp	r3, #1
 8007e28:	d00a      	beq.n	8007e40 <USBD_LL_SetupStage+0x5e>
 8007e2a:	e01d      	b.n	8007e68 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007e32:	4619      	mov	r1, r3
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 fb63 	bl	8008500 <USBD_StdDevReq>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	73fb      	strb	r3, [r7, #15]
      break;
 8007e3e:	e020      	b.n	8007e82 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007e46:	4619      	mov	r1, r3
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f000 fbcb 	bl	80085e4 <USBD_StdItfReq>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	73fb      	strb	r3, [r7, #15]
      break;
 8007e52:	e016      	b.n	8007e82 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f000 fc2d 	bl	80086bc <USBD_StdEPReq>
 8007e62:	4603      	mov	r3, r0
 8007e64:	73fb      	strb	r3, [r7, #15]
      break;
 8007e66:	e00c      	b.n	8007e82 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007e6e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007e72:	b2db      	uxtb	r3, r3
 8007e74:	4619      	mov	r1, r3
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f001 fdd4 	bl	8009a24 <USBD_LL_StallEP>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	73fb      	strb	r3, [r7, #15]
      break;
 8007e80:	bf00      	nop
  }

  return ret;
 8007e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3710      	adds	r7, #16
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}

08007e8c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b086      	sub	sp, #24
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	60f8      	str	r0, [r7, #12]
 8007e94:	460b      	mov	r3, r1
 8007e96:	607a      	str	r2, [r7, #4]
 8007e98:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8007e9e:	7afb      	ldrb	r3, [r7, #11]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d16e      	bne.n	8007f82 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007eaa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007eb2:	2b03      	cmp	r3, #3
 8007eb4:	f040 8098 	bne.w	8007fe8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	689a      	ldr	r2, [r3, #8]
 8007ebc:	693b      	ldr	r3, [r7, #16]
 8007ebe:	68db      	ldr	r3, [r3, #12]
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d913      	bls.n	8007eec <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	689a      	ldr	r2, [r3, #8]
 8007ec8:	693b      	ldr	r3, [r7, #16]
 8007eca:	68db      	ldr	r3, [r3, #12]
 8007ecc:	1ad2      	subs	r2, r2, r3
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	68da      	ldr	r2, [r3, #12]
 8007ed6:	693b      	ldr	r3, [r7, #16]
 8007ed8:	689b      	ldr	r3, [r3, #8]
 8007eda:	4293      	cmp	r3, r2
 8007edc:	bf28      	it	cs
 8007ede:	4613      	movcs	r3, r2
 8007ee0:	461a      	mov	r2, r3
 8007ee2:	6879      	ldr	r1, [r7, #4]
 8007ee4:	68f8      	ldr	r0, [r7, #12]
 8007ee6:	f001 f994 	bl	8009212 <USBD_CtlContinueRx>
 8007eea:	e07d      	b.n	8007fe8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007ef2:	f003 031f 	and.w	r3, r3, #31
 8007ef6:	2b02      	cmp	r3, #2
 8007ef8:	d014      	beq.n	8007f24 <USBD_LL_DataOutStage+0x98>
 8007efa:	2b02      	cmp	r3, #2
 8007efc:	d81d      	bhi.n	8007f3a <USBD_LL_DataOutStage+0xae>
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d002      	beq.n	8007f08 <USBD_LL_DataOutStage+0x7c>
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	d003      	beq.n	8007f0e <USBD_LL_DataOutStage+0x82>
 8007f06:	e018      	b.n	8007f3a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007f08:	2300      	movs	r3, #0
 8007f0a:	75bb      	strb	r3, [r7, #22]
            break;
 8007f0c:	e018      	b.n	8007f40 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007f14:	b2db      	uxtb	r3, r3
 8007f16:	4619      	mov	r1, r3
 8007f18:	68f8      	ldr	r0, [r7, #12]
 8007f1a:	f000 fa64 	bl	80083e6 <USBD_CoreFindIF>
 8007f1e:	4603      	mov	r3, r0
 8007f20:	75bb      	strb	r3, [r7, #22]
            break;
 8007f22:	e00d      	b.n	8007f40 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	4619      	mov	r1, r3
 8007f2e:	68f8      	ldr	r0, [r7, #12]
 8007f30:	f000 fa66 	bl	8008400 <USBD_CoreFindEP>
 8007f34:	4603      	mov	r3, r0
 8007f36:	75bb      	strb	r3, [r7, #22]
            break;
 8007f38:	e002      	b.n	8007f40 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	75bb      	strb	r3, [r7, #22]
            break;
 8007f3e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007f40:	7dbb      	ldrb	r3, [r7, #22]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d119      	bne.n	8007f7a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f4c:	b2db      	uxtb	r3, r3
 8007f4e:	2b03      	cmp	r3, #3
 8007f50:	d113      	bne.n	8007f7a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007f52:	7dba      	ldrb	r2, [r7, #22]
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	32ae      	adds	r2, #174	@ 0xae
 8007f58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f5c:	691b      	ldr	r3, [r3, #16]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d00b      	beq.n	8007f7a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8007f62:	7dba      	ldrb	r2, [r7, #22]
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007f6a:	7dba      	ldrb	r2, [r7, #22]
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	32ae      	adds	r2, #174	@ 0xae
 8007f70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f74:	691b      	ldr	r3, [r3, #16]
 8007f76:	68f8      	ldr	r0, [r7, #12]
 8007f78:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007f7a:	68f8      	ldr	r0, [r7, #12]
 8007f7c:	f001 f95a 	bl	8009234 <USBD_CtlSendStatus>
 8007f80:	e032      	b.n	8007fe8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007f82:	7afb      	ldrb	r3, [r7, #11]
 8007f84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f88:	b2db      	uxtb	r3, r3
 8007f8a:	4619      	mov	r1, r3
 8007f8c:	68f8      	ldr	r0, [r7, #12]
 8007f8e:	f000 fa37 	bl	8008400 <USBD_CoreFindEP>
 8007f92:	4603      	mov	r3, r0
 8007f94:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007f96:	7dbb      	ldrb	r3, [r7, #22]
 8007f98:	2bff      	cmp	r3, #255	@ 0xff
 8007f9a:	d025      	beq.n	8007fe8 <USBD_LL_DataOutStage+0x15c>
 8007f9c:	7dbb      	ldrb	r3, [r7, #22]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d122      	bne.n	8007fe8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fa8:	b2db      	uxtb	r3, r3
 8007faa:	2b03      	cmp	r3, #3
 8007fac:	d117      	bne.n	8007fde <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007fae:	7dba      	ldrb	r2, [r7, #22]
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	32ae      	adds	r2, #174	@ 0xae
 8007fb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fb8:	699b      	ldr	r3, [r3, #24]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d00f      	beq.n	8007fde <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8007fbe:	7dba      	ldrb	r2, [r7, #22]
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007fc6:	7dba      	ldrb	r2, [r7, #22]
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	32ae      	adds	r2, #174	@ 0xae
 8007fcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fd0:	699b      	ldr	r3, [r3, #24]
 8007fd2:	7afa      	ldrb	r2, [r7, #11]
 8007fd4:	4611      	mov	r1, r2
 8007fd6:	68f8      	ldr	r0, [r7, #12]
 8007fd8:	4798      	blx	r3
 8007fda:	4603      	mov	r3, r0
 8007fdc:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007fde:	7dfb      	ldrb	r3, [r7, #23]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d001      	beq.n	8007fe8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8007fe4:	7dfb      	ldrb	r3, [r7, #23]
 8007fe6:	e000      	b.n	8007fea <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8007fe8:	2300      	movs	r3, #0
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	3718      	adds	r7, #24
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	bd80      	pop	{r7, pc}

08007ff2 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007ff2:	b580      	push	{r7, lr}
 8007ff4:	b086      	sub	sp, #24
 8007ff6:	af00      	add	r7, sp, #0
 8007ff8:	60f8      	str	r0, [r7, #12]
 8007ffa:	460b      	mov	r3, r1
 8007ffc:	607a      	str	r2, [r7, #4]
 8007ffe:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008000:	7afb      	ldrb	r3, [r7, #11]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d16f      	bne.n	80080e6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	3314      	adds	r3, #20
 800800a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008012:	2b02      	cmp	r3, #2
 8008014:	d15a      	bne.n	80080cc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	689a      	ldr	r2, [r3, #8]
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	68db      	ldr	r3, [r3, #12]
 800801e:	429a      	cmp	r2, r3
 8008020:	d914      	bls.n	800804c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	689a      	ldr	r2, [r3, #8]
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	68db      	ldr	r3, [r3, #12]
 800802a:	1ad2      	subs	r2, r2, r3
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008030:	693b      	ldr	r3, [r7, #16]
 8008032:	689b      	ldr	r3, [r3, #8]
 8008034:	461a      	mov	r2, r3
 8008036:	6879      	ldr	r1, [r7, #4]
 8008038:	68f8      	ldr	r0, [r7, #12]
 800803a:	f001 f8bc 	bl	80091b6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800803e:	2300      	movs	r3, #0
 8008040:	2200      	movs	r2, #0
 8008042:	2100      	movs	r1, #0
 8008044:	68f8      	ldr	r0, [r7, #12]
 8008046:	f001 fd97 	bl	8009b78 <USBD_LL_PrepareReceive>
 800804a:	e03f      	b.n	80080cc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	68da      	ldr	r2, [r3, #12]
 8008050:	693b      	ldr	r3, [r7, #16]
 8008052:	689b      	ldr	r3, [r3, #8]
 8008054:	429a      	cmp	r2, r3
 8008056:	d11c      	bne.n	8008092 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008058:	693b      	ldr	r3, [r7, #16]
 800805a:	685a      	ldr	r2, [r3, #4]
 800805c:	693b      	ldr	r3, [r7, #16]
 800805e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008060:	429a      	cmp	r2, r3
 8008062:	d316      	bcc.n	8008092 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	685a      	ldr	r2, [r3, #4]
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800806e:	429a      	cmp	r2, r3
 8008070:	d20f      	bcs.n	8008092 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008072:	2200      	movs	r2, #0
 8008074:	2100      	movs	r1, #0
 8008076:	68f8      	ldr	r0, [r7, #12]
 8008078:	f001 f89d 	bl	80091b6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2200      	movs	r2, #0
 8008080:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008084:	2300      	movs	r3, #0
 8008086:	2200      	movs	r2, #0
 8008088:	2100      	movs	r1, #0
 800808a:	68f8      	ldr	r0, [r7, #12]
 800808c:	f001 fd74 	bl	8009b78 <USBD_LL_PrepareReceive>
 8008090:	e01c      	b.n	80080cc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008098:	b2db      	uxtb	r3, r3
 800809a:	2b03      	cmp	r3, #3
 800809c:	d10f      	bne.n	80080be <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80080a4:	68db      	ldr	r3, [r3, #12]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d009      	beq.n	80080be <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2200      	movs	r2, #0
 80080ae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80080b8:	68db      	ldr	r3, [r3, #12]
 80080ba:	68f8      	ldr	r0, [r7, #12]
 80080bc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80080be:	2180      	movs	r1, #128	@ 0x80
 80080c0:	68f8      	ldr	r0, [r7, #12]
 80080c2:	f001 fcaf 	bl	8009a24 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80080c6:	68f8      	ldr	r0, [r7, #12]
 80080c8:	f001 f8c7 	bl	800925a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d03a      	beq.n	800814c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80080d6:	68f8      	ldr	r0, [r7, #12]
 80080d8:	f7ff fe42 	bl	8007d60 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2200      	movs	r2, #0
 80080e0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80080e4:	e032      	b.n	800814c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80080e6:	7afb      	ldrb	r3, [r7, #11]
 80080e8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80080ec:	b2db      	uxtb	r3, r3
 80080ee:	4619      	mov	r1, r3
 80080f0:	68f8      	ldr	r0, [r7, #12]
 80080f2:	f000 f985 	bl	8008400 <USBD_CoreFindEP>
 80080f6:	4603      	mov	r3, r0
 80080f8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80080fa:	7dfb      	ldrb	r3, [r7, #23]
 80080fc:	2bff      	cmp	r3, #255	@ 0xff
 80080fe:	d025      	beq.n	800814c <USBD_LL_DataInStage+0x15a>
 8008100:	7dfb      	ldrb	r3, [r7, #23]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d122      	bne.n	800814c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800810c:	b2db      	uxtb	r3, r3
 800810e:	2b03      	cmp	r3, #3
 8008110:	d11c      	bne.n	800814c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008112:	7dfa      	ldrb	r2, [r7, #23]
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	32ae      	adds	r2, #174	@ 0xae
 8008118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800811c:	695b      	ldr	r3, [r3, #20]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d014      	beq.n	800814c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8008122:	7dfa      	ldrb	r2, [r7, #23]
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800812a:	7dfa      	ldrb	r2, [r7, #23]
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	32ae      	adds	r2, #174	@ 0xae
 8008130:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008134:	695b      	ldr	r3, [r3, #20]
 8008136:	7afa      	ldrb	r2, [r7, #11]
 8008138:	4611      	mov	r1, r2
 800813a:	68f8      	ldr	r0, [r7, #12]
 800813c:	4798      	blx	r3
 800813e:	4603      	mov	r3, r0
 8008140:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008142:	7dbb      	ldrb	r3, [r7, #22]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d001      	beq.n	800814c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008148:	7dbb      	ldrb	r3, [r7, #22]
 800814a:	e000      	b.n	800814e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800814c:	2300      	movs	r3, #0
}
 800814e:	4618      	mov	r0, r3
 8008150:	3718      	adds	r7, #24
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}

08008156 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008156:	b580      	push	{r7, lr}
 8008158:	b084      	sub	sp, #16
 800815a:	af00      	add	r7, sp, #0
 800815c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800815e:	2300      	movs	r3, #0
 8008160:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2201      	movs	r2, #1
 8008166:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2200      	movs	r2, #0
 800816e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2200      	movs	r2, #0
 8008176:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2200      	movs	r2, #0
 800817c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2200      	movs	r2, #0
 8008184:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800818e:	2b00      	cmp	r3, #0
 8008190:	d014      	beq.n	80081bc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d00e      	beq.n	80081bc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081a4:	685b      	ldr	r3, [r3, #4]
 80081a6:	687a      	ldr	r2, [r7, #4]
 80081a8:	6852      	ldr	r2, [r2, #4]
 80081aa:	b2d2      	uxtb	r2, r2
 80081ac:	4611      	mov	r1, r2
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	4798      	blx	r3
 80081b2:	4603      	mov	r3, r0
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d001      	beq.n	80081bc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80081b8:	2303      	movs	r3, #3
 80081ba:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80081bc:	2340      	movs	r3, #64	@ 0x40
 80081be:	2200      	movs	r2, #0
 80081c0:	2100      	movs	r1, #0
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	f001 fbe9 	bl	800999a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2240      	movs	r2, #64	@ 0x40
 80081d4:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80081d8:	2340      	movs	r3, #64	@ 0x40
 80081da:	2200      	movs	r2, #0
 80081dc:	2180      	movs	r1, #128	@ 0x80
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f001 fbdb 	bl	800999a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2240      	movs	r2, #64	@ 0x40
 80081ee:	621a      	str	r2, [r3, #32]

  return ret;
 80081f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3710      	adds	r7, #16
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}

080081fa <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80081fa:	b480      	push	{r7}
 80081fc:	b083      	sub	sp, #12
 80081fe:	af00      	add	r7, sp, #0
 8008200:	6078      	str	r0, [r7, #4]
 8008202:	460b      	mov	r3, r1
 8008204:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	78fa      	ldrb	r2, [r7, #3]
 800820a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800820c:	2300      	movs	r3, #0
}
 800820e:	4618      	mov	r0, r3
 8008210:	370c      	adds	r7, #12
 8008212:	46bd      	mov	sp, r7
 8008214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008218:	4770      	bx	lr

0800821a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800821a:	b480      	push	{r7}
 800821c:	b083      	sub	sp, #12
 800821e:	af00      	add	r7, sp, #0
 8008220:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008228:	b2db      	uxtb	r3, r3
 800822a:	2b04      	cmp	r3, #4
 800822c:	d006      	beq.n	800823c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008234:	b2da      	uxtb	r2, r3
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2204      	movs	r2, #4
 8008240:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008244:	2300      	movs	r3, #0
}
 8008246:	4618      	mov	r0, r3
 8008248:	370c      	adds	r7, #12
 800824a:	46bd      	mov	sp, r7
 800824c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008250:	4770      	bx	lr

08008252 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008252:	b480      	push	{r7}
 8008254:	b083      	sub	sp, #12
 8008256:	af00      	add	r7, sp, #0
 8008258:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008260:	b2db      	uxtb	r3, r3
 8008262:	2b04      	cmp	r3, #4
 8008264:	d106      	bne.n	8008274 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800826c:	b2da      	uxtb	r2, r3
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008274:	2300      	movs	r3, #0
}
 8008276:	4618      	mov	r0, r3
 8008278:	370c      	adds	r7, #12
 800827a:	46bd      	mov	sp, r7
 800827c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008280:	4770      	bx	lr

08008282 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008282:	b580      	push	{r7, lr}
 8008284:	b082      	sub	sp, #8
 8008286:	af00      	add	r7, sp, #0
 8008288:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008290:	b2db      	uxtb	r3, r3
 8008292:	2b03      	cmp	r3, #3
 8008294:	d110      	bne.n	80082b8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800829c:	2b00      	cmp	r3, #0
 800829e:	d00b      	beq.n	80082b8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80082a6:	69db      	ldr	r3, [r3, #28]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d005      	beq.n	80082b8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80082b2:	69db      	ldr	r3, [r3, #28]
 80082b4:	6878      	ldr	r0, [r7, #4]
 80082b6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80082b8:	2300      	movs	r3, #0
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3708      	adds	r7, #8
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}

080082c2 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80082c2:	b580      	push	{r7, lr}
 80082c4:	b082      	sub	sp, #8
 80082c6:	af00      	add	r7, sp, #0
 80082c8:	6078      	str	r0, [r7, #4]
 80082ca:	460b      	mov	r3, r1
 80082cc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	32ae      	adds	r2, #174	@ 0xae
 80082d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d101      	bne.n	80082e4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80082e0:	2303      	movs	r3, #3
 80082e2:	e01c      	b.n	800831e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082ea:	b2db      	uxtb	r3, r3
 80082ec:	2b03      	cmp	r3, #3
 80082ee:	d115      	bne.n	800831c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	32ae      	adds	r2, #174	@ 0xae
 80082fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082fe:	6a1b      	ldr	r3, [r3, #32]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d00b      	beq.n	800831c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	32ae      	adds	r2, #174	@ 0xae
 800830e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008312:	6a1b      	ldr	r3, [r3, #32]
 8008314:	78fa      	ldrb	r2, [r7, #3]
 8008316:	4611      	mov	r1, r2
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800831c:	2300      	movs	r3, #0
}
 800831e:	4618      	mov	r0, r3
 8008320:	3708      	adds	r7, #8
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}

08008326 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008326:	b580      	push	{r7, lr}
 8008328:	b082      	sub	sp, #8
 800832a:	af00      	add	r7, sp, #0
 800832c:	6078      	str	r0, [r7, #4]
 800832e:	460b      	mov	r3, r1
 8008330:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	32ae      	adds	r2, #174	@ 0xae
 800833c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d101      	bne.n	8008348 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008344:	2303      	movs	r3, #3
 8008346:	e01c      	b.n	8008382 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800834e:	b2db      	uxtb	r3, r3
 8008350:	2b03      	cmp	r3, #3
 8008352:	d115      	bne.n	8008380 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	32ae      	adds	r2, #174	@ 0xae
 800835e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008364:	2b00      	cmp	r3, #0
 8008366:	d00b      	beq.n	8008380 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	32ae      	adds	r2, #174	@ 0xae
 8008372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008378:	78fa      	ldrb	r2, [r7, #3]
 800837a:	4611      	mov	r1, r2
 800837c:	6878      	ldr	r0, [r7, #4]
 800837e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008380:	2300      	movs	r3, #0
}
 8008382:	4618      	mov	r0, r3
 8008384:	3708      	adds	r7, #8
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}

0800838a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800838a:	b480      	push	{r7}
 800838c:	b083      	sub	sp, #12
 800838e:	af00      	add	r7, sp, #0
 8008390:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008392:	2300      	movs	r3, #0
}
 8008394:	4618      	mov	r0, r3
 8008396:	370c      	adds	r7, #12
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr

080083a0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b084      	sub	sp, #16
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80083a8:	2300      	movs	r3, #0
 80083aa:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2201      	movs	r2, #1
 80083b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d00e      	beq.n	80083dc <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	687a      	ldr	r2, [r7, #4]
 80083c8:	6852      	ldr	r2, [r2, #4]
 80083ca:	b2d2      	uxtb	r2, r2
 80083cc:	4611      	mov	r1, r2
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	4798      	blx	r3
 80083d2:	4603      	mov	r3, r0
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d001      	beq.n	80083dc <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80083d8:	2303      	movs	r3, #3
 80083da:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80083dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3710      	adds	r7, #16
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}

080083e6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80083e6:	b480      	push	{r7}
 80083e8:	b083      	sub	sp, #12
 80083ea:	af00      	add	r7, sp, #0
 80083ec:	6078      	str	r0, [r7, #4]
 80083ee:	460b      	mov	r3, r1
 80083f0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80083f2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	370c      	adds	r7, #12
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008400:	b480      	push	{r7}
 8008402:	b083      	sub	sp, #12
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
 8008408:	460b      	mov	r3, r1
 800840a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800840c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800840e:	4618      	mov	r0, r3
 8008410:	370c      	adds	r7, #12
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr

0800841a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800841a:	b580      	push	{r7, lr}
 800841c:	b086      	sub	sp, #24
 800841e:	af00      	add	r7, sp, #0
 8008420:	6078      	str	r0, [r7, #4]
 8008422:	460b      	mov	r3, r1
 8008424:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800842e:	2300      	movs	r3, #0
 8008430:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	885b      	ldrh	r3, [r3, #2]
 8008436:	b29b      	uxth	r3, r3
 8008438:	68fa      	ldr	r2, [r7, #12]
 800843a:	7812      	ldrb	r2, [r2, #0]
 800843c:	4293      	cmp	r3, r2
 800843e:	d91f      	bls.n	8008480 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	781b      	ldrb	r3, [r3, #0]
 8008444:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008446:	e013      	b.n	8008470 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008448:	f107 030a 	add.w	r3, r7, #10
 800844c:	4619      	mov	r1, r3
 800844e:	6978      	ldr	r0, [r7, #20]
 8008450:	f000 f81b 	bl	800848a <USBD_GetNextDesc>
 8008454:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	785b      	ldrb	r3, [r3, #1]
 800845a:	2b05      	cmp	r3, #5
 800845c:	d108      	bne.n	8008470 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	789b      	ldrb	r3, [r3, #2]
 8008466:	78fa      	ldrb	r2, [r7, #3]
 8008468:	429a      	cmp	r2, r3
 800846a:	d008      	beq.n	800847e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800846c:	2300      	movs	r3, #0
 800846e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	885b      	ldrh	r3, [r3, #2]
 8008474:	b29a      	uxth	r2, r3
 8008476:	897b      	ldrh	r3, [r7, #10]
 8008478:	429a      	cmp	r2, r3
 800847a:	d8e5      	bhi.n	8008448 <USBD_GetEpDesc+0x2e>
 800847c:	e000      	b.n	8008480 <USBD_GetEpDesc+0x66>
          break;
 800847e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008480:	693b      	ldr	r3, [r7, #16]
}
 8008482:	4618      	mov	r0, r3
 8008484:	3718      	adds	r7, #24
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}

0800848a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800848a:	b480      	push	{r7}
 800848c:	b085      	sub	sp, #20
 800848e:	af00      	add	r7, sp, #0
 8008490:	6078      	str	r0, [r7, #4]
 8008492:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	881b      	ldrh	r3, [r3, #0]
 800849c:	68fa      	ldr	r2, [r7, #12]
 800849e:	7812      	ldrb	r2, [r2, #0]
 80084a0:	4413      	add	r3, r2
 80084a2:	b29a      	uxth	r2, r3
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	781b      	ldrb	r3, [r3, #0]
 80084ac:	461a      	mov	r2, r3
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	4413      	add	r3, r2
 80084b2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80084b4:	68fb      	ldr	r3, [r7, #12]
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3714      	adds	r7, #20
 80084ba:	46bd      	mov	sp, r7
 80084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c0:	4770      	bx	lr

080084c2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80084c2:	b480      	push	{r7}
 80084c4:	b087      	sub	sp, #28
 80084c6:	af00      	add	r7, sp, #0
 80084c8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	781b      	ldrb	r3, [r3, #0]
 80084d2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80084d4:	697b      	ldr	r3, [r7, #20]
 80084d6:	3301      	adds	r3, #1
 80084d8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	781b      	ldrb	r3, [r3, #0]
 80084de:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80084e0:	8a3b      	ldrh	r3, [r7, #16]
 80084e2:	021b      	lsls	r3, r3, #8
 80084e4:	b21a      	sxth	r2, r3
 80084e6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80084ea:	4313      	orrs	r3, r2
 80084ec:	b21b      	sxth	r3, r3
 80084ee:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80084f0:	89fb      	ldrh	r3, [r7, #14]
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	371c      	adds	r7, #28
 80084f6:	46bd      	mov	sp, r7
 80084f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fc:	4770      	bx	lr
	...

08008500 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b084      	sub	sp, #16
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800850a:	2300      	movs	r3, #0
 800850c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	781b      	ldrb	r3, [r3, #0]
 8008512:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008516:	2b40      	cmp	r3, #64	@ 0x40
 8008518:	d005      	beq.n	8008526 <USBD_StdDevReq+0x26>
 800851a:	2b40      	cmp	r3, #64	@ 0x40
 800851c:	d857      	bhi.n	80085ce <USBD_StdDevReq+0xce>
 800851e:	2b00      	cmp	r3, #0
 8008520:	d00f      	beq.n	8008542 <USBD_StdDevReq+0x42>
 8008522:	2b20      	cmp	r3, #32
 8008524:	d153      	bne.n	80085ce <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	32ae      	adds	r2, #174	@ 0xae
 8008530:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008534:	689b      	ldr	r3, [r3, #8]
 8008536:	6839      	ldr	r1, [r7, #0]
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	4798      	blx	r3
 800853c:	4603      	mov	r3, r0
 800853e:	73fb      	strb	r3, [r7, #15]
      break;
 8008540:	e04a      	b.n	80085d8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	785b      	ldrb	r3, [r3, #1]
 8008546:	2b09      	cmp	r3, #9
 8008548:	d83b      	bhi.n	80085c2 <USBD_StdDevReq+0xc2>
 800854a:	a201      	add	r2, pc, #4	@ (adr r2, 8008550 <USBD_StdDevReq+0x50>)
 800854c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008550:	080085a5 	.word	0x080085a5
 8008554:	080085b9 	.word	0x080085b9
 8008558:	080085c3 	.word	0x080085c3
 800855c:	080085af 	.word	0x080085af
 8008560:	080085c3 	.word	0x080085c3
 8008564:	08008583 	.word	0x08008583
 8008568:	08008579 	.word	0x08008579
 800856c:	080085c3 	.word	0x080085c3
 8008570:	0800859b 	.word	0x0800859b
 8008574:	0800858d 	.word	0x0800858d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008578:	6839      	ldr	r1, [r7, #0]
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f000 fa3c 	bl	80089f8 <USBD_GetDescriptor>
          break;
 8008580:	e024      	b.n	80085cc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008582:	6839      	ldr	r1, [r7, #0]
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f000 fba1 	bl	8008ccc <USBD_SetAddress>
          break;
 800858a:	e01f      	b.n	80085cc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800858c:	6839      	ldr	r1, [r7, #0]
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f000 fbe0 	bl	8008d54 <USBD_SetConfig>
 8008594:	4603      	mov	r3, r0
 8008596:	73fb      	strb	r3, [r7, #15]
          break;
 8008598:	e018      	b.n	80085cc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800859a:	6839      	ldr	r1, [r7, #0]
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f000 fc83 	bl	8008ea8 <USBD_GetConfig>
          break;
 80085a2:	e013      	b.n	80085cc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80085a4:	6839      	ldr	r1, [r7, #0]
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f000 fcb4 	bl	8008f14 <USBD_GetStatus>
          break;
 80085ac:	e00e      	b.n	80085cc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80085ae:	6839      	ldr	r1, [r7, #0]
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f000 fce3 	bl	8008f7c <USBD_SetFeature>
          break;
 80085b6:	e009      	b.n	80085cc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80085b8:	6839      	ldr	r1, [r7, #0]
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f000 fd07 	bl	8008fce <USBD_ClrFeature>
          break;
 80085c0:	e004      	b.n	80085cc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80085c2:	6839      	ldr	r1, [r7, #0]
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f000 fd5e 	bl	8009086 <USBD_CtlError>
          break;
 80085ca:	bf00      	nop
      }
      break;
 80085cc:	e004      	b.n	80085d8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80085ce:	6839      	ldr	r1, [r7, #0]
 80085d0:	6878      	ldr	r0, [r7, #4]
 80085d2:	f000 fd58 	bl	8009086 <USBD_CtlError>
      break;
 80085d6:	bf00      	nop
  }

  return ret;
 80085d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80085da:	4618      	mov	r0, r3
 80085dc:	3710      	adds	r7, #16
 80085de:	46bd      	mov	sp, r7
 80085e0:	bd80      	pop	{r7, pc}
 80085e2:	bf00      	nop

080085e4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b084      	sub	sp, #16
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
 80085ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80085ee:	2300      	movs	r3, #0
 80085f0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	781b      	ldrb	r3, [r3, #0]
 80085f6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80085fa:	2b40      	cmp	r3, #64	@ 0x40
 80085fc:	d005      	beq.n	800860a <USBD_StdItfReq+0x26>
 80085fe:	2b40      	cmp	r3, #64	@ 0x40
 8008600:	d852      	bhi.n	80086a8 <USBD_StdItfReq+0xc4>
 8008602:	2b00      	cmp	r3, #0
 8008604:	d001      	beq.n	800860a <USBD_StdItfReq+0x26>
 8008606:	2b20      	cmp	r3, #32
 8008608:	d14e      	bne.n	80086a8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008610:	b2db      	uxtb	r3, r3
 8008612:	3b01      	subs	r3, #1
 8008614:	2b02      	cmp	r3, #2
 8008616:	d840      	bhi.n	800869a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	889b      	ldrh	r3, [r3, #4]
 800861c:	b2db      	uxtb	r3, r3
 800861e:	2b01      	cmp	r3, #1
 8008620:	d836      	bhi.n	8008690 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	889b      	ldrh	r3, [r3, #4]
 8008626:	b2db      	uxtb	r3, r3
 8008628:	4619      	mov	r1, r3
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f7ff fedb 	bl	80083e6 <USBD_CoreFindIF>
 8008630:	4603      	mov	r3, r0
 8008632:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008634:	7bbb      	ldrb	r3, [r7, #14]
 8008636:	2bff      	cmp	r3, #255	@ 0xff
 8008638:	d01d      	beq.n	8008676 <USBD_StdItfReq+0x92>
 800863a:	7bbb      	ldrb	r3, [r7, #14]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d11a      	bne.n	8008676 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008640:	7bba      	ldrb	r2, [r7, #14]
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	32ae      	adds	r2, #174	@ 0xae
 8008646:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800864a:	689b      	ldr	r3, [r3, #8]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d00f      	beq.n	8008670 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008650:	7bba      	ldrb	r2, [r7, #14]
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008658:	7bba      	ldrb	r2, [r7, #14]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	32ae      	adds	r2, #174	@ 0xae
 800865e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008662:	689b      	ldr	r3, [r3, #8]
 8008664:	6839      	ldr	r1, [r7, #0]
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	4798      	blx	r3
 800866a:	4603      	mov	r3, r0
 800866c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800866e:	e004      	b.n	800867a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008670:	2303      	movs	r3, #3
 8008672:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008674:	e001      	b.n	800867a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008676:	2303      	movs	r3, #3
 8008678:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	88db      	ldrh	r3, [r3, #6]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d110      	bne.n	80086a4 <USBD_StdItfReq+0xc0>
 8008682:	7bfb      	ldrb	r3, [r7, #15]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d10d      	bne.n	80086a4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008688:	6878      	ldr	r0, [r7, #4]
 800868a:	f000 fdd3 	bl	8009234 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800868e:	e009      	b.n	80086a4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008690:	6839      	ldr	r1, [r7, #0]
 8008692:	6878      	ldr	r0, [r7, #4]
 8008694:	f000 fcf7 	bl	8009086 <USBD_CtlError>
          break;
 8008698:	e004      	b.n	80086a4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800869a:	6839      	ldr	r1, [r7, #0]
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f000 fcf2 	bl	8009086 <USBD_CtlError>
          break;
 80086a2:	e000      	b.n	80086a6 <USBD_StdItfReq+0xc2>
          break;
 80086a4:	bf00      	nop
      }
      break;
 80086a6:	e004      	b.n	80086b2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80086a8:	6839      	ldr	r1, [r7, #0]
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f000 fceb 	bl	8009086 <USBD_CtlError>
      break;
 80086b0:	bf00      	nop
  }

  return ret;
 80086b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3710      	adds	r7, #16
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}

080086bc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b084      	sub	sp, #16
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
 80086c4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80086c6:	2300      	movs	r3, #0
 80086c8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	889b      	ldrh	r3, [r3, #4]
 80086ce:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	781b      	ldrb	r3, [r3, #0]
 80086d4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80086d8:	2b40      	cmp	r3, #64	@ 0x40
 80086da:	d007      	beq.n	80086ec <USBD_StdEPReq+0x30>
 80086dc:	2b40      	cmp	r3, #64	@ 0x40
 80086de:	f200 817f 	bhi.w	80089e0 <USBD_StdEPReq+0x324>
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d02a      	beq.n	800873c <USBD_StdEPReq+0x80>
 80086e6:	2b20      	cmp	r3, #32
 80086e8:	f040 817a 	bne.w	80089e0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80086ec:	7bbb      	ldrb	r3, [r7, #14]
 80086ee:	4619      	mov	r1, r3
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	f7ff fe85 	bl	8008400 <USBD_CoreFindEP>
 80086f6:	4603      	mov	r3, r0
 80086f8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80086fa:	7b7b      	ldrb	r3, [r7, #13]
 80086fc:	2bff      	cmp	r3, #255	@ 0xff
 80086fe:	f000 8174 	beq.w	80089ea <USBD_StdEPReq+0x32e>
 8008702:	7b7b      	ldrb	r3, [r7, #13]
 8008704:	2b00      	cmp	r3, #0
 8008706:	f040 8170 	bne.w	80089ea <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800870a:	7b7a      	ldrb	r2, [r7, #13]
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008712:	7b7a      	ldrb	r2, [r7, #13]
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	32ae      	adds	r2, #174	@ 0xae
 8008718:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800871c:	689b      	ldr	r3, [r3, #8]
 800871e:	2b00      	cmp	r3, #0
 8008720:	f000 8163 	beq.w	80089ea <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008724:	7b7a      	ldrb	r2, [r7, #13]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	32ae      	adds	r2, #174	@ 0xae
 800872a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800872e:	689b      	ldr	r3, [r3, #8]
 8008730:	6839      	ldr	r1, [r7, #0]
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	4798      	blx	r3
 8008736:	4603      	mov	r3, r0
 8008738:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800873a:	e156      	b.n	80089ea <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	785b      	ldrb	r3, [r3, #1]
 8008740:	2b03      	cmp	r3, #3
 8008742:	d008      	beq.n	8008756 <USBD_StdEPReq+0x9a>
 8008744:	2b03      	cmp	r3, #3
 8008746:	f300 8145 	bgt.w	80089d4 <USBD_StdEPReq+0x318>
 800874a:	2b00      	cmp	r3, #0
 800874c:	f000 809b 	beq.w	8008886 <USBD_StdEPReq+0x1ca>
 8008750:	2b01      	cmp	r3, #1
 8008752:	d03c      	beq.n	80087ce <USBD_StdEPReq+0x112>
 8008754:	e13e      	b.n	80089d4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800875c:	b2db      	uxtb	r3, r3
 800875e:	2b02      	cmp	r3, #2
 8008760:	d002      	beq.n	8008768 <USBD_StdEPReq+0xac>
 8008762:	2b03      	cmp	r3, #3
 8008764:	d016      	beq.n	8008794 <USBD_StdEPReq+0xd8>
 8008766:	e02c      	b.n	80087c2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008768:	7bbb      	ldrb	r3, [r7, #14]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d00d      	beq.n	800878a <USBD_StdEPReq+0xce>
 800876e:	7bbb      	ldrb	r3, [r7, #14]
 8008770:	2b80      	cmp	r3, #128	@ 0x80
 8008772:	d00a      	beq.n	800878a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008774:	7bbb      	ldrb	r3, [r7, #14]
 8008776:	4619      	mov	r1, r3
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f001 f953 	bl	8009a24 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800877e:	2180      	movs	r1, #128	@ 0x80
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f001 f94f 	bl	8009a24 <USBD_LL_StallEP>
 8008786:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008788:	e020      	b.n	80087cc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800878a:	6839      	ldr	r1, [r7, #0]
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f000 fc7a 	bl	8009086 <USBD_CtlError>
              break;
 8008792:	e01b      	b.n	80087cc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	885b      	ldrh	r3, [r3, #2]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d10e      	bne.n	80087ba <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800879c:	7bbb      	ldrb	r3, [r7, #14]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d00b      	beq.n	80087ba <USBD_StdEPReq+0xfe>
 80087a2:	7bbb      	ldrb	r3, [r7, #14]
 80087a4:	2b80      	cmp	r3, #128	@ 0x80
 80087a6:	d008      	beq.n	80087ba <USBD_StdEPReq+0xfe>
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	88db      	ldrh	r3, [r3, #6]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d104      	bne.n	80087ba <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80087b0:	7bbb      	ldrb	r3, [r7, #14]
 80087b2:	4619      	mov	r1, r3
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f001 f935 	bl	8009a24 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f000 fd3a 	bl	8009234 <USBD_CtlSendStatus>

              break;
 80087c0:	e004      	b.n	80087cc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80087c2:	6839      	ldr	r1, [r7, #0]
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f000 fc5e 	bl	8009086 <USBD_CtlError>
              break;
 80087ca:	bf00      	nop
          }
          break;
 80087cc:	e107      	b.n	80089de <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087d4:	b2db      	uxtb	r3, r3
 80087d6:	2b02      	cmp	r3, #2
 80087d8:	d002      	beq.n	80087e0 <USBD_StdEPReq+0x124>
 80087da:	2b03      	cmp	r3, #3
 80087dc:	d016      	beq.n	800880c <USBD_StdEPReq+0x150>
 80087de:	e04b      	b.n	8008878 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80087e0:	7bbb      	ldrb	r3, [r7, #14]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d00d      	beq.n	8008802 <USBD_StdEPReq+0x146>
 80087e6:	7bbb      	ldrb	r3, [r7, #14]
 80087e8:	2b80      	cmp	r3, #128	@ 0x80
 80087ea:	d00a      	beq.n	8008802 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80087ec:	7bbb      	ldrb	r3, [r7, #14]
 80087ee:	4619      	mov	r1, r3
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f001 f917 	bl	8009a24 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80087f6:	2180      	movs	r1, #128	@ 0x80
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	f001 f913 	bl	8009a24 <USBD_LL_StallEP>
 80087fe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008800:	e040      	b.n	8008884 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008802:	6839      	ldr	r1, [r7, #0]
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f000 fc3e 	bl	8009086 <USBD_CtlError>
              break;
 800880a:	e03b      	b.n	8008884 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	885b      	ldrh	r3, [r3, #2]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d136      	bne.n	8008882 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008814:	7bbb      	ldrb	r3, [r7, #14]
 8008816:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800881a:	2b00      	cmp	r3, #0
 800881c:	d004      	beq.n	8008828 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800881e:	7bbb      	ldrb	r3, [r7, #14]
 8008820:	4619      	mov	r1, r3
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f001 f91d 	bl	8009a62 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f000 fd03 	bl	8009234 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800882e:	7bbb      	ldrb	r3, [r7, #14]
 8008830:	4619      	mov	r1, r3
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f7ff fde4 	bl	8008400 <USBD_CoreFindEP>
 8008838:	4603      	mov	r3, r0
 800883a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800883c:	7b7b      	ldrb	r3, [r7, #13]
 800883e:	2bff      	cmp	r3, #255	@ 0xff
 8008840:	d01f      	beq.n	8008882 <USBD_StdEPReq+0x1c6>
 8008842:	7b7b      	ldrb	r3, [r7, #13]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d11c      	bne.n	8008882 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008848:	7b7a      	ldrb	r2, [r7, #13]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008850:	7b7a      	ldrb	r2, [r7, #13]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	32ae      	adds	r2, #174	@ 0xae
 8008856:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800885a:	689b      	ldr	r3, [r3, #8]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d010      	beq.n	8008882 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008860:	7b7a      	ldrb	r2, [r7, #13]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	32ae      	adds	r2, #174	@ 0xae
 8008866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800886a:	689b      	ldr	r3, [r3, #8]
 800886c:	6839      	ldr	r1, [r7, #0]
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	4798      	blx	r3
 8008872:	4603      	mov	r3, r0
 8008874:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008876:	e004      	b.n	8008882 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008878:	6839      	ldr	r1, [r7, #0]
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 fc03 	bl	8009086 <USBD_CtlError>
              break;
 8008880:	e000      	b.n	8008884 <USBD_StdEPReq+0x1c8>
              break;
 8008882:	bf00      	nop
          }
          break;
 8008884:	e0ab      	b.n	80089de <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800888c:	b2db      	uxtb	r3, r3
 800888e:	2b02      	cmp	r3, #2
 8008890:	d002      	beq.n	8008898 <USBD_StdEPReq+0x1dc>
 8008892:	2b03      	cmp	r3, #3
 8008894:	d032      	beq.n	80088fc <USBD_StdEPReq+0x240>
 8008896:	e097      	b.n	80089c8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008898:	7bbb      	ldrb	r3, [r7, #14]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d007      	beq.n	80088ae <USBD_StdEPReq+0x1f2>
 800889e:	7bbb      	ldrb	r3, [r7, #14]
 80088a0:	2b80      	cmp	r3, #128	@ 0x80
 80088a2:	d004      	beq.n	80088ae <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80088a4:	6839      	ldr	r1, [r7, #0]
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f000 fbed 	bl	8009086 <USBD_CtlError>
                break;
 80088ac:	e091      	b.n	80089d2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80088ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	da0b      	bge.n	80088ce <USBD_StdEPReq+0x212>
 80088b6:	7bbb      	ldrb	r3, [r7, #14]
 80088b8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80088bc:	4613      	mov	r3, r2
 80088be:	009b      	lsls	r3, r3, #2
 80088c0:	4413      	add	r3, r2
 80088c2:	009b      	lsls	r3, r3, #2
 80088c4:	3310      	adds	r3, #16
 80088c6:	687a      	ldr	r2, [r7, #4]
 80088c8:	4413      	add	r3, r2
 80088ca:	3304      	adds	r3, #4
 80088cc:	e00b      	b.n	80088e6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80088ce:	7bbb      	ldrb	r3, [r7, #14]
 80088d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80088d4:	4613      	mov	r3, r2
 80088d6:	009b      	lsls	r3, r3, #2
 80088d8:	4413      	add	r3, r2
 80088da:	009b      	lsls	r3, r3, #2
 80088dc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80088e0:	687a      	ldr	r2, [r7, #4]
 80088e2:	4413      	add	r3, r2
 80088e4:	3304      	adds	r3, #4
 80088e6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	2200      	movs	r2, #0
 80088ec:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	2202      	movs	r2, #2
 80088f2:	4619      	mov	r1, r3
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f000 fc43 	bl	8009180 <USBD_CtlSendData>
              break;
 80088fa:	e06a      	b.n	80089d2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80088fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008900:	2b00      	cmp	r3, #0
 8008902:	da11      	bge.n	8008928 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008904:	7bbb      	ldrb	r3, [r7, #14]
 8008906:	f003 020f 	and.w	r2, r3, #15
 800890a:	6879      	ldr	r1, [r7, #4]
 800890c:	4613      	mov	r3, r2
 800890e:	009b      	lsls	r3, r3, #2
 8008910:	4413      	add	r3, r2
 8008912:	009b      	lsls	r3, r3, #2
 8008914:	440b      	add	r3, r1
 8008916:	3324      	adds	r3, #36	@ 0x24
 8008918:	881b      	ldrh	r3, [r3, #0]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d117      	bne.n	800894e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800891e:	6839      	ldr	r1, [r7, #0]
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	f000 fbb0 	bl	8009086 <USBD_CtlError>
                  break;
 8008926:	e054      	b.n	80089d2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008928:	7bbb      	ldrb	r3, [r7, #14]
 800892a:	f003 020f 	and.w	r2, r3, #15
 800892e:	6879      	ldr	r1, [r7, #4]
 8008930:	4613      	mov	r3, r2
 8008932:	009b      	lsls	r3, r3, #2
 8008934:	4413      	add	r3, r2
 8008936:	009b      	lsls	r3, r3, #2
 8008938:	440b      	add	r3, r1
 800893a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800893e:	881b      	ldrh	r3, [r3, #0]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d104      	bne.n	800894e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008944:	6839      	ldr	r1, [r7, #0]
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f000 fb9d 	bl	8009086 <USBD_CtlError>
                  break;
 800894c:	e041      	b.n	80089d2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800894e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008952:	2b00      	cmp	r3, #0
 8008954:	da0b      	bge.n	800896e <USBD_StdEPReq+0x2b2>
 8008956:	7bbb      	ldrb	r3, [r7, #14]
 8008958:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800895c:	4613      	mov	r3, r2
 800895e:	009b      	lsls	r3, r3, #2
 8008960:	4413      	add	r3, r2
 8008962:	009b      	lsls	r3, r3, #2
 8008964:	3310      	adds	r3, #16
 8008966:	687a      	ldr	r2, [r7, #4]
 8008968:	4413      	add	r3, r2
 800896a:	3304      	adds	r3, #4
 800896c:	e00b      	b.n	8008986 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800896e:	7bbb      	ldrb	r3, [r7, #14]
 8008970:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008974:	4613      	mov	r3, r2
 8008976:	009b      	lsls	r3, r3, #2
 8008978:	4413      	add	r3, r2
 800897a:	009b      	lsls	r3, r3, #2
 800897c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008980:	687a      	ldr	r2, [r7, #4]
 8008982:	4413      	add	r3, r2
 8008984:	3304      	adds	r3, #4
 8008986:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008988:	7bbb      	ldrb	r3, [r7, #14]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d002      	beq.n	8008994 <USBD_StdEPReq+0x2d8>
 800898e:	7bbb      	ldrb	r3, [r7, #14]
 8008990:	2b80      	cmp	r3, #128	@ 0x80
 8008992:	d103      	bne.n	800899c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	2200      	movs	r2, #0
 8008998:	601a      	str	r2, [r3, #0]
 800899a:	e00e      	b.n	80089ba <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800899c:	7bbb      	ldrb	r3, [r7, #14]
 800899e:	4619      	mov	r1, r3
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f001 f87d 	bl	8009aa0 <USBD_LL_IsStallEP>
 80089a6:	4603      	mov	r3, r0
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d003      	beq.n	80089b4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	2201      	movs	r2, #1
 80089b0:	601a      	str	r2, [r3, #0]
 80089b2:	e002      	b.n	80089ba <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	2200      	movs	r2, #0
 80089b8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	2202      	movs	r2, #2
 80089be:	4619      	mov	r1, r3
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f000 fbdd 	bl	8009180 <USBD_CtlSendData>
              break;
 80089c6:	e004      	b.n	80089d2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80089c8:	6839      	ldr	r1, [r7, #0]
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f000 fb5b 	bl	8009086 <USBD_CtlError>
              break;
 80089d0:	bf00      	nop
          }
          break;
 80089d2:	e004      	b.n	80089de <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80089d4:	6839      	ldr	r1, [r7, #0]
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f000 fb55 	bl	8009086 <USBD_CtlError>
          break;
 80089dc:	bf00      	nop
      }
      break;
 80089de:	e005      	b.n	80089ec <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80089e0:	6839      	ldr	r1, [r7, #0]
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f000 fb4f 	bl	8009086 <USBD_CtlError>
      break;
 80089e8:	e000      	b.n	80089ec <USBD_StdEPReq+0x330>
      break;
 80089ea:	bf00      	nop
  }

  return ret;
 80089ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3710      	adds	r7, #16
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}
	...

080089f8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b084      	sub	sp, #16
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
 8008a00:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008a02:	2300      	movs	r3, #0
 8008a04:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008a06:	2300      	movs	r3, #0
 8008a08:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	885b      	ldrh	r3, [r3, #2]
 8008a12:	0a1b      	lsrs	r3, r3, #8
 8008a14:	b29b      	uxth	r3, r3
 8008a16:	3b01      	subs	r3, #1
 8008a18:	2b06      	cmp	r3, #6
 8008a1a:	f200 8128 	bhi.w	8008c6e <USBD_GetDescriptor+0x276>
 8008a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8008a24 <USBD_GetDescriptor+0x2c>)
 8008a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a24:	08008a41 	.word	0x08008a41
 8008a28:	08008a59 	.word	0x08008a59
 8008a2c:	08008a99 	.word	0x08008a99
 8008a30:	08008c6f 	.word	0x08008c6f
 8008a34:	08008c6f 	.word	0x08008c6f
 8008a38:	08008c0f 	.word	0x08008c0f
 8008a3c:	08008c3b 	.word	0x08008c3b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	687a      	ldr	r2, [r7, #4]
 8008a4a:	7c12      	ldrb	r2, [r2, #16]
 8008a4c:	f107 0108 	add.w	r1, r7, #8
 8008a50:	4610      	mov	r0, r2
 8008a52:	4798      	blx	r3
 8008a54:	60f8      	str	r0, [r7, #12]
      break;
 8008a56:	e112      	b.n	8008c7e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	7c1b      	ldrb	r3, [r3, #16]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d10d      	bne.n	8008a7c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a68:	f107 0208 	add.w	r2, r7, #8
 8008a6c:	4610      	mov	r0, r2
 8008a6e:	4798      	blx	r3
 8008a70:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	3301      	adds	r3, #1
 8008a76:	2202      	movs	r2, #2
 8008a78:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008a7a:	e100      	b.n	8008c7e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a84:	f107 0208 	add.w	r2, r7, #8
 8008a88:	4610      	mov	r0, r2
 8008a8a:	4798      	blx	r3
 8008a8c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	3301      	adds	r3, #1
 8008a92:	2202      	movs	r2, #2
 8008a94:	701a      	strb	r2, [r3, #0]
      break;
 8008a96:	e0f2      	b.n	8008c7e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	885b      	ldrh	r3, [r3, #2]
 8008a9c:	b2db      	uxtb	r3, r3
 8008a9e:	2b05      	cmp	r3, #5
 8008aa0:	f200 80ac 	bhi.w	8008bfc <USBD_GetDescriptor+0x204>
 8008aa4:	a201      	add	r2, pc, #4	@ (adr r2, 8008aac <USBD_GetDescriptor+0xb4>)
 8008aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aaa:	bf00      	nop
 8008aac:	08008ac5 	.word	0x08008ac5
 8008ab0:	08008af9 	.word	0x08008af9
 8008ab4:	08008b2d 	.word	0x08008b2d
 8008ab8:	08008b61 	.word	0x08008b61
 8008abc:	08008b95 	.word	0x08008b95
 8008ac0:	08008bc9 	.word	0x08008bc9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008aca:	685b      	ldr	r3, [r3, #4]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d00b      	beq.n	8008ae8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ad6:	685b      	ldr	r3, [r3, #4]
 8008ad8:	687a      	ldr	r2, [r7, #4]
 8008ada:	7c12      	ldrb	r2, [r2, #16]
 8008adc:	f107 0108 	add.w	r1, r7, #8
 8008ae0:	4610      	mov	r0, r2
 8008ae2:	4798      	blx	r3
 8008ae4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ae6:	e091      	b.n	8008c0c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ae8:	6839      	ldr	r1, [r7, #0]
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f000 facb 	bl	8009086 <USBD_CtlError>
            err++;
 8008af0:	7afb      	ldrb	r3, [r7, #11]
 8008af2:	3301      	adds	r3, #1
 8008af4:	72fb      	strb	r3, [r7, #11]
          break;
 8008af6:	e089      	b.n	8008c0c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008afe:	689b      	ldr	r3, [r3, #8]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d00b      	beq.n	8008b1c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b0a:	689b      	ldr	r3, [r3, #8]
 8008b0c:	687a      	ldr	r2, [r7, #4]
 8008b0e:	7c12      	ldrb	r2, [r2, #16]
 8008b10:	f107 0108 	add.w	r1, r7, #8
 8008b14:	4610      	mov	r0, r2
 8008b16:	4798      	blx	r3
 8008b18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b1a:	e077      	b.n	8008c0c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b1c:	6839      	ldr	r1, [r7, #0]
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f000 fab1 	bl	8009086 <USBD_CtlError>
            err++;
 8008b24:	7afb      	ldrb	r3, [r7, #11]
 8008b26:	3301      	adds	r3, #1
 8008b28:	72fb      	strb	r3, [r7, #11]
          break;
 8008b2a:	e06f      	b.n	8008c0c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b32:	68db      	ldr	r3, [r3, #12]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d00b      	beq.n	8008b50 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b3e:	68db      	ldr	r3, [r3, #12]
 8008b40:	687a      	ldr	r2, [r7, #4]
 8008b42:	7c12      	ldrb	r2, [r2, #16]
 8008b44:	f107 0108 	add.w	r1, r7, #8
 8008b48:	4610      	mov	r0, r2
 8008b4a:	4798      	blx	r3
 8008b4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b4e:	e05d      	b.n	8008c0c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b50:	6839      	ldr	r1, [r7, #0]
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f000 fa97 	bl	8009086 <USBD_CtlError>
            err++;
 8008b58:	7afb      	ldrb	r3, [r7, #11]
 8008b5a:	3301      	adds	r3, #1
 8008b5c:	72fb      	strb	r3, [r7, #11]
          break;
 8008b5e:	e055      	b.n	8008c0c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b66:	691b      	ldr	r3, [r3, #16]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d00b      	beq.n	8008b84 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b72:	691b      	ldr	r3, [r3, #16]
 8008b74:	687a      	ldr	r2, [r7, #4]
 8008b76:	7c12      	ldrb	r2, [r2, #16]
 8008b78:	f107 0108 	add.w	r1, r7, #8
 8008b7c:	4610      	mov	r0, r2
 8008b7e:	4798      	blx	r3
 8008b80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b82:	e043      	b.n	8008c0c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b84:	6839      	ldr	r1, [r7, #0]
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 fa7d 	bl	8009086 <USBD_CtlError>
            err++;
 8008b8c:	7afb      	ldrb	r3, [r7, #11]
 8008b8e:	3301      	adds	r3, #1
 8008b90:	72fb      	strb	r3, [r7, #11]
          break;
 8008b92:	e03b      	b.n	8008c0c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b9a:	695b      	ldr	r3, [r3, #20]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d00b      	beq.n	8008bb8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ba6:	695b      	ldr	r3, [r3, #20]
 8008ba8:	687a      	ldr	r2, [r7, #4]
 8008baa:	7c12      	ldrb	r2, [r2, #16]
 8008bac:	f107 0108 	add.w	r1, r7, #8
 8008bb0:	4610      	mov	r0, r2
 8008bb2:	4798      	blx	r3
 8008bb4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008bb6:	e029      	b.n	8008c0c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008bb8:	6839      	ldr	r1, [r7, #0]
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f000 fa63 	bl	8009086 <USBD_CtlError>
            err++;
 8008bc0:	7afb      	ldrb	r3, [r7, #11]
 8008bc2:	3301      	adds	r3, #1
 8008bc4:	72fb      	strb	r3, [r7, #11]
          break;
 8008bc6:	e021      	b.n	8008c0c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008bce:	699b      	ldr	r3, [r3, #24]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d00b      	beq.n	8008bec <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008bda:	699b      	ldr	r3, [r3, #24]
 8008bdc:	687a      	ldr	r2, [r7, #4]
 8008bde:	7c12      	ldrb	r2, [r2, #16]
 8008be0:	f107 0108 	add.w	r1, r7, #8
 8008be4:	4610      	mov	r0, r2
 8008be6:	4798      	blx	r3
 8008be8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008bea:	e00f      	b.n	8008c0c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008bec:	6839      	ldr	r1, [r7, #0]
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f000 fa49 	bl	8009086 <USBD_CtlError>
            err++;
 8008bf4:	7afb      	ldrb	r3, [r7, #11]
 8008bf6:	3301      	adds	r3, #1
 8008bf8:	72fb      	strb	r3, [r7, #11]
          break;
 8008bfa:	e007      	b.n	8008c0c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008bfc:	6839      	ldr	r1, [r7, #0]
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f000 fa41 	bl	8009086 <USBD_CtlError>
          err++;
 8008c04:	7afb      	ldrb	r3, [r7, #11]
 8008c06:	3301      	adds	r3, #1
 8008c08:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008c0a:	bf00      	nop
      }
      break;
 8008c0c:	e037      	b.n	8008c7e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	7c1b      	ldrb	r3, [r3, #16]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d109      	bne.n	8008c2a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c1e:	f107 0208 	add.w	r2, r7, #8
 8008c22:	4610      	mov	r0, r2
 8008c24:	4798      	blx	r3
 8008c26:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008c28:	e029      	b.n	8008c7e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008c2a:	6839      	ldr	r1, [r7, #0]
 8008c2c:	6878      	ldr	r0, [r7, #4]
 8008c2e:	f000 fa2a 	bl	8009086 <USBD_CtlError>
        err++;
 8008c32:	7afb      	ldrb	r3, [r7, #11]
 8008c34:	3301      	adds	r3, #1
 8008c36:	72fb      	strb	r3, [r7, #11]
      break;
 8008c38:	e021      	b.n	8008c7e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	7c1b      	ldrb	r3, [r3, #16]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d10d      	bne.n	8008c5e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c4a:	f107 0208 	add.w	r2, r7, #8
 8008c4e:	4610      	mov	r0, r2
 8008c50:	4798      	blx	r3
 8008c52:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	3301      	adds	r3, #1
 8008c58:	2207      	movs	r2, #7
 8008c5a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008c5c:	e00f      	b.n	8008c7e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008c5e:	6839      	ldr	r1, [r7, #0]
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f000 fa10 	bl	8009086 <USBD_CtlError>
        err++;
 8008c66:	7afb      	ldrb	r3, [r7, #11]
 8008c68:	3301      	adds	r3, #1
 8008c6a:	72fb      	strb	r3, [r7, #11]
      break;
 8008c6c:	e007      	b.n	8008c7e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008c6e:	6839      	ldr	r1, [r7, #0]
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 fa08 	bl	8009086 <USBD_CtlError>
      err++;
 8008c76:	7afb      	ldrb	r3, [r7, #11]
 8008c78:	3301      	adds	r3, #1
 8008c7a:	72fb      	strb	r3, [r7, #11]
      break;
 8008c7c:	bf00      	nop
  }

  if (err != 0U)
 8008c7e:	7afb      	ldrb	r3, [r7, #11]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d11e      	bne.n	8008cc2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	88db      	ldrh	r3, [r3, #6]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d016      	beq.n	8008cba <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008c8c:	893b      	ldrh	r3, [r7, #8]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d00e      	beq.n	8008cb0 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	88da      	ldrh	r2, [r3, #6]
 8008c96:	893b      	ldrh	r3, [r7, #8]
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	bf28      	it	cs
 8008c9c:	4613      	movcs	r3, r2
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008ca2:	893b      	ldrh	r3, [r7, #8]
 8008ca4:	461a      	mov	r2, r3
 8008ca6:	68f9      	ldr	r1, [r7, #12]
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f000 fa69 	bl	8009180 <USBD_CtlSendData>
 8008cae:	e009      	b.n	8008cc4 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008cb0:	6839      	ldr	r1, [r7, #0]
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f000 f9e7 	bl	8009086 <USBD_CtlError>
 8008cb8:	e004      	b.n	8008cc4 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f000 faba 	bl	8009234 <USBD_CtlSendStatus>
 8008cc0:	e000      	b.n	8008cc4 <USBD_GetDescriptor+0x2cc>
    return;
 8008cc2:	bf00      	nop
  }
}
 8008cc4:	3710      	adds	r7, #16
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}
 8008cca:	bf00      	nop

08008ccc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b084      	sub	sp, #16
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
 8008cd4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	889b      	ldrh	r3, [r3, #4]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d131      	bne.n	8008d42 <USBD_SetAddress+0x76>
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	88db      	ldrh	r3, [r3, #6]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d12d      	bne.n	8008d42 <USBD_SetAddress+0x76>
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	885b      	ldrh	r3, [r3, #2]
 8008cea:	2b7f      	cmp	r3, #127	@ 0x7f
 8008cec:	d829      	bhi.n	8008d42 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	885b      	ldrh	r3, [r3, #2]
 8008cf2:	b2db      	uxtb	r3, r3
 8008cf4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cf8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d00:	b2db      	uxtb	r3, r3
 8008d02:	2b03      	cmp	r3, #3
 8008d04:	d104      	bne.n	8008d10 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008d06:	6839      	ldr	r1, [r7, #0]
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	f000 f9bc 	bl	8009086 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d0e:	e01d      	b.n	8008d4c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	7bfa      	ldrb	r2, [r7, #15]
 8008d14:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008d18:	7bfb      	ldrb	r3, [r7, #15]
 8008d1a:	4619      	mov	r1, r3
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	f000 feeb 	bl	8009af8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	f000 fa86 	bl	8009234 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008d28:	7bfb      	ldrb	r3, [r7, #15]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d004      	beq.n	8008d38 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2202      	movs	r2, #2
 8008d32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d36:	e009      	b.n	8008d4c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d40:	e004      	b.n	8008d4c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008d42:	6839      	ldr	r1, [r7, #0]
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f000 f99e 	bl	8009086 <USBD_CtlError>
  }
}
 8008d4a:	bf00      	nop
 8008d4c:	bf00      	nop
 8008d4e:	3710      	adds	r7, #16
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d5e:	2300      	movs	r3, #0
 8008d60:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	885b      	ldrh	r3, [r3, #2]
 8008d66:	b2da      	uxtb	r2, r3
 8008d68:	4b4e      	ldr	r3, [pc, #312]	@ (8008ea4 <USBD_SetConfig+0x150>)
 8008d6a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008d6c:	4b4d      	ldr	r3, [pc, #308]	@ (8008ea4 <USBD_SetConfig+0x150>)
 8008d6e:	781b      	ldrb	r3, [r3, #0]
 8008d70:	2b01      	cmp	r3, #1
 8008d72:	d905      	bls.n	8008d80 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008d74:	6839      	ldr	r1, [r7, #0]
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f000 f985 	bl	8009086 <USBD_CtlError>
    return USBD_FAIL;
 8008d7c:	2303      	movs	r3, #3
 8008d7e:	e08c      	b.n	8008e9a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d86:	b2db      	uxtb	r3, r3
 8008d88:	2b02      	cmp	r3, #2
 8008d8a:	d002      	beq.n	8008d92 <USBD_SetConfig+0x3e>
 8008d8c:	2b03      	cmp	r3, #3
 8008d8e:	d029      	beq.n	8008de4 <USBD_SetConfig+0x90>
 8008d90:	e075      	b.n	8008e7e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008d92:	4b44      	ldr	r3, [pc, #272]	@ (8008ea4 <USBD_SetConfig+0x150>)
 8008d94:	781b      	ldrb	r3, [r3, #0]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d020      	beq.n	8008ddc <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008d9a:	4b42      	ldr	r3, [pc, #264]	@ (8008ea4 <USBD_SetConfig+0x150>)
 8008d9c:	781b      	ldrb	r3, [r3, #0]
 8008d9e:	461a      	mov	r2, r3
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008da4:	4b3f      	ldr	r3, [pc, #252]	@ (8008ea4 <USBD_SetConfig+0x150>)
 8008da6:	781b      	ldrb	r3, [r3, #0]
 8008da8:	4619      	mov	r1, r3
 8008daa:	6878      	ldr	r0, [r7, #4]
 8008dac:	f7fe ffe3 	bl	8007d76 <USBD_SetClassConfig>
 8008db0:	4603      	mov	r3, r0
 8008db2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008db4:	7bfb      	ldrb	r3, [r7, #15]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d008      	beq.n	8008dcc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008dba:	6839      	ldr	r1, [r7, #0]
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f000 f962 	bl	8009086 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2202      	movs	r2, #2
 8008dc6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008dca:	e065      	b.n	8008e98 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f000 fa31 	bl	8009234 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2203      	movs	r2, #3
 8008dd6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008dda:	e05d      	b.n	8008e98 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f000 fa29 	bl	8009234 <USBD_CtlSendStatus>
      break;
 8008de2:	e059      	b.n	8008e98 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008de4:	4b2f      	ldr	r3, [pc, #188]	@ (8008ea4 <USBD_SetConfig+0x150>)
 8008de6:	781b      	ldrb	r3, [r3, #0]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d112      	bne.n	8008e12 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2202      	movs	r2, #2
 8008df0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008df4:	4b2b      	ldr	r3, [pc, #172]	@ (8008ea4 <USBD_SetConfig+0x150>)
 8008df6:	781b      	ldrb	r3, [r3, #0]
 8008df8:	461a      	mov	r2, r3
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008dfe:	4b29      	ldr	r3, [pc, #164]	@ (8008ea4 <USBD_SetConfig+0x150>)
 8008e00:	781b      	ldrb	r3, [r3, #0]
 8008e02:	4619      	mov	r1, r3
 8008e04:	6878      	ldr	r0, [r7, #4]
 8008e06:	f7fe ffd2 	bl	8007dae <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f000 fa12 	bl	8009234 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008e10:	e042      	b.n	8008e98 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008e12:	4b24      	ldr	r3, [pc, #144]	@ (8008ea4 <USBD_SetConfig+0x150>)
 8008e14:	781b      	ldrb	r3, [r3, #0]
 8008e16:	461a      	mov	r2, r3
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	429a      	cmp	r2, r3
 8008e1e:	d02a      	beq.n	8008e76 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	685b      	ldr	r3, [r3, #4]
 8008e24:	b2db      	uxtb	r3, r3
 8008e26:	4619      	mov	r1, r3
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	f7fe ffc0 	bl	8007dae <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008e2e:	4b1d      	ldr	r3, [pc, #116]	@ (8008ea4 <USBD_SetConfig+0x150>)
 8008e30:	781b      	ldrb	r3, [r3, #0]
 8008e32:	461a      	mov	r2, r3
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008e38:	4b1a      	ldr	r3, [pc, #104]	@ (8008ea4 <USBD_SetConfig+0x150>)
 8008e3a:	781b      	ldrb	r3, [r3, #0]
 8008e3c:	4619      	mov	r1, r3
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f7fe ff99 	bl	8007d76 <USBD_SetClassConfig>
 8008e44:	4603      	mov	r3, r0
 8008e46:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008e48:	7bfb      	ldrb	r3, [r7, #15]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d00f      	beq.n	8008e6e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008e4e:	6839      	ldr	r1, [r7, #0]
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f000 f918 	bl	8009086 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	4619      	mov	r1, r3
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	f7fe ffa5 	bl	8007dae <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2202      	movs	r2, #2
 8008e68:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008e6c:	e014      	b.n	8008e98 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f000 f9e0 	bl	8009234 <USBD_CtlSendStatus>
      break;
 8008e74:	e010      	b.n	8008e98 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008e76:	6878      	ldr	r0, [r7, #4]
 8008e78:	f000 f9dc 	bl	8009234 <USBD_CtlSendStatus>
      break;
 8008e7c:	e00c      	b.n	8008e98 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008e7e:	6839      	ldr	r1, [r7, #0]
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f000 f900 	bl	8009086 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008e86:	4b07      	ldr	r3, [pc, #28]	@ (8008ea4 <USBD_SetConfig+0x150>)
 8008e88:	781b      	ldrb	r3, [r3, #0]
 8008e8a:	4619      	mov	r1, r3
 8008e8c:	6878      	ldr	r0, [r7, #4]
 8008e8e:	f7fe ff8e 	bl	8007dae <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008e92:	2303      	movs	r3, #3
 8008e94:	73fb      	strb	r3, [r7, #15]
      break;
 8008e96:	bf00      	nop
  }

  return ret;
 8008e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3710      	adds	r7, #16
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
 8008ea2:	bf00      	nop
 8008ea4:	2000046c 	.word	0x2000046c

08008ea8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b082      	sub	sp, #8
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
 8008eb0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	88db      	ldrh	r3, [r3, #6]
 8008eb6:	2b01      	cmp	r3, #1
 8008eb8:	d004      	beq.n	8008ec4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008eba:	6839      	ldr	r1, [r7, #0]
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	f000 f8e2 	bl	8009086 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008ec2:	e023      	b.n	8008f0c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008eca:	b2db      	uxtb	r3, r3
 8008ecc:	2b02      	cmp	r3, #2
 8008ece:	dc02      	bgt.n	8008ed6 <USBD_GetConfig+0x2e>
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	dc03      	bgt.n	8008edc <USBD_GetConfig+0x34>
 8008ed4:	e015      	b.n	8008f02 <USBD_GetConfig+0x5a>
 8008ed6:	2b03      	cmp	r3, #3
 8008ed8:	d00b      	beq.n	8008ef2 <USBD_GetConfig+0x4a>
 8008eda:	e012      	b.n	8008f02 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2200      	movs	r2, #0
 8008ee0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	3308      	adds	r3, #8
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	4619      	mov	r1, r3
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f000 f948 	bl	8009180 <USBD_CtlSendData>
        break;
 8008ef0:	e00c      	b.n	8008f0c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	3304      	adds	r3, #4
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	4619      	mov	r1, r3
 8008efa:	6878      	ldr	r0, [r7, #4]
 8008efc:	f000 f940 	bl	8009180 <USBD_CtlSendData>
        break;
 8008f00:	e004      	b.n	8008f0c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008f02:	6839      	ldr	r1, [r7, #0]
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f000 f8be 	bl	8009086 <USBD_CtlError>
        break;
 8008f0a:	bf00      	nop
}
 8008f0c:	bf00      	nop
 8008f0e:	3708      	adds	r7, #8
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}

08008f14 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b082      	sub	sp, #8
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
 8008f1c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f24:	b2db      	uxtb	r3, r3
 8008f26:	3b01      	subs	r3, #1
 8008f28:	2b02      	cmp	r3, #2
 8008f2a:	d81e      	bhi.n	8008f6a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	88db      	ldrh	r3, [r3, #6]
 8008f30:	2b02      	cmp	r3, #2
 8008f32:	d004      	beq.n	8008f3e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008f34:	6839      	ldr	r1, [r7, #0]
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f000 f8a5 	bl	8009086 <USBD_CtlError>
        break;
 8008f3c:	e01a      	b.n	8008f74 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2201      	movs	r2, #1
 8008f42:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d005      	beq.n	8008f5a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	68db      	ldr	r3, [r3, #12]
 8008f52:	f043 0202 	orr.w	r2, r3, #2
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	330c      	adds	r3, #12
 8008f5e:	2202      	movs	r2, #2
 8008f60:	4619      	mov	r1, r3
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f000 f90c 	bl	8009180 <USBD_CtlSendData>
      break;
 8008f68:	e004      	b.n	8008f74 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008f6a:	6839      	ldr	r1, [r7, #0]
 8008f6c:	6878      	ldr	r0, [r7, #4]
 8008f6e:	f000 f88a 	bl	8009086 <USBD_CtlError>
      break;
 8008f72:	bf00      	nop
  }
}
 8008f74:	bf00      	nop
 8008f76:	3708      	adds	r7, #8
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b082      	sub	sp, #8
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
 8008f84:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	885b      	ldrh	r3, [r3, #2]
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d107      	bne.n	8008f9e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2201      	movs	r2, #1
 8008f92:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	f000 f94c 	bl	8009234 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008f9c:	e013      	b.n	8008fc6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	885b      	ldrh	r3, [r3, #2]
 8008fa2:	2b02      	cmp	r3, #2
 8008fa4:	d10b      	bne.n	8008fbe <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	889b      	ldrh	r3, [r3, #4]
 8008faa:	0a1b      	lsrs	r3, r3, #8
 8008fac:	b29b      	uxth	r3, r3
 8008fae:	b2da      	uxtb	r2, r3
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f000 f93c 	bl	8009234 <USBD_CtlSendStatus>
}
 8008fbc:	e003      	b.n	8008fc6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008fbe:	6839      	ldr	r1, [r7, #0]
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f000 f860 	bl	8009086 <USBD_CtlError>
}
 8008fc6:	bf00      	nop
 8008fc8:	3708      	adds	r7, #8
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}

08008fce <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008fce:	b580      	push	{r7, lr}
 8008fd0:	b082      	sub	sp, #8
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	6078      	str	r0, [r7, #4]
 8008fd6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fde:	b2db      	uxtb	r3, r3
 8008fe0:	3b01      	subs	r3, #1
 8008fe2:	2b02      	cmp	r3, #2
 8008fe4:	d80b      	bhi.n	8008ffe <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	885b      	ldrh	r3, [r3, #2]
 8008fea:	2b01      	cmp	r3, #1
 8008fec:	d10c      	bne.n	8009008 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f000 f91c 	bl	8009234 <USBD_CtlSendStatus>
      }
      break;
 8008ffc:	e004      	b.n	8009008 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008ffe:	6839      	ldr	r1, [r7, #0]
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f000 f840 	bl	8009086 <USBD_CtlError>
      break;
 8009006:	e000      	b.n	800900a <USBD_ClrFeature+0x3c>
      break;
 8009008:	bf00      	nop
  }
}
 800900a:	bf00      	nop
 800900c:	3708      	adds	r7, #8
 800900e:	46bd      	mov	sp, r7
 8009010:	bd80      	pop	{r7, pc}

08009012 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009012:	b580      	push	{r7, lr}
 8009014:	b084      	sub	sp, #16
 8009016:	af00      	add	r7, sp, #0
 8009018:	6078      	str	r0, [r7, #4]
 800901a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	781a      	ldrb	r2, [r3, #0]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	3301      	adds	r3, #1
 800902c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	781a      	ldrb	r2, [r3, #0]
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	3301      	adds	r3, #1
 800903a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800903c:	68f8      	ldr	r0, [r7, #12]
 800903e:	f7ff fa40 	bl	80084c2 <SWAPBYTE>
 8009042:	4603      	mov	r3, r0
 8009044:	461a      	mov	r2, r3
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	3301      	adds	r3, #1
 800904e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	3301      	adds	r3, #1
 8009054:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009056:	68f8      	ldr	r0, [r7, #12]
 8009058:	f7ff fa33 	bl	80084c2 <SWAPBYTE>
 800905c:	4603      	mov	r3, r0
 800905e:	461a      	mov	r2, r3
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	3301      	adds	r3, #1
 8009068:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	3301      	adds	r3, #1
 800906e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009070:	68f8      	ldr	r0, [r7, #12]
 8009072:	f7ff fa26 	bl	80084c2 <SWAPBYTE>
 8009076:	4603      	mov	r3, r0
 8009078:	461a      	mov	r2, r3
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	80da      	strh	r2, [r3, #6]
}
 800907e:	bf00      	nop
 8009080:	3710      	adds	r7, #16
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}

08009086 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009086:	b580      	push	{r7, lr}
 8009088:	b082      	sub	sp, #8
 800908a:	af00      	add	r7, sp, #0
 800908c:	6078      	str	r0, [r7, #4]
 800908e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009090:	2180      	movs	r1, #128	@ 0x80
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f000 fcc6 	bl	8009a24 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009098:	2100      	movs	r1, #0
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f000 fcc2 	bl	8009a24 <USBD_LL_StallEP>
}
 80090a0:	bf00      	nop
 80090a2:	3708      	adds	r7, #8
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}

080090a8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b086      	sub	sp, #24
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	60f8      	str	r0, [r7, #12]
 80090b0:	60b9      	str	r1, [r7, #8]
 80090b2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80090b4:	2300      	movs	r3, #0
 80090b6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d042      	beq.n	8009144 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80090c2:	6938      	ldr	r0, [r7, #16]
 80090c4:	f000 f842 	bl	800914c <USBD_GetLen>
 80090c8:	4603      	mov	r3, r0
 80090ca:	3301      	adds	r3, #1
 80090cc:	005b      	lsls	r3, r3, #1
 80090ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090d2:	d808      	bhi.n	80090e6 <USBD_GetString+0x3e>
 80090d4:	6938      	ldr	r0, [r7, #16]
 80090d6:	f000 f839 	bl	800914c <USBD_GetLen>
 80090da:	4603      	mov	r3, r0
 80090dc:	3301      	adds	r3, #1
 80090de:	b29b      	uxth	r3, r3
 80090e0:	005b      	lsls	r3, r3, #1
 80090e2:	b29a      	uxth	r2, r3
 80090e4:	e001      	b.n	80090ea <USBD_GetString+0x42>
 80090e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80090ee:	7dfb      	ldrb	r3, [r7, #23]
 80090f0:	68ba      	ldr	r2, [r7, #8]
 80090f2:	4413      	add	r3, r2
 80090f4:	687a      	ldr	r2, [r7, #4]
 80090f6:	7812      	ldrb	r2, [r2, #0]
 80090f8:	701a      	strb	r2, [r3, #0]
  idx++;
 80090fa:	7dfb      	ldrb	r3, [r7, #23]
 80090fc:	3301      	adds	r3, #1
 80090fe:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009100:	7dfb      	ldrb	r3, [r7, #23]
 8009102:	68ba      	ldr	r2, [r7, #8]
 8009104:	4413      	add	r3, r2
 8009106:	2203      	movs	r2, #3
 8009108:	701a      	strb	r2, [r3, #0]
  idx++;
 800910a:	7dfb      	ldrb	r3, [r7, #23]
 800910c:	3301      	adds	r3, #1
 800910e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009110:	e013      	b.n	800913a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009112:	7dfb      	ldrb	r3, [r7, #23]
 8009114:	68ba      	ldr	r2, [r7, #8]
 8009116:	4413      	add	r3, r2
 8009118:	693a      	ldr	r2, [r7, #16]
 800911a:	7812      	ldrb	r2, [r2, #0]
 800911c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800911e:	693b      	ldr	r3, [r7, #16]
 8009120:	3301      	adds	r3, #1
 8009122:	613b      	str	r3, [r7, #16]
    idx++;
 8009124:	7dfb      	ldrb	r3, [r7, #23]
 8009126:	3301      	adds	r3, #1
 8009128:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800912a:	7dfb      	ldrb	r3, [r7, #23]
 800912c:	68ba      	ldr	r2, [r7, #8]
 800912e:	4413      	add	r3, r2
 8009130:	2200      	movs	r2, #0
 8009132:	701a      	strb	r2, [r3, #0]
    idx++;
 8009134:	7dfb      	ldrb	r3, [r7, #23]
 8009136:	3301      	adds	r3, #1
 8009138:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800913a:	693b      	ldr	r3, [r7, #16]
 800913c:	781b      	ldrb	r3, [r3, #0]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d1e7      	bne.n	8009112 <USBD_GetString+0x6a>
 8009142:	e000      	b.n	8009146 <USBD_GetString+0x9e>
    return;
 8009144:	bf00      	nop
  }
}
 8009146:	3718      	adds	r7, #24
 8009148:	46bd      	mov	sp, r7
 800914a:	bd80      	pop	{r7, pc}

0800914c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800914c:	b480      	push	{r7}
 800914e:	b085      	sub	sp, #20
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009154:	2300      	movs	r3, #0
 8009156:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800915c:	e005      	b.n	800916a <USBD_GetLen+0x1e>
  {
    len++;
 800915e:	7bfb      	ldrb	r3, [r7, #15]
 8009160:	3301      	adds	r3, #1
 8009162:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	3301      	adds	r3, #1
 8009168:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	781b      	ldrb	r3, [r3, #0]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d1f5      	bne.n	800915e <USBD_GetLen+0x12>
  }

  return len;
 8009172:	7bfb      	ldrb	r3, [r7, #15]
}
 8009174:	4618      	mov	r0, r3
 8009176:	3714      	adds	r7, #20
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr

08009180 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b084      	sub	sp, #16
 8009184:	af00      	add	r7, sp, #0
 8009186:	60f8      	str	r0, [r7, #12]
 8009188:	60b9      	str	r1, [r7, #8]
 800918a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	2202      	movs	r2, #2
 8009190:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	687a      	ldr	r2, [r7, #4]
 8009198:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	687a      	ldr	r2, [r7, #4]
 800919e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	68ba      	ldr	r2, [r7, #8]
 80091a4:	2100      	movs	r1, #0
 80091a6:	68f8      	ldr	r0, [r7, #12]
 80091a8:	f000 fcc5 	bl	8009b36 <USBD_LL_Transmit>

  return USBD_OK;
 80091ac:	2300      	movs	r3, #0
}
 80091ae:	4618      	mov	r0, r3
 80091b0:	3710      	adds	r7, #16
 80091b2:	46bd      	mov	sp, r7
 80091b4:	bd80      	pop	{r7, pc}

080091b6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80091b6:	b580      	push	{r7, lr}
 80091b8:	b084      	sub	sp, #16
 80091ba:	af00      	add	r7, sp, #0
 80091bc:	60f8      	str	r0, [r7, #12]
 80091be:	60b9      	str	r1, [r7, #8]
 80091c0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	68ba      	ldr	r2, [r7, #8]
 80091c6:	2100      	movs	r1, #0
 80091c8:	68f8      	ldr	r0, [r7, #12]
 80091ca:	f000 fcb4 	bl	8009b36 <USBD_LL_Transmit>

  return USBD_OK;
 80091ce:	2300      	movs	r3, #0
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	3710      	adds	r7, #16
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}

080091d8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b084      	sub	sp, #16
 80091dc:	af00      	add	r7, sp, #0
 80091de:	60f8      	str	r0, [r7, #12]
 80091e0:	60b9      	str	r1, [r7, #8]
 80091e2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	2203      	movs	r2, #3
 80091e8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	687a      	ldr	r2, [r7, #4]
 80091f0:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	687a      	ldr	r2, [r7, #4]
 80091f8:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	68ba      	ldr	r2, [r7, #8]
 8009200:	2100      	movs	r1, #0
 8009202:	68f8      	ldr	r0, [r7, #12]
 8009204:	f000 fcb8 	bl	8009b78 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009208:	2300      	movs	r3, #0
}
 800920a:	4618      	mov	r0, r3
 800920c:	3710      	adds	r7, #16
 800920e:	46bd      	mov	sp, r7
 8009210:	bd80      	pop	{r7, pc}

08009212 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009212:	b580      	push	{r7, lr}
 8009214:	b084      	sub	sp, #16
 8009216:	af00      	add	r7, sp, #0
 8009218:	60f8      	str	r0, [r7, #12]
 800921a:	60b9      	str	r1, [r7, #8]
 800921c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	68ba      	ldr	r2, [r7, #8]
 8009222:	2100      	movs	r1, #0
 8009224:	68f8      	ldr	r0, [r7, #12]
 8009226:	f000 fca7 	bl	8009b78 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800922a:	2300      	movs	r3, #0
}
 800922c:	4618      	mov	r0, r3
 800922e:	3710      	adds	r7, #16
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}

08009234 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b082      	sub	sp, #8
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2204      	movs	r2, #4
 8009240:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009244:	2300      	movs	r3, #0
 8009246:	2200      	movs	r2, #0
 8009248:	2100      	movs	r1, #0
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	f000 fc73 	bl	8009b36 <USBD_LL_Transmit>

  return USBD_OK;
 8009250:	2300      	movs	r3, #0
}
 8009252:	4618      	mov	r0, r3
 8009254:	3708      	adds	r7, #8
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}

0800925a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800925a:	b580      	push	{r7, lr}
 800925c:	b082      	sub	sp, #8
 800925e:	af00      	add	r7, sp, #0
 8009260:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2205      	movs	r2, #5
 8009266:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800926a:	2300      	movs	r3, #0
 800926c:	2200      	movs	r2, #0
 800926e:	2100      	movs	r1, #0
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f000 fc81 	bl	8009b78 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009276:	2300      	movs	r3, #0
}
 8009278:	4618      	mov	r0, r3
 800927a:	3708      	adds	r7, #8
 800927c:	46bd      	mov	sp, r7
 800927e:	bd80      	pop	{r7, pc}

08009280 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009284:	2200      	movs	r2, #0
 8009286:	4912      	ldr	r1, [pc, #72]	@ (80092d0 <MX_USB_DEVICE_Init+0x50>)
 8009288:	4812      	ldr	r0, [pc, #72]	@ (80092d4 <MX_USB_DEVICE_Init+0x54>)
 800928a:	f7fe fcf7 	bl	8007c7c <USBD_Init>
 800928e:	4603      	mov	r3, r0
 8009290:	2b00      	cmp	r3, #0
 8009292:	d001      	beq.n	8009298 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009294:	f7f8 fd22 	bl	8001cdc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009298:	490f      	ldr	r1, [pc, #60]	@ (80092d8 <MX_USB_DEVICE_Init+0x58>)
 800929a:	480e      	ldr	r0, [pc, #56]	@ (80092d4 <MX_USB_DEVICE_Init+0x54>)
 800929c:	f7fe fd1e 	bl	8007cdc <USBD_RegisterClass>
 80092a0:	4603      	mov	r3, r0
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d001      	beq.n	80092aa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80092a6:	f7f8 fd19 	bl	8001cdc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80092aa:	490c      	ldr	r1, [pc, #48]	@ (80092dc <MX_USB_DEVICE_Init+0x5c>)
 80092ac:	4809      	ldr	r0, [pc, #36]	@ (80092d4 <MX_USB_DEVICE_Init+0x54>)
 80092ae:	f7fe fc55 	bl	8007b5c <USBD_CDC_RegisterInterface>
 80092b2:	4603      	mov	r3, r0
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d001      	beq.n	80092bc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80092b8:	f7f8 fd10 	bl	8001cdc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80092bc:	4805      	ldr	r0, [pc, #20]	@ (80092d4 <MX_USB_DEVICE_Init+0x54>)
 80092be:	f7fe fd43 	bl	8007d48 <USBD_Start>
 80092c2:	4603      	mov	r3, r0
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d001      	beq.n	80092cc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80092c8:	f7f8 fd08 	bl	8001cdc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80092cc:	bf00      	nop
 80092ce:	bd80      	pop	{r7, pc}
 80092d0:	200000ac 	.word	0x200000ac
 80092d4:	20000470 	.word	0x20000470
 80092d8:	20000018 	.word	0x20000018
 80092dc:	20000098 	.word	0x20000098

080092e0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80092e4:	2200      	movs	r2, #0
 80092e6:	4905      	ldr	r1, [pc, #20]	@ (80092fc <CDC_Init_FS+0x1c>)
 80092e8:	4805      	ldr	r0, [pc, #20]	@ (8009300 <CDC_Init_FS+0x20>)
 80092ea:	f7fe fc51 	bl	8007b90 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80092ee:	4905      	ldr	r1, [pc, #20]	@ (8009304 <CDC_Init_FS+0x24>)
 80092f0:	4803      	ldr	r0, [pc, #12]	@ (8009300 <CDC_Init_FS+0x20>)
 80092f2:	f7fe fc6f 	bl	8007bd4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80092f6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80092f8:	4618      	mov	r0, r3
 80092fa:	bd80      	pop	{r7, pc}
 80092fc:	20000f4c 	.word	0x20000f4c
 8009300:	20000470 	.word	0x20000470
 8009304:	2000074c 	.word	0x2000074c

08009308 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009308:	b480      	push	{r7}
 800930a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800930c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800930e:	4618      	mov	r0, r3
 8009310:	46bd      	mov	sp, r7
 8009312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009316:	4770      	bx	lr

08009318 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009318:	b480      	push	{r7}
 800931a:	b083      	sub	sp, #12
 800931c:	af00      	add	r7, sp, #0
 800931e:	4603      	mov	r3, r0
 8009320:	6039      	str	r1, [r7, #0]
 8009322:	71fb      	strb	r3, [r7, #7]
 8009324:	4613      	mov	r3, r2
 8009326:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009328:	79fb      	ldrb	r3, [r7, #7]
 800932a:	2b23      	cmp	r3, #35	@ 0x23
 800932c:	d84a      	bhi.n	80093c4 <CDC_Control_FS+0xac>
 800932e:	a201      	add	r2, pc, #4	@ (adr r2, 8009334 <CDC_Control_FS+0x1c>)
 8009330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009334:	080093c5 	.word	0x080093c5
 8009338:	080093c5 	.word	0x080093c5
 800933c:	080093c5 	.word	0x080093c5
 8009340:	080093c5 	.word	0x080093c5
 8009344:	080093c5 	.word	0x080093c5
 8009348:	080093c5 	.word	0x080093c5
 800934c:	080093c5 	.word	0x080093c5
 8009350:	080093c5 	.word	0x080093c5
 8009354:	080093c5 	.word	0x080093c5
 8009358:	080093c5 	.word	0x080093c5
 800935c:	080093c5 	.word	0x080093c5
 8009360:	080093c5 	.word	0x080093c5
 8009364:	080093c5 	.word	0x080093c5
 8009368:	080093c5 	.word	0x080093c5
 800936c:	080093c5 	.word	0x080093c5
 8009370:	080093c5 	.word	0x080093c5
 8009374:	080093c5 	.word	0x080093c5
 8009378:	080093c5 	.word	0x080093c5
 800937c:	080093c5 	.word	0x080093c5
 8009380:	080093c5 	.word	0x080093c5
 8009384:	080093c5 	.word	0x080093c5
 8009388:	080093c5 	.word	0x080093c5
 800938c:	080093c5 	.word	0x080093c5
 8009390:	080093c5 	.word	0x080093c5
 8009394:	080093c5 	.word	0x080093c5
 8009398:	080093c5 	.word	0x080093c5
 800939c:	080093c5 	.word	0x080093c5
 80093a0:	080093c5 	.word	0x080093c5
 80093a4:	080093c5 	.word	0x080093c5
 80093a8:	080093c5 	.word	0x080093c5
 80093ac:	080093c5 	.word	0x080093c5
 80093b0:	080093c5 	.word	0x080093c5
 80093b4:	080093c5 	.word	0x080093c5
 80093b8:	080093c5 	.word	0x080093c5
 80093bc:	080093c5 	.word	0x080093c5
 80093c0:	080093c5 	.word	0x080093c5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80093c4:	bf00      	nop
  }

  return (USBD_OK);
 80093c6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	370c      	adds	r7, #12
 80093cc:	46bd      	mov	sp, r7
 80093ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d2:	4770      	bx	lr

080093d4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b082      	sub	sp, #8
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
 80093dc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80093de:	6879      	ldr	r1, [r7, #4]
 80093e0:	4805      	ldr	r0, [pc, #20]	@ (80093f8 <CDC_Receive_FS+0x24>)
 80093e2:	f7fe fbf7 	bl	8007bd4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80093e6:	4804      	ldr	r0, [pc, #16]	@ (80093f8 <CDC_Receive_FS+0x24>)
 80093e8:	f7fe fc12 	bl	8007c10 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80093ec:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	3708      	adds	r7, #8
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}
 80093f6:	bf00      	nop
 80093f8:	20000470 	.word	0x20000470

080093fc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80093fc:	b480      	push	{r7}
 80093fe:	b087      	sub	sp, #28
 8009400:	af00      	add	r7, sp, #0
 8009402:	60f8      	str	r0, [r7, #12]
 8009404:	60b9      	str	r1, [r7, #8]
 8009406:	4613      	mov	r3, r2
 8009408:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800940a:	2300      	movs	r3, #0
 800940c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800940e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009412:	4618      	mov	r0, r3
 8009414:	371c      	adds	r7, #28
 8009416:	46bd      	mov	sp, r7
 8009418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941c:	4770      	bx	lr
	...

08009420 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009420:	b480      	push	{r7}
 8009422:	b083      	sub	sp, #12
 8009424:	af00      	add	r7, sp, #0
 8009426:	4603      	mov	r3, r0
 8009428:	6039      	str	r1, [r7, #0]
 800942a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	2212      	movs	r2, #18
 8009430:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009432:	4b03      	ldr	r3, [pc, #12]	@ (8009440 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009434:	4618      	mov	r0, r3
 8009436:	370c      	adds	r7, #12
 8009438:	46bd      	mov	sp, r7
 800943a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943e:	4770      	bx	lr
 8009440:	200000c8 	.word	0x200000c8

08009444 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009444:	b480      	push	{r7}
 8009446:	b083      	sub	sp, #12
 8009448:	af00      	add	r7, sp, #0
 800944a:	4603      	mov	r3, r0
 800944c:	6039      	str	r1, [r7, #0]
 800944e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	2204      	movs	r2, #4
 8009454:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009456:	4b03      	ldr	r3, [pc, #12]	@ (8009464 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009458:	4618      	mov	r0, r3
 800945a:	370c      	adds	r7, #12
 800945c:	46bd      	mov	sp, r7
 800945e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009462:	4770      	bx	lr
 8009464:	200000dc 	.word	0x200000dc

08009468 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b082      	sub	sp, #8
 800946c:	af00      	add	r7, sp, #0
 800946e:	4603      	mov	r3, r0
 8009470:	6039      	str	r1, [r7, #0]
 8009472:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009474:	79fb      	ldrb	r3, [r7, #7]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d105      	bne.n	8009486 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800947a:	683a      	ldr	r2, [r7, #0]
 800947c:	4907      	ldr	r1, [pc, #28]	@ (800949c <USBD_FS_ProductStrDescriptor+0x34>)
 800947e:	4808      	ldr	r0, [pc, #32]	@ (80094a0 <USBD_FS_ProductStrDescriptor+0x38>)
 8009480:	f7ff fe12 	bl	80090a8 <USBD_GetString>
 8009484:	e004      	b.n	8009490 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009486:	683a      	ldr	r2, [r7, #0]
 8009488:	4904      	ldr	r1, [pc, #16]	@ (800949c <USBD_FS_ProductStrDescriptor+0x34>)
 800948a:	4805      	ldr	r0, [pc, #20]	@ (80094a0 <USBD_FS_ProductStrDescriptor+0x38>)
 800948c:	f7ff fe0c 	bl	80090a8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009490:	4b02      	ldr	r3, [pc, #8]	@ (800949c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009492:	4618      	mov	r0, r3
 8009494:	3708      	adds	r7, #8
 8009496:	46bd      	mov	sp, r7
 8009498:	bd80      	pop	{r7, pc}
 800949a:	bf00      	nop
 800949c:	2000174c 	.word	0x2000174c
 80094a0:	0800c8c0 	.word	0x0800c8c0

080094a4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b082      	sub	sp, #8
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	4603      	mov	r3, r0
 80094ac:	6039      	str	r1, [r7, #0]
 80094ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80094b0:	683a      	ldr	r2, [r7, #0]
 80094b2:	4904      	ldr	r1, [pc, #16]	@ (80094c4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80094b4:	4804      	ldr	r0, [pc, #16]	@ (80094c8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80094b6:	f7ff fdf7 	bl	80090a8 <USBD_GetString>
  return USBD_StrDesc;
 80094ba:	4b02      	ldr	r3, [pc, #8]	@ (80094c4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80094bc:	4618      	mov	r0, r3
 80094be:	3708      	adds	r7, #8
 80094c0:	46bd      	mov	sp, r7
 80094c2:	bd80      	pop	{r7, pc}
 80094c4:	2000174c 	.word	0x2000174c
 80094c8:	0800c8d8 	.word	0x0800c8d8

080094cc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b082      	sub	sp, #8
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	4603      	mov	r3, r0
 80094d4:	6039      	str	r1, [r7, #0]
 80094d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	221a      	movs	r2, #26
 80094dc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80094de:	f000 f843 	bl	8009568 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80094e2:	4b02      	ldr	r3, [pc, #8]	@ (80094ec <USBD_FS_SerialStrDescriptor+0x20>)
}
 80094e4:	4618      	mov	r0, r3
 80094e6:	3708      	adds	r7, #8
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}
 80094ec:	200000e0 	.word	0x200000e0

080094f0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b082      	sub	sp, #8
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	4603      	mov	r3, r0
 80094f8:	6039      	str	r1, [r7, #0]
 80094fa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80094fc:	79fb      	ldrb	r3, [r7, #7]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d105      	bne.n	800950e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009502:	683a      	ldr	r2, [r7, #0]
 8009504:	4907      	ldr	r1, [pc, #28]	@ (8009524 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009506:	4808      	ldr	r0, [pc, #32]	@ (8009528 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009508:	f7ff fdce 	bl	80090a8 <USBD_GetString>
 800950c:	e004      	b.n	8009518 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800950e:	683a      	ldr	r2, [r7, #0]
 8009510:	4904      	ldr	r1, [pc, #16]	@ (8009524 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009512:	4805      	ldr	r0, [pc, #20]	@ (8009528 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009514:	f7ff fdc8 	bl	80090a8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009518:	4b02      	ldr	r3, [pc, #8]	@ (8009524 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800951a:	4618      	mov	r0, r3
 800951c:	3708      	adds	r7, #8
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	2000174c 	.word	0x2000174c
 8009528:	0800c8ec 	.word	0x0800c8ec

0800952c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b082      	sub	sp, #8
 8009530:	af00      	add	r7, sp, #0
 8009532:	4603      	mov	r3, r0
 8009534:	6039      	str	r1, [r7, #0]
 8009536:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009538:	79fb      	ldrb	r3, [r7, #7]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d105      	bne.n	800954a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800953e:	683a      	ldr	r2, [r7, #0]
 8009540:	4907      	ldr	r1, [pc, #28]	@ (8009560 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009542:	4808      	ldr	r0, [pc, #32]	@ (8009564 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009544:	f7ff fdb0 	bl	80090a8 <USBD_GetString>
 8009548:	e004      	b.n	8009554 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800954a:	683a      	ldr	r2, [r7, #0]
 800954c:	4904      	ldr	r1, [pc, #16]	@ (8009560 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800954e:	4805      	ldr	r0, [pc, #20]	@ (8009564 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009550:	f7ff fdaa 	bl	80090a8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009554:	4b02      	ldr	r3, [pc, #8]	@ (8009560 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009556:	4618      	mov	r0, r3
 8009558:	3708      	adds	r7, #8
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}
 800955e:	bf00      	nop
 8009560:	2000174c 	.word	0x2000174c
 8009564:	0800c8f8 	.word	0x0800c8f8

08009568 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b084      	sub	sp, #16
 800956c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800956e:	4b0f      	ldr	r3, [pc, #60]	@ (80095ac <Get_SerialNum+0x44>)
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009574:	4b0e      	ldr	r3, [pc, #56]	@ (80095b0 <Get_SerialNum+0x48>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800957a:	4b0e      	ldr	r3, [pc, #56]	@ (80095b4 <Get_SerialNum+0x4c>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009580:	68fa      	ldr	r2, [r7, #12]
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	4413      	add	r3, r2
 8009586:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d009      	beq.n	80095a2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800958e:	2208      	movs	r2, #8
 8009590:	4909      	ldr	r1, [pc, #36]	@ (80095b8 <Get_SerialNum+0x50>)
 8009592:	68f8      	ldr	r0, [r7, #12]
 8009594:	f000 f814 	bl	80095c0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009598:	2204      	movs	r2, #4
 800959a:	4908      	ldr	r1, [pc, #32]	@ (80095bc <Get_SerialNum+0x54>)
 800959c:	68b8      	ldr	r0, [r7, #8]
 800959e:	f000 f80f 	bl	80095c0 <IntToUnicode>
  }
}
 80095a2:	bf00      	nop
 80095a4:	3710      	adds	r7, #16
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}
 80095aa:	bf00      	nop
 80095ac:	1fff7a10 	.word	0x1fff7a10
 80095b0:	1fff7a14 	.word	0x1fff7a14
 80095b4:	1fff7a18 	.word	0x1fff7a18
 80095b8:	200000e2 	.word	0x200000e2
 80095bc:	200000f2 	.word	0x200000f2

080095c0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80095c0:	b480      	push	{r7}
 80095c2:	b087      	sub	sp, #28
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	60f8      	str	r0, [r7, #12]
 80095c8:	60b9      	str	r1, [r7, #8]
 80095ca:	4613      	mov	r3, r2
 80095cc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80095ce:	2300      	movs	r3, #0
 80095d0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80095d2:	2300      	movs	r3, #0
 80095d4:	75fb      	strb	r3, [r7, #23]
 80095d6:	e027      	b.n	8009628 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	0f1b      	lsrs	r3, r3, #28
 80095dc:	2b09      	cmp	r3, #9
 80095de:	d80b      	bhi.n	80095f8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	0f1b      	lsrs	r3, r3, #28
 80095e4:	b2da      	uxtb	r2, r3
 80095e6:	7dfb      	ldrb	r3, [r7, #23]
 80095e8:	005b      	lsls	r3, r3, #1
 80095ea:	4619      	mov	r1, r3
 80095ec:	68bb      	ldr	r3, [r7, #8]
 80095ee:	440b      	add	r3, r1
 80095f0:	3230      	adds	r2, #48	@ 0x30
 80095f2:	b2d2      	uxtb	r2, r2
 80095f4:	701a      	strb	r2, [r3, #0]
 80095f6:	e00a      	b.n	800960e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	0f1b      	lsrs	r3, r3, #28
 80095fc:	b2da      	uxtb	r2, r3
 80095fe:	7dfb      	ldrb	r3, [r7, #23]
 8009600:	005b      	lsls	r3, r3, #1
 8009602:	4619      	mov	r1, r3
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	440b      	add	r3, r1
 8009608:	3237      	adds	r2, #55	@ 0x37
 800960a:	b2d2      	uxtb	r2, r2
 800960c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	011b      	lsls	r3, r3, #4
 8009612:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009614:	7dfb      	ldrb	r3, [r7, #23]
 8009616:	005b      	lsls	r3, r3, #1
 8009618:	3301      	adds	r3, #1
 800961a:	68ba      	ldr	r2, [r7, #8]
 800961c:	4413      	add	r3, r2
 800961e:	2200      	movs	r2, #0
 8009620:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009622:	7dfb      	ldrb	r3, [r7, #23]
 8009624:	3301      	adds	r3, #1
 8009626:	75fb      	strb	r3, [r7, #23]
 8009628:	7dfa      	ldrb	r2, [r7, #23]
 800962a:	79fb      	ldrb	r3, [r7, #7]
 800962c:	429a      	cmp	r2, r3
 800962e:	d3d3      	bcc.n	80095d8 <IntToUnicode+0x18>
  }
}
 8009630:	bf00      	nop
 8009632:	bf00      	nop
 8009634:	371c      	adds	r7, #28
 8009636:	46bd      	mov	sp, r7
 8009638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963c:	4770      	bx	lr
	...

08009640 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b08a      	sub	sp, #40	@ 0x28
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009648:	f107 0314 	add.w	r3, r7, #20
 800964c:	2200      	movs	r2, #0
 800964e:	601a      	str	r2, [r3, #0]
 8009650:	605a      	str	r2, [r3, #4]
 8009652:	609a      	str	r2, [r3, #8]
 8009654:	60da      	str	r2, [r3, #12]
 8009656:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009660:	d13a      	bne.n	80096d8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009662:	2300      	movs	r3, #0
 8009664:	613b      	str	r3, [r7, #16]
 8009666:	4b1e      	ldr	r3, [pc, #120]	@ (80096e0 <HAL_PCD_MspInit+0xa0>)
 8009668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800966a:	4a1d      	ldr	r2, [pc, #116]	@ (80096e0 <HAL_PCD_MspInit+0xa0>)
 800966c:	f043 0301 	orr.w	r3, r3, #1
 8009670:	6313      	str	r3, [r2, #48]	@ 0x30
 8009672:	4b1b      	ldr	r3, [pc, #108]	@ (80096e0 <HAL_PCD_MspInit+0xa0>)
 8009674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009676:	f003 0301 	and.w	r3, r3, #1
 800967a:	613b      	str	r3, [r7, #16]
 800967c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800967e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8009682:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009684:	2302      	movs	r3, #2
 8009686:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009688:	2300      	movs	r3, #0
 800968a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800968c:	2303      	movs	r3, #3
 800968e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009690:	230a      	movs	r3, #10
 8009692:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009694:	f107 0314 	add.w	r3, r7, #20
 8009698:	4619      	mov	r1, r3
 800969a:	4812      	ldr	r0, [pc, #72]	@ (80096e4 <HAL_PCD_MspInit+0xa4>)
 800969c:	f7f9 faa4 	bl	8002be8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80096a0:	4b0f      	ldr	r3, [pc, #60]	@ (80096e0 <HAL_PCD_MspInit+0xa0>)
 80096a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096a4:	4a0e      	ldr	r2, [pc, #56]	@ (80096e0 <HAL_PCD_MspInit+0xa0>)
 80096a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096aa:	6353      	str	r3, [r2, #52]	@ 0x34
 80096ac:	2300      	movs	r3, #0
 80096ae:	60fb      	str	r3, [r7, #12]
 80096b0:	4b0b      	ldr	r3, [pc, #44]	@ (80096e0 <HAL_PCD_MspInit+0xa0>)
 80096b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096b4:	4a0a      	ldr	r2, [pc, #40]	@ (80096e0 <HAL_PCD_MspInit+0xa0>)
 80096b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80096ba:	6453      	str	r3, [r2, #68]	@ 0x44
 80096bc:	4b08      	ldr	r3, [pc, #32]	@ (80096e0 <HAL_PCD_MspInit+0xa0>)
 80096be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80096c4:	60fb      	str	r3, [r7, #12]
 80096c6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80096c8:	2200      	movs	r2, #0
 80096ca:	2100      	movs	r1, #0
 80096cc:	2043      	movs	r0, #67	@ 0x43
 80096ce:	f7f8 fec2 	bl	8002456 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80096d2:	2043      	movs	r0, #67	@ 0x43
 80096d4:	f7f8 fedb 	bl	800248e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80096d8:	bf00      	nop
 80096da:	3728      	adds	r7, #40	@ 0x28
 80096dc:	46bd      	mov	sp, r7
 80096de:	bd80      	pop	{r7, pc}
 80096e0:	40023800 	.word	0x40023800
 80096e4:	40020000 	.word	0x40020000

080096e8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b082      	sub	sp, #8
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80096fc:	4619      	mov	r1, r3
 80096fe:	4610      	mov	r0, r2
 8009700:	f7fe fb6f 	bl	8007de2 <USBD_LL_SetupStage>
}
 8009704:	bf00      	nop
 8009706:	3708      	adds	r7, #8
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}

0800970c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b082      	sub	sp, #8
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
 8009714:	460b      	mov	r3, r1
 8009716:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800971e:	78fa      	ldrb	r2, [r7, #3]
 8009720:	6879      	ldr	r1, [r7, #4]
 8009722:	4613      	mov	r3, r2
 8009724:	00db      	lsls	r3, r3, #3
 8009726:	4413      	add	r3, r2
 8009728:	009b      	lsls	r3, r3, #2
 800972a:	440b      	add	r3, r1
 800972c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009730:	681a      	ldr	r2, [r3, #0]
 8009732:	78fb      	ldrb	r3, [r7, #3]
 8009734:	4619      	mov	r1, r3
 8009736:	f7fe fba9 	bl	8007e8c <USBD_LL_DataOutStage>
}
 800973a:	bf00      	nop
 800973c:	3708      	adds	r7, #8
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}

08009742 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009742:	b580      	push	{r7, lr}
 8009744:	b082      	sub	sp, #8
 8009746:	af00      	add	r7, sp, #0
 8009748:	6078      	str	r0, [r7, #4]
 800974a:	460b      	mov	r3, r1
 800974c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009754:	78fa      	ldrb	r2, [r7, #3]
 8009756:	6879      	ldr	r1, [r7, #4]
 8009758:	4613      	mov	r3, r2
 800975a:	00db      	lsls	r3, r3, #3
 800975c:	4413      	add	r3, r2
 800975e:	009b      	lsls	r3, r3, #2
 8009760:	440b      	add	r3, r1
 8009762:	3320      	adds	r3, #32
 8009764:	681a      	ldr	r2, [r3, #0]
 8009766:	78fb      	ldrb	r3, [r7, #3]
 8009768:	4619      	mov	r1, r3
 800976a:	f7fe fc42 	bl	8007ff2 <USBD_LL_DataInStage>
}
 800976e:	bf00      	nop
 8009770:	3708      	adds	r7, #8
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}

08009776 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009776:	b580      	push	{r7, lr}
 8009778:	b082      	sub	sp, #8
 800977a:	af00      	add	r7, sp, #0
 800977c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009784:	4618      	mov	r0, r3
 8009786:	f7fe fd7c 	bl	8008282 <USBD_LL_SOF>
}
 800978a:	bf00      	nop
 800978c:	3708      	adds	r7, #8
 800978e:	46bd      	mov	sp, r7
 8009790:	bd80      	pop	{r7, pc}

08009792 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009792:	b580      	push	{r7, lr}
 8009794:	b084      	sub	sp, #16
 8009796:	af00      	add	r7, sp, #0
 8009798:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800979a:	2301      	movs	r3, #1
 800979c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	79db      	ldrb	r3, [r3, #7]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d102      	bne.n	80097ac <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80097a6:	2300      	movs	r3, #0
 80097a8:	73fb      	strb	r3, [r7, #15]
 80097aa:	e008      	b.n	80097be <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	79db      	ldrb	r3, [r3, #7]
 80097b0:	2b02      	cmp	r3, #2
 80097b2:	d102      	bne.n	80097ba <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80097b4:	2301      	movs	r3, #1
 80097b6:	73fb      	strb	r3, [r7, #15]
 80097b8:	e001      	b.n	80097be <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80097ba:	f7f8 fa8f 	bl	8001cdc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80097c4:	7bfa      	ldrb	r2, [r7, #15]
 80097c6:	4611      	mov	r1, r2
 80097c8:	4618      	mov	r0, r3
 80097ca:	f7fe fd16 	bl	80081fa <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80097d4:	4618      	mov	r0, r3
 80097d6:	f7fe fcbe 	bl	8008156 <USBD_LL_Reset>
}
 80097da:	bf00      	nop
 80097dc:	3710      	adds	r7, #16
 80097de:	46bd      	mov	sp, r7
 80097e0:	bd80      	pop	{r7, pc}
	...

080097e4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b082      	sub	sp, #8
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80097f2:	4618      	mov	r0, r3
 80097f4:	f7fe fd11 	bl	800821a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	687a      	ldr	r2, [r7, #4]
 8009804:	6812      	ldr	r2, [r2, #0]
 8009806:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800980a:	f043 0301 	orr.w	r3, r3, #1
 800980e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	7adb      	ldrb	r3, [r3, #11]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d005      	beq.n	8009824 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009818:	4b04      	ldr	r3, [pc, #16]	@ (800982c <HAL_PCD_SuspendCallback+0x48>)
 800981a:	691b      	ldr	r3, [r3, #16]
 800981c:	4a03      	ldr	r2, [pc, #12]	@ (800982c <HAL_PCD_SuspendCallback+0x48>)
 800981e:	f043 0306 	orr.w	r3, r3, #6
 8009822:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009824:	bf00      	nop
 8009826:	3708      	adds	r7, #8
 8009828:	46bd      	mov	sp, r7
 800982a:	bd80      	pop	{r7, pc}
 800982c:	e000ed00 	.word	0xe000ed00

08009830 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b082      	sub	sp, #8
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800983e:	4618      	mov	r0, r3
 8009840:	f7fe fd07 	bl	8008252 <USBD_LL_Resume>
}
 8009844:	bf00      	nop
 8009846:	3708      	adds	r7, #8
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}

0800984c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b082      	sub	sp, #8
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
 8009854:	460b      	mov	r3, r1
 8009856:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800985e:	78fa      	ldrb	r2, [r7, #3]
 8009860:	4611      	mov	r1, r2
 8009862:	4618      	mov	r0, r3
 8009864:	f7fe fd5f 	bl	8008326 <USBD_LL_IsoOUTIncomplete>
}
 8009868:	bf00      	nop
 800986a:	3708      	adds	r7, #8
 800986c:	46bd      	mov	sp, r7
 800986e:	bd80      	pop	{r7, pc}

08009870 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b082      	sub	sp, #8
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
 8009878:	460b      	mov	r3, r1
 800987a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009882:	78fa      	ldrb	r2, [r7, #3]
 8009884:	4611      	mov	r1, r2
 8009886:	4618      	mov	r0, r3
 8009888:	f7fe fd1b 	bl	80082c2 <USBD_LL_IsoINIncomplete>
}
 800988c:	bf00      	nop
 800988e:	3708      	adds	r7, #8
 8009890:	46bd      	mov	sp, r7
 8009892:	bd80      	pop	{r7, pc}

08009894 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b082      	sub	sp, #8
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80098a2:	4618      	mov	r0, r3
 80098a4:	f7fe fd71 	bl	800838a <USBD_LL_DevConnected>
}
 80098a8:	bf00      	nop
 80098aa:	3708      	adds	r7, #8
 80098ac:	46bd      	mov	sp, r7
 80098ae:	bd80      	pop	{r7, pc}

080098b0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b082      	sub	sp, #8
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80098be:	4618      	mov	r0, r3
 80098c0:	f7fe fd6e 	bl	80083a0 <USBD_LL_DevDisconnected>
}
 80098c4:	bf00      	nop
 80098c6:	3708      	adds	r7, #8
 80098c8:	46bd      	mov	sp, r7
 80098ca:	bd80      	pop	{r7, pc}

080098cc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b082      	sub	sp, #8
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	781b      	ldrb	r3, [r3, #0]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d13c      	bne.n	8009956 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80098dc:	4a20      	ldr	r2, [pc, #128]	@ (8009960 <USBD_LL_Init+0x94>)
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	4a1e      	ldr	r2, [pc, #120]	@ (8009960 <USBD_LL_Init+0x94>)
 80098e8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80098ec:	4b1c      	ldr	r3, [pc, #112]	@ (8009960 <USBD_LL_Init+0x94>)
 80098ee:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80098f2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80098f4:	4b1a      	ldr	r3, [pc, #104]	@ (8009960 <USBD_LL_Init+0x94>)
 80098f6:	2204      	movs	r2, #4
 80098f8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80098fa:	4b19      	ldr	r3, [pc, #100]	@ (8009960 <USBD_LL_Init+0x94>)
 80098fc:	2202      	movs	r2, #2
 80098fe:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009900:	4b17      	ldr	r3, [pc, #92]	@ (8009960 <USBD_LL_Init+0x94>)
 8009902:	2200      	movs	r2, #0
 8009904:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009906:	4b16      	ldr	r3, [pc, #88]	@ (8009960 <USBD_LL_Init+0x94>)
 8009908:	2202      	movs	r2, #2
 800990a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800990c:	4b14      	ldr	r3, [pc, #80]	@ (8009960 <USBD_LL_Init+0x94>)
 800990e:	2200      	movs	r2, #0
 8009910:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009912:	4b13      	ldr	r3, [pc, #76]	@ (8009960 <USBD_LL_Init+0x94>)
 8009914:	2200      	movs	r2, #0
 8009916:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009918:	4b11      	ldr	r3, [pc, #68]	@ (8009960 <USBD_LL_Init+0x94>)
 800991a:	2200      	movs	r2, #0
 800991c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800991e:	4b10      	ldr	r3, [pc, #64]	@ (8009960 <USBD_LL_Init+0x94>)
 8009920:	2200      	movs	r2, #0
 8009922:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009924:	4b0e      	ldr	r3, [pc, #56]	@ (8009960 <USBD_LL_Init+0x94>)
 8009926:	2200      	movs	r2, #0
 8009928:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800992a:	480d      	ldr	r0, [pc, #52]	@ (8009960 <USBD_LL_Init+0x94>)
 800992c:	f7f9 fb44 	bl	8002fb8 <HAL_PCD_Init>
 8009930:	4603      	mov	r3, r0
 8009932:	2b00      	cmp	r3, #0
 8009934:	d001      	beq.n	800993a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009936:	f7f8 f9d1 	bl	8001cdc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800993a:	2180      	movs	r1, #128	@ 0x80
 800993c:	4808      	ldr	r0, [pc, #32]	@ (8009960 <USBD_LL_Init+0x94>)
 800993e:	f7fa fd70 	bl	8004422 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009942:	2240      	movs	r2, #64	@ 0x40
 8009944:	2100      	movs	r1, #0
 8009946:	4806      	ldr	r0, [pc, #24]	@ (8009960 <USBD_LL_Init+0x94>)
 8009948:	f7fa fd24 	bl	8004394 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800994c:	2280      	movs	r2, #128	@ 0x80
 800994e:	2101      	movs	r1, #1
 8009950:	4803      	ldr	r0, [pc, #12]	@ (8009960 <USBD_LL_Init+0x94>)
 8009952:	f7fa fd1f 	bl	8004394 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009956:	2300      	movs	r3, #0
}
 8009958:	4618      	mov	r0, r3
 800995a:	3708      	adds	r7, #8
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}
 8009960:	2000194c 	.word	0x2000194c

08009964 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b084      	sub	sp, #16
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800996c:	2300      	movs	r3, #0
 800996e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009970:	2300      	movs	r3, #0
 8009972:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800997a:	4618      	mov	r0, r3
 800997c:	f7f9 fc2b 	bl	80031d6 <HAL_PCD_Start>
 8009980:	4603      	mov	r3, r0
 8009982:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009984:	7bfb      	ldrb	r3, [r7, #15]
 8009986:	4618      	mov	r0, r3
 8009988:	f000 f942 	bl	8009c10 <USBD_Get_USB_Status>
 800998c:	4603      	mov	r3, r0
 800998e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009990:	7bbb      	ldrb	r3, [r7, #14]
}
 8009992:	4618      	mov	r0, r3
 8009994:	3710      	adds	r7, #16
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}

0800999a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800999a:	b580      	push	{r7, lr}
 800999c:	b084      	sub	sp, #16
 800999e:	af00      	add	r7, sp, #0
 80099a0:	6078      	str	r0, [r7, #4]
 80099a2:	4608      	mov	r0, r1
 80099a4:	4611      	mov	r1, r2
 80099a6:	461a      	mov	r2, r3
 80099a8:	4603      	mov	r3, r0
 80099aa:	70fb      	strb	r3, [r7, #3]
 80099ac:	460b      	mov	r3, r1
 80099ae:	70bb      	strb	r3, [r7, #2]
 80099b0:	4613      	mov	r3, r2
 80099b2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099b4:	2300      	movs	r3, #0
 80099b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099b8:	2300      	movs	r3, #0
 80099ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80099c2:	78bb      	ldrb	r3, [r7, #2]
 80099c4:	883a      	ldrh	r2, [r7, #0]
 80099c6:	78f9      	ldrb	r1, [r7, #3]
 80099c8:	f7fa f8ff 	bl	8003bca <HAL_PCD_EP_Open>
 80099cc:	4603      	mov	r3, r0
 80099ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099d0:	7bfb      	ldrb	r3, [r7, #15]
 80099d2:	4618      	mov	r0, r3
 80099d4:	f000 f91c 	bl	8009c10 <USBD_Get_USB_Status>
 80099d8:	4603      	mov	r3, r0
 80099da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80099dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80099de:	4618      	mov	r0, r3
 80099e0:	3710      	adds	r7, #16
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bd80      	pop	{r7, pc}

080099e6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80099e6:	b580      	push	{r7, lr}
 80099e8:	b084      	sub	sp, #16
 80099ea:	af00      	add	r7, sp, #0
 80099ec:	6078      	str	r0, [r7, #4]
 80099ee:	460b      	mov	r3, r1
 80099f0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099f2:	2300      	movs	r3, #0
 80099f4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099f6:	2300      	movs	r3, #0
 80099f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009a00:	78fa      	ldrb	r2, [r7, #3]
 8009a02:	4611      	mov	r1, r2
 8009a04:	4618      	mov	r0, r3
 8009a06:	f7fa f94a 	bl	8003c9e <HAL_PCD_EP_Close>
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a0e:	7bfb      	ldrb	r3, [r7, #15]
 8009a10:	4618      	mov	r0, r3
 8009a12:	f000 f8fd 	bl	8009c10 <USBD_Get_USB_Status>
 8009a16:	4603      	mov	r3, r0
 8009a18:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a1a:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	3710      	adds	r7, #16
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bd80      	pop	{r7, pc}

08009a24 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b084      	sub	sp, #16
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
 8009a2c:	460b      	mov	r3, r1
 8009a2e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a30:	2300      	movs	r3, #0
 8009a32:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a34:	2300      	movs	r3, #0
 8009a36:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009a3e:	78fa      	ldrb	r2, [r7, #3]
 8009a40:	4611      	mov	r1, r2
 8009a42:	4618      	mov	r0, r3
 8009a44:	f7fa fa02 	bl	8003e4c <HAL_PCD_EP_SetStall>
 8009a48:	4603      	mov	r3, r0
 8009a4a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a4c:	7bfb      	ldrb	r3, [r7, #15]
 8009a4e:	4618      	mov	r0, r3
 8009a50:	f000 f8de 	bl	8009c10 <USBD_Get_USB_Status>
 8009a54:	4603      	mov	r3, r0
 8009a56:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a58:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	3710      	adds	r7, #16
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	bd80      	pop	{r7, pc}

08009a62 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a62:	b580      	push	{r7, lr}
 8009a64:	b084      	sub	sp, #16
 8009a66:	af00      	add	r7, sp, #0
 8009a68:	6078      	str	r0, [r7, #4]
 8009a6a:	460b      	mov	r3, r1
 8009a6c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a6e:	2300      	movs	r3, #0
 8009a70:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a72:	2300      	movs	r3, #0
 8009a74:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009a7c:	78fa      	ldrb	r2, [r7, #3]
 8009a7e:	4611      	mov	r1, r2
 8009a80:	4618      	mov	r0, r3
 8009a82:	f7fa fa46 	bl	8003f12 <HAL_PCD_EP_ClrStall>
 8009a86:	4603      	mov	r3, r0
 8009a88:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a8a:	7bfb      	ldrb	r3, [r7, #15]
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f000 f8bf 	bl	8009c10 <USBD_Get_USB_Status>
 8009a92:	4603      	mov	r3, r0
 8009a94:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a96:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	3710      	adds	r7, #16
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	bd80      	pop	{r7, pc}

08009aa0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b085      	sub	sp, #20
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
 8009aa8:	460b      	mov	r3, r1
 8009aaa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009ab2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009ab4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	da0b      	bge.n	8009ad4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009abc:	78fb      	ldrb	r3, [r7, #3]
 8009abe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009ac2:	68f9      	ldr	r1, [r7, #12]
 8009ac4:	4613      	mov	r3, r2
 8009ac6:	00db      	lsls	r3, r3, #3
 8009ac8:	4413      	add	r3, r2
 8009aca:	009b      	lsls	r3, r3, #2
 8009acc:	440b      	add	r3, r1
 8009ace:	3316      	adds	r3, #22
 8009ad0:	781b      	ldrb	r3, [r3, #0]
 8009ad2:	e00b      	b.n	8009aec <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009ad4:	78fb      	ldrb	r3, [r7, #3]
 8009ad6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009ada:	68f9      	ldr	r1, [r7, #12]
 8009adc:	4613      	mov	r3, r2
 8009ade:	00db      	lsls	r3, r3, #3
 8009ae0:	4413      	add	r3, r2
 8009ae2:	009b      	lsls	r3, r3, #2
 8009ae4:	440b      	add	r3, r1
 8009ae6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009aea:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	3714      	adds	r7, #20
 8009af0:	46bd      	mov	sp, r7
 8009af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af6:	4770      	bx	lr

08009af8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b084      	sub	sp, #16
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
 8009b00:	460b      	mov	r3, r1
 8009b02:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b04:	2300      	movs	r3, #0
 8009b06:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b08:	2300      	movs	r3, #0
 8009b0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009b12:	78fa      	ldrb	r2, [r7, #3]
 8009b14:	4611      	mov	r1, r2
 8009b16:	4618      	mov	r0, r3
 8009b18:	f7fa f833 	bl	8003b82 <HAL_PCD_SetAddress>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b20:	7bfb      	ldrb	r3, [r7, #15]
 8009b22:	4618      	mov	r0, r3
 8009b24:	f000 f874 	bl	8009c10 <USBD_Get_USB_Status>
 8009b28:	4603      	mov	r3, r0
 8009b2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009b2c:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	3710      	adds	r7, #16
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}

08009b36 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009b36:	b580      	push	{r7, lr}
 8009b38:	b086      	sub	sp, #24
 8009b3a:	af00      	add	r7, sp, #0
 8009b3c:	60f8      	str	r0, [r7, #12]
 8009b3e:	607a      	str	r2, [r7, #4]
 8009b40:	603b      	str	r3, [r7, #0]
 8009b42:	460b      	mov	r3, r1
 8009b44:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b46:	2300      	movs	r3, #0
 8009b48:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009b54:	7af9      	ldrb	r1, [r7, #11]
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	687a      	ldr	r2, [r7, #4]
 8009b5a:	f7fa f93d 	bl	8003dd8 <HAL_PCD_EP_Transmit>
 8009b5e:	4603      	mov	r3, r0
 8009b60:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b62:	7dfb      	ldrb	r3, [r7, #23]
 8009b64:	4618      	mov	r0, r3
 8009b66:	f000 f853 	bl	8009c10 <USBD_Get_USB_Status>
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009b6e:	7dbb      	ldrb	r3, [r7, #22]
}
 8009b70:	4618      	mov	r0, r3
 8009b72:	3718      	adds	r7, #24
 8009b74:	46bd      	mov	sp, r7
 8009b76:	bd80      	pop	{r7, pc}

08009b78 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b086      	sub	sp, #24
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	60f8      	str	r0, [r7, #12]
 8009b80:	607a      	str	r2, [r7, #4]
 8009b82:	603b      	str	r3, [r7, #0]
 8009b84:	460b      	mov	r3, r1
 8009b86:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b88:	2300      	movs	r3, #0
 8009b8a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009b96:	7af9      	ldrb	r1, [r7, #11]
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	687a      	ldr	r2, [r7, #4]
 8009b9c:	f7fa f8c9 	bl	8003d32 <HAL_PCD_EP_Receive>
 8009ba0:	4603      	mov	r3, r0
 8009ba2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ba4:	7dfb      	ldrb	r3, [r7, #23]
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	f000 f832 	bl	8009c10 <USBD_Get_USB_Status>
 8009bac:	4603      	mov	r3, r0
 8009bae:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009bb0:	7dbb      	ldrb	r3, [r7, #22]
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3718      	adds	r7, #24
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}

08009bba <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009bba:	b580      	push	{r7, lr}
 8009bbc:	b082      	sub	sp, #8
 8009bbe:	af00      	add	r7, sp, #0
 8009bc0:	6078      	str	r0, [r7, #4]
 8009bc2:	460b      	mov	r3, r1
 8009bc4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009bcc:	78fa      	ldrb	r2, [r7, #3]
 8009bce:	4611      	mov	r1, r2
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	f7fa f8e9 	bl	8003da8 <HAL_PCD_EP_GetRxCount>
 8009bd6:	4603      	mov	r3, r0
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	3708      	adds	r7, #8
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}

08009be0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009be0:	b480      	push	{r7}
 8009be2:	b083      	sub	sp, #12
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009be8:	4b03      	ldr	r3, [pc, #12]	@ (8009bf8 <USBD_static_malloc+0x18>)
}
 8009bea:	4618      	mov	r0, r3
 8009bec:	370c      	adds	r7, #12
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf4:	4770      	bx	lr
 8009bf6:	bf00      	nop
 8009bf8:	20001e30 	.word	0x20001e30

08009bfc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	b083      	sub	sp, #12
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]

}
 8009c04:	bf00      	nop
 8009c06:	370c      	adds	r7, #12
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0e:	4770      	bx	lr

08009c10 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009c10:	b480      	push	{r7}
 8009c12:	b085      	sub	sp, #20
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	4603      	mov	r3, r0
 8009c18:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009c1e:	79fb      	ldrb	r3, [r7, #7]
 8009c20:	2b03      	cmp	r3, #3
 8009c22:	d817      	bhi.n	8009c54 <USBD_Get_USB_Status+0x44>
 8009c24:	a201      	add	r2, pc, #4	@ (adr r2, 8009c2c <USBD_Get_USB_Status+0x1c>)
 8009c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c2a:	bf00      	nop
 8009c2c:	08009c3d 	.word	0x08009c3d
 8009c30:	08009c43 	.word	0x08009c43
 8009c34:	08009c49 	.word	0x08009c49
 8009c38:	08009c4f 	.word	0x08009c4f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	73fb      	strb	r3, [r7, #15]
    break;
 8009c40:	e00b      	b.n	8009c5a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009c42:	2303      	movs	r3, #3
 8009c44:	73fb      	strb	r3, [r7, #15]
    break;
 8009c46:	e008      	b.n	8009c5a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	73fb      	strb	r3, [r7, #15]
    break;
 8009c4c:	e005      	b.n	8009c5a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009c4e:	2303      	movs	r3, #3
 8009c50:	73fb      	strb	r3, [r7, #15]
    break;
 8009c52:	e002      	b.n	8009c5a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009c54:	2303      	movs	r3, #3
 8009c56:	73fb      	strb	r3, [r7, #15]
    break;
 8009c58:	bf00      	nop
  }
  return usb_status;
 8009c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	3714      	adds	r7, #20
 8009c60:	46bd      	mov	sp, r7
 8009c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c66:	4770      	bx	lr

08009c68 <__cvt>:
 8009c68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c6c:	ec57 6b10 	vmov	r6, r7, d0
 8009c70:	2f00      	cmp	r7, #0
 8009c72:	460c      	mov	r4, r1
 8009c74:	4619      	mov	r1, r3
 8009c76:	463b      	mov	r3, r7
 8009c78:	bfbb      	ittet	lt
 8009c7a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009c7e:	461f      	movlt	r7, r3
 8009c80:	2300      	movge	r3, #0
 8009c82:	232d      	movlt	r3, #45	@ 0x2d
 8009c84:	700b      	strb	r3, [r1, #0]
 8009c86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c88:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009c8c:	4691      	mov	r9, r2
 8009c8e:	f023 0820 	bic.w	r8, r3, #32
 8009c92:	bfbc      	itt	lt
 8009c94:	4632      	movlt	r2, r6
 8009c96:	4616      	movlt	r6, r2
 8009c98:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009c9c:	d005      	beq.n	8009caa <__cvt+0x42>
 8009c9e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009ca2:	d100      	bne.n	8009ca6 <__cvt+0x3e>
 8009ca4:	3401      	adds	r4, #1
 8009ca6:	2102      	movs	r1, #2
 8009ca8:	e000      	b.n	8009cac <__cvt+0x44>
 8009caa:	2103      	movs	r1, #3
 8009cac:	ab03      	add	r3, sp, #12
 8009cae:	9301      	str	r3, [sp, #4]
 8009cb0:	ab02      	add	r3, sp, #8
 8009cb2:	9300      	str	r3, [sp, #0]
 8009cb4:	ec47 6b10 	vmov	d0, r6, r7
 8009cb8:	4653      	mov	r3, sl
 8009cba:	4622      	mov	r2, r4
 8009cbc:	f000 fe3c 	bl	800a938 <_dtoa_r>
 8009cc0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009cc4:	4605      	mov	r5, r0
 8009cc6:	d119      	bne.n	8009cfc <__cvt+0x94>
 8009cc8:	f019 0f01 	tst.w	r9, #1
 8009ccc:	d00e      	beq.n	8009cec <__cvt+0x84>
 8009cce:	eb00 0904 	add.w	r9, r0, r4
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	4630      	mov	r0, r6
 8009cd8:	4639      	mov	r1, r7
 8009cda:	f7f6 fef5 	bl	8000ac8 <__aeabi_dcmpeq>
 8009cde:	b108      	cbz	r0, 8009ce4 <__cvt+0x7c>
 8009ce0:	f8cd 900c 	str.w	r9, [sp, #12]
 8009ce4:	2230      	movs	r2, #48	@ 0x30
 8009ce6:	9b03      	ldr	r3, [sp, #12]
 8009ce8:	454b      	cmp	r3, r9
 8009cea:	d31e      	bcc.n	8009d2a <__cvt+0xc2>
 8009cec:	9b03      	ldr	r3, [sp, #12]
 8009cee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009cf0:	1b5b      	subs	r3, r3, r5
 8009cf2:	4628      	mov	r0, r5
 8009cf4:	6013      	str	r3, [r2, #0]
 8009cf6:	b004      	add	sp, #16
 8009cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cfc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009d00:	eb00 0904 	add.w	r9, r0, r4
 8009d04:	d1e5      	bne.n	8009cd2 <__cvt+0x6a>
 8009d06:	7803      	ldrb	r3, [r0, #0]
 8009d08:	2b30      	cmp	r3, #48	@ 0x30
 8009d0a:	d10a      	bne.n	8009d22 <__cvt+0xba>
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	2300      	movs	r3, #0
 8009d10:	4630      	mov	r0, r6
 8009d12:	4639      	mov	r1, r7
 8009d14:	f7f6 fed8 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d18:	b918      	cbnz	r0, 8009d22 <__cvt+0xba>
 8009d1a:	f1c4 0401 	rsb	r4, r4, #1
 8009d1e:	f8ca 4000 	str.w	r4, [sl]
 8009d22:	f8da 3000 	ldr.w	r3, [sl]
 8009d26:	4499      	add	r9, r3
 8009d28:	e7d3      	b.n	8009cd2 <__cvt+0x6a>
 8009d2a:	1c59      	adds	r1, r3, #1
 8009d2c:	9103      	str	r1, [sp, #12]
 8009d2e:	701a      	strb	r2, [r3, #0]
 8009d30:	e7d9      	b.n	8009ce6 <__cvt+0x7e>

08009d32 <__exponent>:
 8009d32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d34:	2900      	cmp	r1, #0
 8009d36:	bfba      	itte	lt
 8009d38:	4249      	neglt	r1, r1
 8009d3a:	232d      	movlt	r3, #45	@ 0x2d
 8009d3c:	232b      	movge	r3, #43	@ 0x2b
 8009d3e:	2909      	cmp	r1, #9
 8009d40:	7002      	strb	r2, [r0, #0]
 8009d42:	7043      	strb	r3, [r0, #1]
 8009d44:	dd29      	ble.n	8009d9a <__exponent+0x68>
 8009d46:	f10d 0307 	add.w	r3, sp, #7
 8009d4a:	461d      	mov	r5, r3
 8009d4c:	270a      	movs	r7, #10
 8009d4e:	461a      	mov	r2, r3
 8009d50:	fbb1 f6f7 	udiv	r6, r1, r7
 8009d54:	fb07 1416 	mls	r4, r7, r6, r1
 8009d58:	3430      	adds	r4, #48	@ 0x30
 8009d5a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009d5e:	460c      	mov	r4, r1
 8009d60:	2c63      	cmp	r4, #99	@ 0x63
 8009d62:	f103 33ff 	add.w	r3, r3, #4294967295
 8009d66:	4631      	mov	r1, r6
 8009d68:	dcf1      	bgt.n	8009d4e <__exponent+0x1c>
 8009d6a:	3130      	adds	r1, #48	@ 0x30
 8009d6c:	1e94      	subs	r4, r2, #2
 8009d6e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009d72:	1c41      	adds	r1, r0, #1
 8009d74:	4623      	mov	r3, r4
 8009d76:	42ab      	cmp	r3, r5
 8009d78:	d30a      	bcc.n	8009d90 <__exponent+0x5e>
 8009d7a:	f10d 0309 	add.w	r3, sp, #9
 8009d7e:	1a9b      	subs	r3, r3, r2
 8009d80:	42ac      	cmp	r4, r5
 8009d82:	bf88      	it	hi
 8009d84:	2300      	movhi	r3, #0
 8009d86:	3302      	adds	r3, #2
 8009d88:	4403      	add	r3, r0
 8009d8a:	1a18      	subs	r0, r3, r0
 8009d8c:	b003      	add	sp, #12
 8009d8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d90:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009d94:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009d98:	e7ed      	b.n	8009d76 <__exponent+0x44>
 8009d9a:	2330      	movs	r3, #48	@ 0x30
 8009d9c:	3130      	adds	r1, #48	@ 0x30
 8009d9e:	7083      	strb	r3, [r0, #2]
 8009da0:	70c1      	strb	r1, [r0, #3]
 8009da2:	1d03      	adds	r3, r0, #4
 8009da4:	e7f1      	b.n	8009d8a <__exponent+0x58>
	...

08009da8 <_printf_float>:
 8009da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dac:	b08d      	sub	sp, #52	@ 0x34
 8009dae:	460c      	mov	r4, r1
 8009db0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009db4:	4616      	mov	r6, r2
 8009db6:	461f      	mov	r7, r3
 8009db8:	4605      	mov	r5, r0
 8009dba:	f000 fcbb 	bl	800a734 <_localeconv_r>
 8009dbe:	6803      	ldr	r3, [r0, #0]
 8009dc0:	9304      	str	r3, [sp, #16]
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	f7f6 fa54 	bl	8000270 <strlen>
 8009dc8:	2300      	movs	r3, #0
 8009dca:	930a      	str	r3, [sp, #40]	@ 0x28
 8009dcc:	f8d8 3000 	ldr.w	r3, [r8]
 8009dd0:	9005      	str	r0, [sp, #20]
 8009dd2:	3307      	adds	r3, #7
 8009dd4:	f023 0307 	bic.w	r3, r3, #7
 8009dd8:	f103 0208 	add.w	r2, r3, #8
 8009ddc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009de0:	f8d4 b000 	ldr.w	fp, [r4]
 8009de4:	f8c8 2000 	str.w	r2, [r8]
 8009de8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009dec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009df0:	9307      	str	r3, [sp, #28]
 8009df2:	f8cd 8018 	str.w	r8, [sp, #24]
 8009df6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009dfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009dfe:	4b9c      	ldr	r3, [pc, #624]	@ (800a070 <_printf_float+0x2c8>)
 8009e00:	f04f 32ff 	mov.w	r2, #4294967295
 8009e04:	f7f6 fe92 	bl	8000b2c <__aeabi_dcmpun>
 8009e08:	bb70      	cbnz	r0, 8009e68 <_printf_float+0xc0>
 8009e0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e0e:	4b98      	ldr	r3, [pc, #608]	@ (800a070 <_printf_float+0x2c8>)
 8009e10:	f04f 32ff 	mov.w	r2, #4294967295
 8009e14:	f7f6 fe6c 	bl	8000af0 <__aeabi_dcmple>
 8009e18:	bb30      	cbnz	r0, 8009e68 <_printf_float+0xc0>
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	4640      	mov	r0, r8
 8009e20:	4649      	mov	r1, r9
 8009e22:	f7f6 fe5b 	bl	8000adc <__aeabi_dcmplt>
 8009e26:	b110      	cbz	r0, 8009e2e <_printf_float+0x86>
 8009e28:	232d      	movs	r3, #45	@ 0x2d
 8009e2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e2e:	4a91      	ldr	r2, [pc, #580]	@ (800a074 <_printf_float+0x2cc>)
 8009e30:	4b91      	ldr	r3, [pc, #580]	@ (800a078 <_printf_float+0x2d0>)
 8009e32:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009e36:	bf94      	ite	ls
 8009e38:	4690      	movls	r8, r2
 8009e3a:	4698      	movhi	r8, r3
 8009e3c:	2303      	movs	r3, #3
 8009e3e:	6123      	str	r3, [r4, #16]
 8009e40:	f02b 0304 	bic.w	r3, fp, #4
 8009e44:	6023      	str	r3, [r4, #0]
 8009e46:	f04f 0900 	mov.w	r9, #0
 8009e4a:	9700      	str	r7, [sp, #0]
 8009e4c:	4633      	mov	r3, r6
 8009e4e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009e50:	4621      	mov	r1, r4
 8009e52:	4628      	mov	r0, r5
 8009e54:	f000 f9d2 	bl	800a1fc <_printf_common>
 8009e58:	3001      	adds	r0, #1
 8009e5a:	f040 808d 	bne.w	8009f78 <_printf_float+0x1d0>
 8009e5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009e62:	b00d      	add	sp, #52	@ 0x34
 8009e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e68:	4642      	mov	r2, r8
 8009e6a:	464b      	mov	r3, r9
 8009e6c:	4640      	mov	r0, r8
 8009e6e:	4649      	mov	r1, r9
 8009e70:	f7f6 fe5c 	bl	8000b2c <__aeabi_dcmpun>
 8009e74:	b140      	cbz	r0, 8009e88 <_printf_float+0xe0>
 8009e76:	464b      	mov	r3, r9
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	bfbc      	itt	lt
 8009e7c:	232d      	movlt	r3, #45	@ 0x2d
 8009e7e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009e82:	4a7e      	ldr	r2, [pc, #504]	@ (800a07c <_printf_float+0x2d4>)
 8009e84:	4b7e      	ldr	r3, [pc, #504]	@ (800a080 <_printf_float+0x2d8>)
 8009e86:	e7d4      	b.n	8009e32 <_printf_float+0x8a>
 8009e88:	6863      	ldr	r3, [r4, #4]
 8009e8a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009e8e:	9206      	str	r2, [sp, #24]
 8009e90:	1c5a      	adds	r2, r3, #1
 8009e92:	d13b      	bne.n	8009f0c <_printf_float+0x164>
 8009e94:	2306      	movs	r3, #6
 8009e96:	6063      	str	r3, [r4, #4]
 8009e98:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	6022      	str	r2, [r4, #0]
 8009ea0:	9303      	str	r3, [sp, #12]
 8009ea2:	ab0a      	add	r3, sp, #40	@ 0x28
 8009ea4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009ea8:	ab09      	add	r3, sp, #36	@ 0x24
 8009eaa:	9300      	str	r3, [sp, #0]
 8009eac:	6861      	ldr	r1, [r4, #4]
 8009eae:	ec49 8b10 	vmov	d0, r8, r9
 8009eb2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009eb6:	4628      	mov	r0, r5
 8009eb8:	f7ff fed6 	bl	8009c68 <__cvt>
 8009ebc:	9b06      	ldr	r3, [sp, #24]
 8009ebe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009ec0:	2b47      	cmp	r3, #71	@ 0x47
 8009ec2:	4680      	mov	r8, r0
 8009ec4:	d129      	bne.n	8009f1a <_printf_float+0x172>
 8009ec6:	1cc8      	adds	r0, r1, #3
 8009ec8:	db02      	blt.n	8009ed0 <_printf_float+0x128>
 8009eca:	6863      	ldr	r3, [r4, #4]
 8009ecc:	4299      	cmp	r1, r3
 8009ece:	dd41      	ble.n	8009f54 <_printf_float+0x1ac>
 8009ed0:	f1aa 0a02 	sub.w	sl, sl, #2
 8009ed4:	fa5f fa8a 	uxtb.w	sl, sl
 8009ed8:	3901      	subs	r1, #1
 8009eda:	4652      	mov	r2, sl
 8009edc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009ee0:	9109      	str	r1, [sp, #36]	@ 0x24
 8009ee2:	f7ff ff26 	bl	8009d32 <__exponent>
 8009ee6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ee8:	1813      	adds	r3, r2, r0
 8009eea:	2a01      	cmp	r2, #1
 8009eec:	4681      	mov	r9, r0
 8009eee:	6123      	str	r3, [r4, #16]
 8009ef0:	dc02      	bgt.n	8009ef8 <_printf_float+0x150>
 8009ef2:	6822      	ldr	r2, [r4, #0]
 8009ef4:	07d2      	lsls	r2, r2, #31
 8009ef6:	d501      	bpl.n	8009efc <_printf_float+0x154>
 8009ef8:	3301      	adds	r3, #1
 8009efa:	6123      	str	r3, [r4, #16]
 8009efc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d0a2      	beq.n	8009e4a <_printf_float+0xa2>
 8009f04:	232d      	movs	r3, #45	@ 0x2d
 8009f06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f0a:	e79e      	b.n	8009e4a <_printf_float+0xa2>
 8009f0c:	9a06      	ldr	r2, [sp, #24]
 8009f0e:	2a47      	cmp	r2, #71	@ 0x47
 8009f10:	d1c2      	bne.n	8009e98 <_printf_float+0xf0>
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d1c0      	bne.n	8009e98 <_printf_float+0xf0>
 8009f16:	2301      	movs	r3, #1
 8009f18:	e7bd      	b.n	8009e96 <_printf_float+0xee>
 8009f1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009f1e:	d9db      	bls.n	8009ed8 <_printf_float+0x130>
 8009f20:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009f24:	d118      	bne.n	8009f58 <_printf_float+0x1b0>
 8009f26:	2900      	cmp	r1, #0
 8009f28:	6863      	ldr	r3, [r4, #4]
 8009f2a:	dd0b      	ble.n	8009f44 <_printf_float+0x19c>
 8009f2c:	6121      	str	r1, [r4, #16]
 8009f2e:	b913      	cbnz	r3, 8009f36 <_printf_float+0x18e>
 8009f30:	6822      	ldr	r2, [r4, #0]
 8009f32:	07d0      	lsls	r0, r2, #31
 8009f34:	d502      	bpl.n	8009f3c <_printf_float+0x194>
 8009f36:	3301      	adds	r3, #1
 8009f38:	440b      	add	r3, r1
 8009f3a:	6123      	str	r3, [r4, #16]
 8009f3c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009f3e:	f04f 0900 	mov.w	r9, #0
 8009f42:	e7db      	b.n	8009efc <_printf_float+0x154>
 8009f44:	b913      	cbnz	r3, 8009f4c <_printf_float+0x1a4>
 8009f46:	6822      	ldr	r2, [r4, #0]
 8009f48:	07d2      	lsls	r2, r2, #31
 8009f4a:	d501      	bpl.n	8009f50 <_printf_float+0x1a8>
 8009f4c:	3302      	adds	r3, #2
 8009f4e:	e7f4      	b.n	8009f3a <_printf_float+0x192>
 8009f50:	2301      	movs	r3, #1
 8009f52:	e7f2      	b.n	8009f3a <_printf_float+0x192>
 8009f54:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009f58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f5a:	4299      	cmp	r1, r3
 8009f5c:	db05      	blt.n	8009f6a <_printf_float+0x1c2>
 8009f5e:	6823      	ldr	r3, [r4, #0]
 8009f60:	6121      	str	r1, [r4, #16]
 8009f62:	07d8      	lsls	r0, r3, #31
 8009f64:	d5ea      	bpl.n	8009f3c <_printf_float+0x194>
 8009f66:	1c4b      	adds	r3, r1, #1
 8009f68:	e7e7      	b.n	8009f3a <_printf_float+0x192>
 8009f6a:	2900      	cmp	r1, #0
 8009f6c:	bfd4      	ite	le
 8009f6e:	f1c1 0202 	rsble	r2, r1, #2
 8009f72:	2201      	movgt	r2, #1
 8009f74:	4413      	add	r3, r2
 8009f76:	e7e0      	b.n	8009f3a <_printf_float+0x192>
 8009f78:	6823      	ldr	r3, [r4, #0]
 8009f7a:	055a      	lsls	r2, r3, #21
 8009f7c:	d407      	bmi.n	8009f8e <_printf_float+0x1e6>
 8009f7e:	6923      	ldr	r3, [r4, #16]
 8009f80:	4642      	mov	r2, r8
 8009f82:	4631      	mov	r1, r6
 8009f84:	4628      	mov	r0, r5
 8009f86:	47b8      	blx	r7
 8009f88:	3001      	adds	r0, #1
 8009f8a:	d12b      	bne.n	8009fe4 <_printf_float+0x23c>
 8009f8c:	e767      	b.n	8009e5e <_printf_float+0xb6>
 8009f8e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009f92:	f240 80dd 	bls.w	800a150 <_printf_float+0x3a8>
 8009f96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	f7f6 fd93 	bl	8000ac8 <__aeabi_dcmpeq>
 8009fa2:	2800      	cmp	r0, #0
 8009fa4:	d033      	beq.n	800a00e <_printf_float+0x266>
 8009fa6:	4a37      	ldr	r2, [pc, #220]	@ (800a084 <_printf_float+0x2dc>)
 8009fa8:	2301      	movs	r3, #1
 8009faa:	4631      	mov	r1, r6
 8009fac:	4628      	mov	r0, r5
 8009fae:	47b8      	blx	r7
 8009fb0:	3001      	adds	r0, #1
 8009fb2:	f43f af54 	beq.w	8009e5e <_printf_float+0xb6>
 8009fb6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009fba:	4543      	cmp	r3, r8
 8009fbc:	db02      	blt.n	8009fc4 <_printf_float+0x21c>
 8009fbe:	6823      	ldr	r3, [r4, #0]
 8009fc0:	07d8      	lsls	r0, r3, #31
 8009fc2:	d50f      	bpl.n	8009fe4 <_printf_float+0x23c>
 8009fc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009fc8:	4631      	mov	r1, r6
 8009fca:	4628      	mov	r0, r5
 8009fcc:	47b8      	blx	r7
 8009fce:	3001      	adds	r0, #1
 8009fd0:	f43f af45 	beq.w	8009e5e <_printf_float+0xb6>
 8009fd4:	f04f 0900 	mov.w	r9, #0
 8009fd8:	f108 38ff 	add.w	r8, r8, #4294967295
 8009fdc:	f104 0a1a 	add.w	sl, r4, #26
 8009fe0:	45c8      	cmp	r8, r9
 8009fe2:	dc09      	bgt.n	8009ff8 <_printf_float+0x250>
 8009fe4:	6823      	ldr	r3, [r4, #0]
 8009fe6:	079b      	lsls	r3, r3, #30
 8009fe8:	f100 8103 	bmi.w	800a1f2 <_printf_float+0x44a>
 8009fec:	68e0      	ldr	r0, [r4, #12]
 8009fee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ff0:	4298      	cmp	r0, r3
 8009ff2:	bfb8      	it	lt
 8009ff4:	4618      	movlt	r0, r3
 8009ff6:	e734      	b.n	8009e62 <_printf_float+0xba>
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	4652      	mov	r2, sl
 8009ffc:	4631      	mov	r1, r6
 8009ffe:	4628      	mov	r0, r5
 800a000:	47b8      	blx	r7
 800a002:	3001      	adds	r0, #1
 800a004:	f43f af2b 	beq.w	8009e5e <_printf_float+0xb6>
 800a008:	f109 0901 	add.w	r9, r9, #1
 800a00c:	e7e8      	b.n	8009fe0 <_printf_float+0x238>
 800a00e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a010:	2b00      	cmp	r3, #0
 800a012:	dc39      	bgt.n	800a088 <_printf_float+0x2e0>
 800a014:	4a1b      	ldr	r2, [pc, #108]	@ (800a084 <_printf_float+0x2dc>)
 800a016:	2301      	movs	r3, #1
 800a018:	4631      	mov	r1, r6
 800a01a:	4628      	mov	r0, r5
 800a01c:	47b8      	blx	r7
 800a01e:	3001      	adds	r0, #1
 800a020:	f43f af1d 	beq.w	8009e5e <_printf_float+0xb6>
 800a024:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a028:	ea59 0303 	orrs.w	r3, r9, r3
 800a02c:	d102      	bne.n	800a034 <_printf_float+0x28c>
 800a02e:	6823      	ldr	r3, [r4, #0]
 800a030:	07d9      	lsls	r1, r3, #31
 800a032:	d5d7      	bpl.n	8009fe4 <_printf_float+0x23c>
 800a034:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a038:	4631      	mov	r1, r6
 800a03a:	4628      	mov	r0, r5
 800a03c:	47b8      	blx	r7
 800a03e:	3001      	adds	r0, #1
 800a040:	f43f af0d 	beq.w	8009e5e <_printf_float+0xb6>
 800a044:	f04f 0a00 	mov.w	sl, #0
 800a048:	f104 0b1a 	add.w	fp, r4, #26
 800a04c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a04e:	425b      	negs	r3, r3
 800a050:	4553      	cmp	r3, sl
 800a052:	dc01      	bgt.n	800a058 <_printf_float+0x2b0>
 800a054:	464b      	mov	r3, r9
 800a056:	e793      	b.n	8009f80 <_printf_float+0x1d8>
 800a058:	2301      	movs	r3, #1
 800a05a:	465a      	mov	r2, fp
 800a05c:	4631      	mov	r1, r6
 800a05e:	4628      	mov	r0, r5
 800a060:	47b8      	blx	r7
 800a062:	3001      	adds	r0, #1
 800a064:	f43f aefb 	beq.w	8009e5e <_printf_float+0xb6>
 800a068:	f10a 0a01 	add.w	sl, sl, #1
 800a06c:	e7ee      	b.n	800a04c <_printf_float+0x2a4>
 800a06e:	bf00      	nop
 800a070:	7fefffff 	.word	0x7fefffff
 800a074:	0800c920 	.word	0x0800c920
 800a078:	0800c924 	.word	0x0800c924
 800a07c:	0800c928 	.word	0x0800c928
 800a080:	0800c92c 	.word	0x0800c92c
 800a084:	0800c930 	.word	0x0800c930
 800a088:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a08a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a08e:	4553      	cmp	r3, sl
 800a090:	bfa8      	it	ge
 800a092:	4653      	movge	r3, sl
 800a094:	2b00      	cmp	r3, #0
 800a096:	4699      	mov	r9, r3
 800a098:	dc36      	bgt.n	800a108 <_printf_float+0x360>
 800a09a:	f04f 0b00 	mov.w	fp, #0
 800a09e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a0a2:	f104 021a 	add.w	r2, r4, #26
 800a0a6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a0a8:	9306      	str	r3, [sp, #24]
 800a0aa:	eba3 0309 	sub.w	r3, r3, r9
 800a0ae:	455b      	cmp	r3, fp
 800a0b0:	dc31      	bgt.n	800a116 <_printf_float+0x36e>
 800a0b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0b4:	459a      	cmp	sl, r3
 800a0b6:	dc3a      	bgt.n	800a12e <_printf_float+0x386>
 800a0b8:	6823      	ldr	r3, [r4, #0]
 800a0ba:	07da      	lsls	r2, r3, #31
 800a0bc:	d437      	bmi.n	800a12e <_printf_float+0x386>
 800a0be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0c0:	ebaa 0903 	sub.w	r9, sl, r3
 800a0c4:	9b06      	ldr	r3, [sp, #24]
 800a0c6:	ebaa 0303 	sub.w	r3, sl, r3
 800a0ca:	4599      	cmp	r9, r3
 800a0cc:	bfa8      	it	ge
 800a0ce:	4699      	movge	r9, r3
 800a0d0:	f1b9 0f00 	cmp.w	r9, #0
 800a0d4:	dc33      	bgt.n	800a13e <_printf_float+0x396>
 800a0d6:	f04f 0800 	mov.w	r8, #0
 800a0da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a0de:	f104 0b1a 	add.w	fp, r4, #26
 800a0e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0e4:	ebaa 0303 	sub.w	r3, sl, r3
 800a0e8:	eba3 0309 	sub.w	r3, r3, r9
 800a0ec:	4543      	cmp	r3, r8
 800a0ee:	f77f af79 	ble.w	8009fe4 <_printf_float+0x23c>
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	465a      	mov	r2, fp
 800a0f6:	4631      	mov	r1, r6
 800a0f8:	4628      	mov	r0, r5
 800a0fa:	47b8      	blx	r7
 800a0fc:	3001      	adds	r0, #1
 800a0fe:	f43f aeae 	beq.w	8009e5e <_printf_float+0xb6>
 800a102:	f108 0801 	add.w	r8, r8, #1
 800a106:	e7ec      	b.n	800a0e2 <_printf_float+0x33a>
 800a108:	4642      	mov	r2, r8
 800a10a:	4631      	mov	r1, r6
 800a10c:	4628      	mov	r0, r5
 800a10e:	47b8      	blx	r7
 800a110:	3001      	adds	r0, #1
 800a112:	d1c2      	bne.n	800a09a <_printf_float+0x2f2>
 800a114:	e6a3      	b.n	8009e5e <_printf_float+0xb6>
 800a116:	2301      	movs	r3, #1
 800a118:	4631      	mov	r1, r6
 800a11a:	4628      	mov	r0, r5
 800a11c:	9206      	str	r2, [sp, #24]
 800a11e:	47b8      	blx	r7
 800a120:	3001      	adds	r0, #1
 800a122:	f43f ae9c 	beq.w	8009e5e <_printf_float+0xb6>
 800a126:	9a06      	ldr	r2, [sp, #24]
 800a128:	f10b 0b01 	add.w	fp, fp, #1
 800a12c:	e7bb      	b.n	800a0a6 <_printf_float+0x2fe>
 800a12e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a132:	4631      	mov	r1, r6
 800a134:	4628      	mov	r0, r5
 800a136:	47b8      	blx	r7
 800a138:	3001      	adds	r0, #1
 800a13a:	d1c0      	bne.n	800a0be <_printf_float+0x316>
 800a13c:	e68f      	b.n	8009e5e <_printf_float+0xb6>
 800a13e:	9a06      	ldr	r2, [sp, #24]
 800a140:	464b      	mov	r3, r9
 800a142:	4442      	add	r2, r8
 800a144:	4631      	mov	r1, r6
 800a146:	4628      	mov	r0, r5
 800a148:	47b8      	blx	r7
 800a14a:	3001      	adds	r0, #1
 800a14c:	d1c3      	bne.n	800a0d6 <_printf_float+0x32e>
 800a14e:	e686      	b.n	8009e5e <_printf_float+0xb6>
 800a150:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a154:	f1ba 0f01 	cmp.w	sl, #1
 800a158:	dc01      	bgt.n	800a15e <_printf_float+0x3b6>
 800a15a:	07db      	lsls	r3, r3, #31
 800a15c:	d536      	bpl.n	800a1cc <_printf_float+0x424>
 800a15e:	2301      	movs	r3, #1
 800a160:	4642      	mov	r2, r8
 800a162:	4631      	mov	r1, r6
 800a164:	4628      	mov	r0, r5
 800a166:	47b8      	blx	r7
 800a168:	3001      	adds	r0, #1
 800a16a:	f43f ae78 	beq.w	8009e5e <_printf_float+0xb6>
 800a16e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a172:	4631      	mov	r1, r6
 800a174:	4628      	mov	r0, r5
 800a176:	47b8      	blx	r7
 800a178:	3001      	adds	r0, #1
 800a17a:	f43f ae70 	beq.w	8009e5e <_printf_float+0xb6>
 800a17e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a182:	2200      	movs	r2, #0
 800a184:	2300      	movs	r3, #0
 800a186:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a18a:	f7f6 fc9d 	bl	8000ac8 <__aeabi_dcmpeq>
 800a18e:	b9c0      	cbnz	r0, 800a1c2 <_printf_float+0x41a>
 800a190:	4653      	mov	r3, sl
 800a192:	f108 0201 	add.w	r2, r8, #1
 800a196:	4631      	mov	r1, r6
 800a198:	4628      	mov	r0, r5
 800a19a:	47b8      	blx	r7
 800a19c:	3001      	adds	r0, #1
 800a19e:	d10c      	bne.n	800a1ba <_printf_float+0x412>
 800a1a0:	e65d      	b.n	8009e5e <_printf_float+0xb6>
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	465a      	mov	r2, fp
 800a1a6:	4631      	mov	r1, r6
 800a1a8:	4628      	mov	r0, r5
 800a1aa:	47b8      	blx	r7
 800a1ac:	3001      	adds	r0, #1
 800a1ae:	f43f ae56 	beq.w	8009e5e <_printf_float+0xb6>
 800a1b2:	f108 0801 	add.w	r8, r8, #1
 800a1b6:	45d0      	cmp	r8, sl
 800a1b8:	dbf3      	blt.n	800a1a2 <_printf_float+0x3fa>
 800a1ba:	464b      	mov	r3, r9
 800a1bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a1c0:	e6df      	b.n	8009f82 <_printf_float+0x1da>
 800a1c2:	f04f 0800 	mov.w	r8, #0
 800a1c6:	f104 0b1a 	add.w	fp, r4, #26
 800a1ca:	e7f4      	b.n	800a1b6 <_printf_float+0x40e>
 800a1cc:	2301      	movs	r3, #1
 800a1ce:	4642      	mov	r2, r8
 800a1d0:	e7e1      	b.n	800a196 <_printf_float+0x3ee>
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	464a      	mov	r2, r9
 800a1d6:	4631      	mov	r1, r6
 800a1d8:	4628      	mov	r0, r5
 800a1da:	47b8      	blx	r7
 800a1dc:	3001      	adds	r0, #1
 800a1de:	f43f ae3e 	beq.w	8009e5e <_printf_float+0xb6>
 800a1e2:	f108 0801 	add.w	r8, r8, #1
 800a1e6:	68e3      	ldr	r3, [r4, #12]
 800a1e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a1ea:	1a5b      	subs	r3, r3, r1
 800a1ec:	4543      	cmp	r3, r8
 800a1ee:	dcf0      	bgt.n	800a1d2 <_printf_float+0x42a>
 800a1f0:	e6fc      	b.n	8009fec <_printf_float+0x244>
 800a1f2:	f04f 0800 	mov.w	r8, #0
 800a1f6:	f104 0919 	add.w	r9, r4, #25
 800a1fa:	e7f4      	b.n	800a1e6 <_printf_float+0x43e>

0800a1fc <_printf_common>:
 800a1fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a200:	4616      	mov	r6, r2
 800a202:	4698      	mov	r8, r3
 800a204:	688a      	ldr	r2, [r1, #8]
 800a206:	690b      	ldr	r3, [r1, #16]
 800a208:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a20c:	4293      	cmp	r3, r2
 800a20e:	bfb8      	it	lt
 800a210:	4613      	movlt	r3, r2
 800a212:	6033      	str	r3, [r6, #0]
 800a214:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a218:	4607      	mov	r7, r0
 800a21a:	460c      	mov	r4, r1
 800a21c:	b10a      	cbz	r2, 800a222 <_printf_common+0x26>
 800a21e:	3301      	adds	r3, #1
 800a220:	6033      	str	r3, [r6, #0]
 800a222:	6823      	ldr	r3, [r4, #0]
 800a224:	0699      	lsls	r1, r3, #26
 800a226:	bf42      	ittt	mi
 800a228:	6833      	ldrmi	r3, [r6, #0]
 800a22a:	3302      	addmi	r3, #2
 800a22c:	6033      	strmi	r3, [r6, #0]
 800a22e:	6825      	ldr	r5, [r4, #0]
 800a230:	f015 0506 	ands.w	r5, r5, #6
 800a234:	d106      	bne.n	800a244 <_printf_common+0x48>
 800a236:	f104 0a19 	add.w	sl, r4, #25
 800a23a:	68e3      	ldr	r3, [r4, #12]
 800a23c:	6832      	ldr	r2, [r6, #0]
 800a23e:	1a9b      	subs	r3, r3, r2
 800a240:	42ab      	cmp	r3, r5
 800a242:	dc26      	bgt.n	800a292 <_printf_common+0x96>
 800a244:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a248:	6822      	ldr	r2, [r4, #0]
 800a24a:	3b00      	subs	r3, #0
 800a24c:	bf18      	it	ne
 800a24e:	2301      	movne	r3, #1
 800a250:	0692      	lsls	r2, r2, #26
 800a252:	d42b      	bmi.n	800a2ac <_printf_common+0xb0>
 800a254:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a258:	4641      	mov	r1, r8
 800a25a:	4638      	mov	r0, r7
 800a25c:	47c8      	blx	r9
 800a25e:	3001      	adds	r0, #1
 800a260:	d01e      	beq.n	800a2a0 <_printf_common+0xa4>
 800a262:	6823      	ldr	r3, [r4, #0]
 800a264:	6922      	ldr	r2, [r4, #16]
 800a266:	f003 0306 	and.w	r3, r3, #6
 800a26a:	2b04      	cmp	r3, #4
 800a26c:	bf02      	ittt	eq
 800a26e:	68e5      	ldreq	r5, [r4, #12]
 800a270:	6833      	ldreq	r3, [r6, #0]
 800a272:	1aed      	subeq	r5, r5, r3
 800a274:	68a3      	ldr	r3, [r4, #8]
 800a276:	bf0c      	ite	eq
 800a278:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a27c:	2500      	movne	r5, #0
 800a27e:	4293      	cmp	r3, r2
 800a280:	bfc4      	itt	gt
 800a282:	1a9b      	subgt	r3, r3, r2
 800a284:	18ed      	addgt	r5, r5, r3
 800a286:	2600      	movs	r6, #0
 800a288:	341a      	adds	r4, #26
 800a28a:	42b5      	cmp	r5, r6
 800a28c:	d11a      	bne.n	800a2c4 <_printf_common+0xc8>
 800a28e:	2000      	movs	r0, #0
 800a290:	e008      	b.n	800a2a4 <_printf_common+0xa8>
 800a292:	2301      	movs	r3, #1
 800a294:	4652      	mov	r2, sl
 800a296:	4641      	mov	r1, r8
 800a298:	4638      	mov	r0, r7
 800a29a:	47c8      	blx	r9
 800a29c:	3001      	adds	r0, #1
 800a29e:	d103      	bne.n	800a2a8 <_printf_common+0xac>
 800a2a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a2a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2a8:	3501      	adds	r5, #1
 800a2aa:	e7c6      	b.n	800a23a <_printf_common+0x3e>
 800a2ac:	18e1      	adds	r1, r4, r3
 800a2ae:	1c5a      	adds	r2, r3, #1
 800a2b0:	2030      	movs	r0, #48	@ 0x30
 800a2b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a2b6:	4422      	add	r2, r4
 800a2b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a2bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a2c0:	3302      	adds	r3, #2
 800a2c2:	e7c7      	b.n	800a254 <_printf_common+0x58>
 800a2c4:	2301      	movs	r3, #1
 800a2c6:	4622      	mov	r2, r4
 800a2c8:	4641      	mov	r1, r8
 800a2ca:	4638      	mov	r0, r7
 800a2cc:	47c8      	blx	r9
 800a2ce:	3001      	adds	r0, #1
 800a2d0:	d0e6      	beq.n	800a2a0 <_printf_common+0xa4>
 800a2d2:	3601      	adds	r6, #1
 800a2d4:	e7d9      	b.n	800a28a <_printf_common+0x8e>
	...

0800a2d8 <_printf_i>:
 800a2d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a2dc:	7e0f      	ldrb	r7, [r1, #24]
 800a2de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a2e0:	2f78      	cmp	r7, #120	@ 0x78
 800a2e2:	4691      	mov	r9, r2
 800a2e4:	4680      	mov	r8, r0
 800a2e6:	460c      	mov	r4, r1
 800a2e8:	469a      	mov	sl, r3
 800a2ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a2ee:	d807      	bhi.n	800a300 <_printf_i+0x28>
 800a2f0:	2f62      	cmp	r7, #98	@ 0x62
 800a2f2:	d80a      	bhi.n	800a30a <_printf_i+0x32>
 800a2f4:	2f00      	cmp	r7, #0
 800a2f6:	f000 80d2 	beq.w	800a49e <_printf_i+0x1c6>
 800a2fa:	2f58      	cmp	r7, #88	@ 0x58
 800a2fc:	f000 80b9 	beq.w	800a472 <_printf_i+0x19a>
 800a300:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a304:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a308:	e03a      	b.n	800a380 <_printf_i+0xa8>
 800a30a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a30e:	2b15      	cmp	r3, #21
 800a310:	d8f6      	bhi.n	800a300 <_printf_i+0x28>
 800a312:	a101      	add	r1, pc, #4	@ (adr r1, 800a318 <_printf_i+0x40>)
 800a314:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a318:	0800a371 	.word	0x0800a371
 800a31c:	0800a385 	.word	0x0800a385
 800a320:	0800a301 	.word	0x0800a301
 800a324:	0800a301 	.word	0x0800a301
 800a328:	0800a301 	.word	0x0800a301
 800a32c:	0800a301 	.word	0x0800a301
 800a330:	0800a385 	.word	0x0800a385
 800a334:	0800a301 	.word	0x0800a301
 800a338:	0800a301 	.word	0x0800a301
 800a33c:	0800a301 	.word	0x0800a301
 800a340:	0800a301 	.word	0x0800a301
 800a344:	0800a485 	.word	0x0800a485
 800a348:	0800a3af 	.word	0x0800a3af
 800a34c:	0800a43f 	.word	0x0800a43f
 800a350:	0800a301 	.word	0x0800a301
 800a354:	0800a301 	.word	0x0800a301
 800a358:	0800a4a7 	.word	0x0800a4a7
 800a35c:	0800a301 	.word	0x0800a301
 800a360:	0800a3af 	.word	0x0800a3af
 800a364:	0800a301 	.word	0x0800a301
 800a368:	0800a301 	.word	0x0800a301
 800a36c:	0800a447 	.word	0x0800a447
 800a370:	6833      	ldr	r3, [r6, #0]
 800a372:	1d1a      	adds	r2, r3, #4
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	6032      	str	r2, [r6, #0]
 800a378:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a37c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a380:	2301      	movs	r3, #1
 800a382:	e09d      	b.n	800a4c0 <_printf_i+0x1e8>
 800a384:	6833      	ldr	r3, [r6, #0]
 800a386:	6820      	ldr	r0, [r4, #0]
 800a388:	1d19      	adds	r1, r3, #4
 800a38a:	6031      	str	r1, [r6, #0]
 800a38c:	0606      	lsls	r6, r0, #24
 800a38e:	d501      	bpl.n	800a394 <_printf_i+0xbc>
 800a390:	681d      	ldr	r5, [r3, #0]
 800a392:	e003      	b.n	800a39c <_printf_i+0xc4>
 800a394:	0645      	lsls	r5, r0, #25
 800a396:	d5fb      	bpl.n	800a390 <_printf_i+0xb8>
 800a398:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a39c:	2d00      	cmp	r5, #0
 800a39e:	da03      	bge.n	800a3a8 <_printf_i+0xd0>
 800a3a0:	232d      	movs	r3, #45	@ 0x2d
 800a3a2:	426d      	negs	r5, r5
 800a3a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3a8:	4859      	ldr	r0, [pc, #356]	@ (800a510 <_printf_i+0x238>)
 800a3aa:	230a      	movs	r3, #10
 800a3ac:	e011      	b.n	800a3d2 <_printf_i+0xfa>
 800a3ae:	6821      	ldr	r1, [r4, #0]
 800a3b0:	6833      	ldr	r3, [r6, #0]
 800a3b2:	0608      	lsls	r0, r1, #24
 800a3b4:	f853 5b04 	ldr.w	r5, [r3], #4
 800a3b8:	d402      	bmi.n	800a3c0 <_printf_i+0xe8>
 800a3ba:	0649      	lsls	r1, r1, #25
 800a3bc:	bf48      	it	mi
 800a3be:	b2ad      	uxthmi	r5, r5
 800a3c0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a3c2:	4853      	ldr	r0, [pc, #332]	@ (800a510 <_printf_i+0x238>)
 800a3c4:	6033      	str	r3, [r6, #0]
 800a3c6:	bf14      	ite	ne
 800a3c8:	230a      	movne	r3, #10
 800a3ca:	2308      	moveq	r3, #8
 800a3cc:	2100      	movs	r1, #0
 800a3ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a3d2:	6866      	ldr	r6, [r4, #4]
 800a3d4:	60a6      	str	r6, [r4, #8]
 800a3d6:	2e00      	cmp	r6, #0
 800a3d8:	bfa2      	ittt	ge
 800a3da:	6821      	ldrge	r1, [r4, #0]
 800a3dc:	f021 0104 	bicge.w	r1, r1, #4
 800a3e0:	6021      	strge	r1, [r4, #0]
 800a3e2:	b90d      	cbnz	r5, 800a3e8 <_printf_i+0x110>
 800a3e4:	2e00      	cmp	r6, #0
 800a3e6:	d04b      	beq.n	800a480 <_printf_i+0x1a8>
 800a3e8:	4616      	mov	r6, r2
 800a3ea:	fbb5 f1f3 	udiv	r1, r5, r3
 800a3ee:	fb03 5711 	mls	r7, r3, r1, r5
 800a3f2:	5dc7      	ldrb	r7, [r0, r7]
 800a3f4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a3f8:	462f      	mov	r7, r5
 800a3fa:	42bb      	cmp	r3, r7
 800a3fc:	460d      	mov	r5, r1
 800a3fe:	d9f4      	bls.n	800a3ea <_printf_i+0x112>
 800a400:	2b08      	cmp	r3, #8
 800a402:	d10b      	bne.n	800a41c <_printf_i+0x144>
 800a404:	6823      	ldr	r3, [r4, #0]
 800a406:	07df      	lsls	r7, r3, #31
 800a408:	d508      	bpl.n	800a41c <_printf_i+0x144>
 800a40a:	6923      	ldr	r3, [r4, #16]
 800a40c:	6861      	ldr	r1, [r4, #4]
 800a40e:	4299      	cmp	r1, r3
 800a410:	bfde      	ittt	le
 800a412:	2330      	movle	r3, #48	@ 0x30
 800a414:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a418:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a41c:	1b92      	subs	r2, r2, r6
 800a41e:	6122      	str	r2, [r4, #16]
 800a420:	f8cd a000 	str.w	sl, [sp]
 800a424:	464b      	mov	r3, r9
 800a426:	aa03      	add	r2, sp, #12
 800a428:	4621      	mov	r1, r4
 800a42a:	4640      	mov	r0, r8
 800a42c:	f7ff fee6 	bl	800a1fc <_printf_common>
 800a430:	3001      	adds	r0, #1
 800a432:	d14a      	bne.n	800a4ca <_printf_i+0x1f2>
 800a434:	f04f 30ff 	mov.w	r0, #4294967295
 800a438:	b004      	add	sp, #16
 800a43a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a43e:	6823      	ldr	r3, [r4, #0]
 800a440:	f043 0320 	orr.w	r3, r3, #32
 800a444:	6023      	str	r3, [r4, #0]
 800a446:	4833      	ldr	r0, [pc, #204]	@ (800a514 <_printf_i+0x23c>)
 800a448:	2778      	movs	r7, #120	@ 0x78
 800a44a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a44e:	6823      	ldr	r3, [r4, #0]
 800a450:	6831      	ldr	r1, [r6, #0]
 800a452:	061f      	lsls	r7, r3, #24
 800a454:	f851 5b04 	ldr.w	r5, [r1], #4
 800a458:	d402      	bmi.n	800a460 <_printf_i+0x188>
 800a45a:	065f      	lsls	r7, r3, #25
 800a45c:	bf48      	it	mi
 800a45e:	b2ad      	uxthmi	r5, r5
 800a460:	6031      	str	r1, [r6, #0]
 800a462:	07d9      	lsls	r1, r3, #31
 800a464:	bf44      	itt	mi
 800a466:	f043 0320 	orrmi.w	r3, r3, #32
 800a46a:	6023      	strmi	r3, [r4, #0]
 800a46c:	b11d      	cbz	r5, 800a476 <_printf_i+0x19e>
 800a46e:	2310      	movs	r3, #16
 800a470:	e7ac      	b.n	800a3cc <_printf_i+0xf4>
 800a472:	4827      	ldr	r0, [pc, #156]	@ (800a510 <_printf_i+0x238>)
 800a474:	e7e9      	b.n	800a44a <_printf_i+0x172>
 800a476:	6823      	ldr	r3, [r4, #0]
 800a478:	f023 0320 	bic.w	r3, r3, #32
 800a47c:	6023      	str	r3, [r4, #0]
 800a47e:	e7f6      	b.n	800a46e <_printf_i+0x196>
 800a480:	4616      	mov	r6, r2
 800a482:	e7bd      	b.n	800a400 <_printf_i+0x128>
 800a484:	6833      	ldr	r3, [r6, #0]
 800a486:	6825      	ldr	r5, [r4, #0]
 800a488:	6961      	ldr	r1, [r4, #20]
 800a48a:	1d18      	adds	r0, r3, #4
 800a48c:	6030      	str	r0, [r6, #0]
 800a48e:	062e      	lsls	r6, r5, #24
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	d501      	bpl.n	800a498 <_printf_i+0x1c0>
 800a494:	6019      	str	r1, [r3, #0]
 800a496:	e002      	b.n	800a49e <_printf_i+0x1c6>
 800a498:	0668      	lsls	r0, r5, #25
 800a49a:	d5fb      	bpl.n	800a494 <_printf_i+0x1bc>
 800a49c:	8019      	strh	r1, [r3, #0]
 800a49e:	2300      	movs	r3, #0
 800a4a0:	6123      	str	r3, [r4, #16]
 800a4a2:	4616      	mov	r6, r2
 800a4a4:	e7bc      	b.n	800a420 <_printf_i+0x148>
 800a4a6:	6833      	ldr	r3, [r6, #0]
 800a4a8:	1d1a      	adds	r2, r3, #4
 800a4aa:	6032      	str	r2, [r6, #0]
 800a4ac:	681e      	ldr	r6, [r3, #0]
 800a4ae:	6862      	ldr	r2, [r4, #4]
 800a4b0:	2100      	movs	r1, #0
 800a4b2:	4630      	mov	r0, r6
 800a4b4:	f7f5 fe8c 	bl	80001d0 <memchr>
 800a4b8:	b108      	cbz	r0, 800a4be <_printf_i+0x1e6>
 800a4ba:	1b80      	subs	r0, r0, r6
 800a4bc:	6060      	str	r0, [r4, #4]
 800a4be:	6863      	ldr	r3, [r4, #4]
 800a4c0:	6123      	str	r3, [r4, #16]
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4c8:	e7aa      	b.n	800a420 <_printf_i+0x148>
 800a4ca:	6923      	ldr	r3, [r4, #16]
 800a4cc:	4632      	mov	r2, r6
 800a4ce:	4649      	mov	r1, r9
 800a4d0:	4640      	mov	r0, r8
 800a4d2:	47d0      	blx	sl
 800a4d4:	3001      	adds	r0, #1
 800a4d6:	d0ad      	beq.n	800a434 <_printf_i+0x15c>
 800a4d8:	6823      	ldr	r3, [r4, #0]
 800a4da:	079b      	lsls	r3, r3, #30
 800a4dc:	d413      	bmi.n	800a506 <_printf_i+0x22e>
 800a4de:	68e0      	ldr	r0, [r4, #12]
 800a4e0:	9b03      	ldr	r3, [sp, #12]
 800a4e2:	4298      	cmp	r0, r3
 800a4e4:	bfb8      	it	lt
 800a4e6:	4618      	movlt	r0, r3
 800a4e8:	e7a6      	b.n	800a438 <_printf_i+0x160>
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	4632      	mov	r2, r6
 800a4ee:	4649      	mov	r1, r9
 800a4f0:	4640      	mov	r0, r8
 800a4f2:	47d0      	blx	sl
 800a4f4:	3001      	adds	r0, #1
 800a4f6:	d09d      	beq.n	800a434 <_printf_i+0x15c>
 800a4f8:	3501      	adds	r5, #1
 800a4fa:	68e3      	ldr	r3, [r4, #12]
 800a4fc:	9903      	ldr	r1, [sp, #12]
 800a4fe:	1a5b      	subs	r3, r3, r1
 800a500:	42ab      	cmp	r3, r5
 800a502:	dcf2      	bgt.n	800a4ea <_printf_i+0x212>
 800a504:	e7eb      	b.n	800a4de <_printf_i+0x206>
 800a506:	2500      	movs	r5, #0
 800a508:	f104 0619 	add.w	r6, r4, #25
 800a50c:	e7f5      	b.n	800a4fa <_printf_i+0x222>
 800a50e:	bf00      	nop
 800a510:	0800c932 	.word	0x0800c932
 800a514:	0800c943 	.word	0x0800c943

0800a518 <std>:
 800a518:	2300      	movs	r3, #0
 800a51a:	b510      	push	{r4, lr}
 800a51c:	4604      	mov	r4, r0
 800a51e:	e9c0 3300 	strd	r3, r3, [r0]
 800a522:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a526:	6083      	str	r3, [r0, #8]
 800a528:	8181      	strh	r1, [r0, #12]
 800a52a:	6643      	str	r3, [r0, #100]	@ 0x64
 800a52c:	81c2      	strh	r2, [r0, #14]
 800a52e:	6183      	str	r3, [r0, #24]
 800a530:	4619      	mov	r1, r3
 800a532:	2208      	movs	r2, #8
 800a534:	305c      	adds	r0, #92	@ 0x5c
 800a536:	f000 f8f4 	bl	800a722 <memset>
 800a53a:	4b0d      	ldr	r3, [pc, #52]	@ (800a570 <std+0x58>)
 800a53c:	6263      	str	r3, [r4, #36]	@ 0x24
 800a53e:	4b0d      	ldr	r3, [pc, #52]	@ (800a574 <std+0x5c>)
 800a540:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a542:	4b0d      	ldr	r3, [pc, #52]	@ (800a578 <std+0x60>)
 800a544:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a546:	4b0d      	ldr	r3, [pc, #52]	@ (800a57c <std+0x64>)
 800a548:	6323      	str	r3, [r4, #48]	@ 0x30
 800a54a:	4b0d      	ldr	r3, [pc, #52]	@ (800a580 <std+0x68>)
 800a54c:	6224      	str	r4, [r4, #32]
 800a54e:	429c      	cmp	r4, r3
 800a550:	d006      	beq.n	800a560 <std+0x48>
 800a552:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a556:	4294      	cmp	r4, r2
 800a558:	d002      	beq.n	800a560 <std+0x48>
 800a55a:	33d0      	adds	r3, #208	@ 0xd0
 800a55c:	429c      	cmp	r4, r3
 800a55e:	d105      	bne.n	800a56c <std+0x54>
 800a560:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a564:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a568:	f000 b958 	b.w	800a81c <__retarget_lock_init_recursive>
 800a56c:	bd10      	pop	{r4, pc}
 800a56e:	bf00      	nop
 800a570:	0800a69d 	.word	0x0800a69d
 800a574:	0800a6bf 	.word	0x0800a6bf
 800a578:	0800a6f7 	.word	0x0800a6f7
 800a57c:	0800a71b 	.word	0x0800a71b
 800a580:	20002050 	.word	0x20002050

0800a584 <stdio_exit_handler>:
 800a584:	4a02      	ldr	r2, [pc, #8]	@ (800a590 <stdio_exit_handler+0xc>)
 800a586:	4903      	ldr	r1, [pc, #12]	@ (800a594 <stdio_exit_handler+0x10>)
 800a588:	4803      	ldr	r0, [pc, #12]	@ (800a598 <stdio_exit_handler+0x14>)
 800a58a:	f000 b869 	b.w	800a660 <_fwalk_sglue>
 800a58e:	bf00      	nop
 800a590:	200000fc 	.word	0x200000fc
 800a594:	0800becd 	.word	0x0800becd
 800a598:	2000010c 	.word	0x2000010c

0800a59c <cleanup_stdio>:
 800a59c:	6841      	ldr	r1, [r0, #4]
 800a59e:	4b0c      	ldr	r3, [pc, #48]	@ (800a5d0 <cleanup_stdio+0x34>)
 800a5a0:	4299      	cmp	r1, r3
 800a5a2:	b510      	push	{r4, lr}
 800a5a4:	4604      	mov	r4, r0
 800a5a6:	d001      	beq.n	800a5ac <cleanup_stdio+0x10>
 800a5a8:	f001 fc90 	bl	800becc <_fflush_r>
 800a5ac:	68a1      	ldr	r1, [r4, #8]
 800a5ae:	4b09      	ldr	r3, [pc, #36]	@ (800a5d4 <cleanup_stdio+0x38>)
 800a5b0:	4299      	cmp	r1, r3
 800a5b2:	d002      	beq.n	800a5ba <cleanup_stdio+0x1e>
 800a5b4:	4620      	mov	r0, r4
 800a5b6:	f001 fc89 	bl	800becc <_fflush_r>
 800a5ba:	68e1      	ldr	r1, [r4, #12]
 800a5bc:	4b06      	ldr	r3, [pc, #24]	@ (800a5d8 <cleanup_stdio+0x3c>)
 800a5be:	4299      	cmp	r1, r3
 800a5c0:	d004      	beq.n	800a5cc <cleanup_stdio+0x30>
 800a5c2:	4620      	mov	r0, r4
 800a5c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5c8:	f001 bc80 	b.w	800becc <_fflush_r>
 800a5cc:	bd10      	pop	{r4, pc}
 800a5ce:	bf00      	nop
 800a5d0:	20002050 	.word	0x20002050
 800a5d4:	200020b8 	.word	0x200020b8
 800a5d8:	20002120 	.word	0x20002120

0800a5dc <global_stdio_init.part.0>:
 800a5dc:	b510      	push	{r4, lr}
 800a5de:	4b0b      	ldr	r3, [pc, #44]	@ (800a60c <global_stdio_init.part.0+0x30>)
 800a5e0:	4c0b      	ldr	r4, [pc, #44]	@ (800a610 <global_stdio_init.part.0+0x34>)
 800a5e2:	4a0c      	ldr	r2, [pc, #48]	@ (800a614 <global_stdio_init.part.0+0x38>)
 800a5e4:	601a      	str	r2, [r3, #0]
 800a5e6:	4620      	mov	r0, r4
 800a5e8:	2200      	movs	r2, #0
 800a5ea:	2104      	movs	r1, #4
 800a5ec:	f7ff ff94 	bl	800a518 <std>
 800a5f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a5f4:	2201      	movs	r2, #1
 800a5f6:	2109      	movs	r1, #9
 800a5f8:	f7ff ff8e 	bl	800a518 <std>
 800a5fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a600:	2202      	movs	r2, #2
 800a602:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a606:	2112      	movs	r1, #18
 800a608:	f7ff bf86 	b.w	800a518 <std>
 800a60c:	20002188 	.word	0x20002188
 800a610:	20002050 	.word	0x20002050
 800a614:	0800a585 	.word	0x0800a585

0800a618 <__sfp_lock_acquire>:
 800a618:	4801      	ldr	r0, [pc, #4]	@ (800a620 <__sfp_lock_acquire+0x8>)
 800a61a:	f000 b900 	b.w	800a81e <__retarget_lock_acquire_recursive>
 800a61e:	bf00      	nop
 800a620:	20002191 	.word	0x20002191

0800a624 <__sfp_lock_release>:
 800a624:	4801      	ldr	r0, [pc, #4]	@ (800a62c <__sfp_lock_release+0x8>)
 800a626:	f000 b8fb 	b.w	800a820 <__retarget_lock_release_recursive>
 800a62a:	bf00      	nop
 800a62c:	20002191 	.word	0x20002191

0800a630 <__sinit>:
 800a630:	b510      	push	{r4, lr}
 800a632:	4604      	mov	r4, r0
 800a634:	f7ff fff0 	bl	800a618 <__sfp_lock_acquire>
 800a638:	6a23      	ldr	r3, [r4, #32]
 800a63a:	b11b      	cbz	r3, 800a644 <__sinit+0x14>
 800a63c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a640:	f7ff bff0 	b.w	800a624 <__sfp_lock_release>
 800a644:	4b04      	ldr	r3, [pc, #16]	@ (800a658 <__sinit+0x28>)
 800a646:	6223      	str	r3, [r4, #32]
 800a648:	4b04      	ldr	r3, [pc, #16]	@ (800a65c <__sinit+0x2c>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d1f5      	bne.n	800a63c <__sinit+0xc>
 800a650:	f7ff ffc4 	bl	800a5dc <global_stdio_init.part.0>
 800a654:	e7f2      	b.n	800a63c <__sinit+0xc>
 800a656:	bf00      	nop
 800a658:	0800a59d 	.word	0x0800a59d
 800a65c:	20002188 	.word	0x20002188

0800a660 <_fwalk_sglue>:
 800a660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a664:	4607      	mov	r7, r0
 800a666:	4688      	mov	r8, r1
 800a668:	4614      	mov	r4, r2
 800a66a:	2600      	movs	r6, #0
 800a66c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a670:	f1b9 0901 	subs.w	r9, r9, #1
 800a674:	d505      	bpl.n	800a682 <_fwalk_sglue+0x22>
 800a676:	6824      	ldr	r4, [r4, #0]
 800a678:	2c00      	cmp	r4, #0
 800a67a:	d1f7      	bne.n	800a66c <_fwalk_sglue+0xc>
 800a67c:	4630      	mov	r0, r6
 800a67e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a682:	89ab      	ldrh	r3, [r5, #12]
 800a684:	2b01      	cmp	r3, #1
 800a686:	d907      	bls.n	800a698 <_fwalk_sglue+0x38>
 800a688:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a68c:	3301      	adds	r3, #1
 800a68e:	d003      	beq.n	800a698 <_fwalk_sglue+0x38>
 800a690:	4629      	mov	r1, r5
 800a692:	4638      	mov	r0, r7
 800a694:	47c0      	blx	r8
 800a696:	4306      	orrs	r6, r0
 800a698:	3568      	adds	r5, #104	@ 0x68
 800a69a:	e7e9      	b.n	800a670 <_fwalk_sglue+0x10>

0800a69c <__sread>:
 800a69c:	b510      	push	{r4, lr}
 800a69e:	460c      	mov	r4, r1
 800a6a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6a4:	f000 f86c 	bl	800a780 <_read_r>
 800a6a8:	2800      	cmp	r0, #0
 800a6aa:	bfab      	itete	ge
 800a6ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a6ae:	89a3      	ldrhlt	r3, [r4, #12]
 800a6b0:	181b      	addge	r3, r3, r0
 800a6b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a6b6:	bfac      	ite	ge
 800a6b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a6ba:	81a3      	strhlt	r3, [r4, #12]
 800a6bc:	bd10      	pop	{r4, pc}

0800a6be <__swrite>:
 800a6be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6c2:	461f      	mov	r7, r3
 800a6c4:	898b      	ldrh	r3, [r1, #12]
 800a6c6:	05db      	lsls	r3, r3, #23
 800a6c8:	4605      	mov	r5, r0
 800a6ca:	460c      	mov	r4, r1
 800a6cc:	4616      	mov	r6, r2
 800a6ce:	d505      	bpl.n	800a6dc <__swrite+0x1e>
 800a6d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6d4:	2302      	movs	r3, #2
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	f000 f840 	bl	800a75c <_lseek_r>
 800a6dc:	89a3      	ldrh	r3, [r4, #12]
 800a6de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a6e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a6e6:	81a3      	strh	r3, [r4, #12]
 800a6e8:	4632      	mov	r2, r6
 800a6ea:	463b      	mov	r3, r7
 800a6ec:	4628      	mov	r0, r5
 800a6ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6f2:	f000 b857 	b.w	800a7a4 <_write_r>

0800a6f6 <__sseek>:
 800a6f6:	b510      	push	{r4, lr}
 800a6f8:	460c      	mov	r4, r1
 800a6fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6fe:	f000 f82d 	bl	800a75c <_lseek_r>
 800a702:	1c43      	adds	r3, r0, #1
 800a704:	89a3      	ldrh	r3, [r4, #12]
 800a706:	bf15      	itete	ne
 800a708:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a70a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a70e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a712:	81a3      	strheq	r3, [r4, #12]
 800a714:	bf18      	it	ne
 800a716:	81a3      	strhne	r3, [r4, #12]
 800a718:	bd10      	pop	{r4, pc}

0800a71a <__sclose>:
 800a71a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a71e:	f000 b80d 	b.w	800a73c <_close_r>

0800a722 <memset>:
 800a722:	4402      	add	r2, r0
 800a724:	4603      	mov	r3, r0
 800a726:	4293      	cmp	r3, r2
 800a728:	d100      	bne.n	800a72c <memset+0xa>
 800a72a:	4770      	bx	lr
 800a72c:	f803 1b01 	strb.w	r1, [r3], #1
 800a730:	e7f9      	b.n	800a726 <memset+0x4>
	...

0800a734 <_localeconv_r>:
 800a734:	4800      	ldr	r0, [pc, #0]	@ (800a738 <_localeconv_r+0x4>)
 800a736:	4770      	bx	lr
 800a738:	20000248 	.word	0x20000248

0800a73c <_close_r>:
 800a73c:	b538      	push	{r3, r4, r5, lr}
 800a73e:	4d06      	ldr	r5, [pc, #24]	@ (800a758 <_close_r+0x1c>)
 800a740:	2300      	movs	r3, #0
 800a742:	4604      	mov	r4, r0
 800a744:	4608      	mov	r0, r1
 800a746:	602b      	str	r3, [r5, #0]
 800a748:	f7f7 fc6e 	bl	8002028 <_close>
 800a74c:	1c43      	adds	r3, r0, #1
 800a74e:	d102      	bne.n	800a756 <_close_r+0x1a>
 800a750:	682b      	ldr	r3, [r5, #0]
 800a752:	b103      	cbz	r3, 800a756 <_close_r+0x1a>
 800a754:	6023      	str	r3, [r4, #0]
 800a756:	bd38      	pop	{r3, r4, r5, pc}
 800a758:	2000218c 	.word	0x2000218c

0800a75c <_lseek_r>:
 800a75c:	b538      	push	{r3, r4, r5, lr}
 800a75e:	4d07      	ldr	r5, [pc, #28]	@ (800a77c <_lseek_r+0x20>)
 800a760:	4604      	mov	r4, r0
 800a762:	4608      	mov	r0, r1
 800a764:	4611      	mov	r1, r2
 800a766:	2200      	movs	r2, #0
 800a768:	602a      	str	r2, [r5, #0]
 800a76a:	461a      	mov	r2, r3
 800a76c:	f7f7 fc83 	bl	8002076 <_lseek>
 800a770:	1c43      	adds	r3, r0, #1
 800a772:	d102      	bne.n	800a77a <_lseek_r+0x1e>
 800a774:	682b      	ldr	r3, [r5, #0]
 800a776:	b103      	cbz	r3, 800a77a <_lseek_r+0x1e>
 800a778:	6023      	str	r3, [r4, #0]
 800a77a:	bd38      	pop	{r3, r4, r5, pc}
 800a77c:	2000218c 	.word	0x2000218c

0800a780 <_read_r>:
 800a780:	b538      	push	{r3, r4, r5, lr}
 800a782:	4d07      	ldr	r5, [pc, #28]	@ (800a7a0 <_read_r+0x20>)
 800a784:	4604      	mov	r4, r0
 800a786:	4608      	mov	r0, r1
 800a788:	4611      	mov	r1, r2
 800a78a:	2200      	movs	r2, #0
 800a78c:	602a      	str	r2, [r5, #0]
 800a78e:	461a      	mov	r2, r3
 800a790:	f7f7 fc11 	bl	8001fb6 <_read>
 800a794:	1c43      	adds	r3, r0, #1
 800a796:	d102      	bne.n	800a79e <_read_r+0x1e>
 800a798:	682b      	ldr	r3, [r5, #0]
 800a79a:	b103      	cbz	r3, 800a79e <_read_r+0x1e>
 800a79c:	6023      	str	r3, [r4, #0]
 800a79e:	bd38      	pop	{r3, r4, r5, pc}
 800a7a0:	2000218c 	.word	0x2000218c

0800a7a4 <_write_r>:
 800a7a4:	b538      	push	{r3, r4, r5, lr}
 800a7a6:	4d07      	ldr	r5, [pc, #28]	@ (800a7c4 <_write_r+0x20>)
 800a7a8:	4604      	mov	r4, r0
 800a7aa:	4608      	mov	r0, r1
 800a7ac:	4611      	mov	r1, r2
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	602a      	str	r2, [r5, #0]
 800a7b2:	461a      	mov	r2, r3
 800a7b4:	f7f7 fc1c 	bl	8001ff0 <_write>
 800a7b8:	1c43      	adds	r3, r0, #1
 800a7ba:	d102      	bne.n	800a7c2 <_write_r+0x1e>
 800a7bc:	682b      	ldr	r3, [r5, #0]
 800a7be:	b103      	cbz	r3, 800a7c2 <_write_r+0x1e>
 800a7c0:	6023      	str	r3, [r4, #0]
 800a7c2:	bd38      	pop	{r3, r4, r5, pc}
 800a7c4:	2000218c 	.word	0x2000218c

0800a7c8 <__errno>:
 800a7c8:	4b01      	ldr	r3, [pc, #4]	@ (800a7d0 <__errno+0x8>)
 800a7ca:	6818      	ldr	r0, [r3, #0]
 800a7cc:	4770      	bx	lr
 800a7ce:	bf00      	nop
 800a7d0:	20000108 	.word	0x20000108

0800a7d4 <__libc_init_array>:
 800a7d4:	b570      	push	{r4, r5, r6, lr}
 800a7d6:	4d0d      	ldr	r5, [pc, #52]	@ (800a80c <__libc_init_array+0x38>)
 800a7d8:	4c0d      	ldr	r4, [pc, #52]	@ (800a810 <__libc_init_array+0x3c>)
 800a7da:	1b64      	subs	r4, r4, r5
 800a7dc:	10a4      	asrs	r4, r4, #2
 800a7de:	2600      	movs	r6, #0
 800a7e0:	42a6      	cmp	r6, r4
 800a7e2:	d109      	bne.n	800a7f8 <__libc_init_array+0x24>
 800a7e4:	4d0b      	ldr	r5, [pc, #44]	@ (800a814 <__libc_init_array+0x40>)
 800a7e6:	4c0c      	ldr	r4, [pc, #48]	@ (800a818 <__libc_init_array+0x44>)
 800a7e8:	f002 f85c 	bl	800c8a4 <_init>
 800a7ec:	1b64      	subs	r4, r4, r5
 800a7ee:	10a4      	asrs	r4, r4, #2
 800a7f0:	2600      	movs	r6, #0
 800a7f2:	42a6      	cmp	r6, r4
 800a7f4:	d105      	bne.n	800a802 <__libc_init_array+0x2e>
 800a7f6:	bd70      	pop	{r4, r5, r6, pc}
 800a7f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7fc:	4798      	blx	r3
 800a7fe:	3601      	adds	r6, #1
 800a800:	e7ee      	b.n	800a7e0 <__libc_init_array+0xc>
 800a802:	f855 3b04 	ldr.w	r3, [r5], #4
 800a806:	4798      	blx	r3
 800a808:	3601      	adds	r6, #1
 800a80a:	e7f2      	b.n	800a7f2 <__libc_init_array+0x1e>
 800a80c:	0800ccd0 	.word	0x0800ccd0
 800a810:	0800ccd0 	.word	0x0800ccd0
 800a814:	0800ccd0 	.word	0x0800ccd0
 800a818:	0800ccd4 	.word	0x0800ccd4

0800a81c <__retarget_lock_init_recursive>:
 800a81c:	4770      	bx	lr

0800a81e <__retarget_lock_acquire_recursive>:
 800a81e:	4770      	bx	lr

0800a820 <__retarget_lock_release_recursive>:
 800a820:	4770      	bx	lr

0800a822 <quorem>:
 800a822:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a826:	6903      	ldr	r3, [r0, #16]
 800a828:	690c      	ldr	r4, [r1, #16]
 800a82a:	42a3      	cmp	r3, r4
 800a82c:	4607      	mov	r7, r0
 800a82e:	db7e      	blt.n	800a92e <quorem+0x10c>
 800a830:	3c01      	subs	r4, #1
 800a832:	f101 0814 	add.w	r8, r1, #20
 800a836:	00a3      	lsls	r3, r4, #2
 800a838:	f100 0514 	add.w	r5, r0, #20
 800a83c:	9300      	str	r3, [sp, #0]
 800a83e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a842:	9301      	str	r3, [sp, #4]
 800a844:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a848:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a84c:	3301      	adds	r3, #1
 800a84e:	429a      	cmp	r2, r3
 800a850:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a854:	fbb2 f6f3 	udiv	r6, r2, r3
 800a858:	d32e      	bcc.n	800a8b8 <quorem+0x96>
 800a85a:	f04f 0a00 	mov.w	sl, #0
 800a85e:	46c4      	mov	ip, r8
 800a860:	46ae      	mov	lr, r5
 800a862:	46d3      	mov	fp, sl
 800a864:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a868:	b298      	uxth	r0, r3
 800a86a:	fb06 a000 	mla	r0, r6, r0, sl
 800a86e:	0c02      	lsrs	r2, r0, #16
 800a870:	0c1b      	lsrs	r3, r3, #16
 800a872:	fb06 2303 	mla	r3, r6, r3, r2
 800a876:	f8de 2000 	ldr.w	r2, [lr]
 800a87a:	b280      	uxth	r0, r0
 800a87c:	b292      	uxth	r2, r2
 800a87e:	1a12      	subs	r2, r2, r0
 800a880:	445a      	add	r2, fp
 800a882:	f8de 0000 	ldr.w	r0, [lr]
 800a886:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a88a:	b29b      	uxth	r3, r3
 800a88c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a890:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a894:	b292      	uxth	r2, r2
 800a896:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a89a:	45e1      	cmp	r9, ip
 800a89c:	f84e 2b04 	str.w	r2, [lr], #4
 800a8a0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a8a4:	d2de      	bcs.n	800a864 <quorem+0x42>
 800a8a6:	9b00      	ldr	r3, [sp, #0]
 800a8a8:	58eb      	ldr	r3, [r5, r3]
 800a8aa:	b92b      	cbnz	r3, 800a8b8 <quorem+0x96>
 800a8ac:	9b01      	ldr	r3, [sp, #4]
 800a8ae:	3b04      	subs	r3, #4
 800a8b0:	429d      	cmp	r5, r3
 800a8b2:	461a      	mov	r2, r3
 800a8b4:	d32f      	bcc.n	800a916 <quorem+0xf4>
 800a8b6:	613c      	str	r4, [r7, #16]
 800a8b8:	4638      	mov	r0, r7
 800a8ba:	f001 f97b 	bl	800bbb4 <__mcmp>
 800a8be:	2800      	cmp	r0, #0
 800a8c0:	db25      	blt.n	800a90e <quorem+0xec>
 800a8c2:	4629      	mov	r1, r5
 800a8c4:	2000      	movs	r0, #0
 800a8c6:	f858 2b04 	ldr.w	r2, [r8], #4
 800a8ca:	f8d1 c000 	ldr.w	ip, [r1]
 800a8ce:	fa1f fe82 	uxth.w	lr, r2
 800a8d2:	fa1f f38c 	uxth.w	r3, ip
 800a8d6:	eba3 030e 	sub.w	r3, r3, lr
 800a8da:	4403      	add	r3, r0
 800a8dc:	0c12      	lsrs	r2, r2, #16
 800a8de:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a8e2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a8e6:	b29b      	uxth	r3, r3
 800a8e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8ec:	45c1      	cmp	r9, r8
 800a8ee:	f841 3b04 	str.w	r3, [r1], #4
 800a8f2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a8f6:	d2e6      	bcs.n	800a8c6 <quorem+0xa4>
 800a8f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a8fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a900:	b922      	cbnz	r2, 800a90c <quorem+0xea>
 800a902:	3b04      	subs	r3, #4
 800a904:	429d      	cmp	r5, r3
 800a906:	461a      	mov	r2, r3
 800a908:	d30b      	bcc.n	800a922 <quorem+0x100>
 800a90a:	613c      	str	r4, [r7, #16]
 800a90c:	3601      	adds	r6, #1
 800a90e:	4630      	mov	r0, r6
 800a910:	b003      	add	sp, #12
 800a912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a916:	6812      	ldr	r2, [r2, #0]
 800a918:	3b04      	subs	r3, #4
 800a91a:	2a00      	cmp	r2, #0
 800a91c:	d1cb      	bne.n	800a8b6 <quorem+0x94>
 800a91e:	3c01      	subs	r4, #1
 800a920:	e7c6      	b.n	800a8b0 <quorem+0x8e>
 800a922:	6812      	ldr	r2, [r2, #0]
 800a924:	3b04      	subs	r3, #4
 800a926:	2a00      	cmp	r2, #0
 800a928:	d1ef      	bne.n	800a90a <quorem+0xe8>
 800a92a:	3c01      	subs	r4, #1
 800a92c:	e7ea      	b.n	800a904 <quorem+0xe2>
 800a92e:	2000      	movs	r0, #0
 800a930:	e7ee      	b.n	800a910 <quorem+0xee>
 800a932:	0000      	movs	r0, r0
 800a934:	0000      	movs	r0, r0
	...

0800a938 <_dtoa_r>:
 800a938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a93c:	69c7      	ldr	r7, [r0, #28]
 800a93e:	b099      	sub	sp, #100	@ 0x64
 800a940:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a944:	ec55 4b10 	vmov	r4, r5, d0
 800a948:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800a94a:	9109      	str	r1, [sp, #36]	@ 0x24
 800a94c:	4683      	mov	fp, r0
 800a94e:	920e      	str	r2, [sp, #56]	@ 0x38
 800a950:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a952:	b97f      	cbnz	r7, 800a974 <_dtoa_r+0x3c>
 800a954:	2010      	movs	r0, #16
 800a956:	f000 fdfd 	bl	800b554 <malloc>
 800a95a:	4602      	mov	r2, r0
 800a95c:	f8cb 001c 	str.w	r0, [fp, #28]
 800a960:	b920      	cbnz	r0, 800a96c <_dtoa_r+0x34>
 800a962:	4ba7      	ldr	r3, [pc, #668]	@ (800ac00 <_dtoa_r+0x2c8>)
 800a964:	21ef      	movs	r1, #239	@ 0xef
 800a966:	48a7      	ldr	r0, [pc, #668]	@ (800ac04 <_dtoa_r+0x2cc>)
 800a968:	f001 faf6 	bl	800bf58 <__assert_func>
 800a96c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a970:	6007      	str	r7, [r0, #0]
 800a972:	60c7      	str	r7, [r0, #12]
 800a974:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a978:	6819      	ldr	r1, [r3, #0]
 800a97a:	b159      	cbz	r1, 800a994 <_dtoa_r+0x5c>
 800a97c:	685a      	ldr	r2, [r3, #4]
 800a97e:	604a      	str	r2, [r1, #4]
 800a980:	2301      	movs	r3, #1
 800a982:	4093      	lsls	r3, r2
 800a984:	608b      	str	r3, [r1, #8]
 800a986:	4658      	mov	r0, fp
 800a988:	f000 feda 	bl	800b740 <_Bfree>
 800a98c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a990:	2200      	movs	r2, #0
 800a992:	601a      	str	r2, [r3, #0]
 800a994:	1e2b      	subs	r3, r5, #0
 800a996:	bfb9      	ittee	lt
 800a998:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a99c:	9303      	strlt	r3, [sp, #12]
 800a99e:	2300      	movge	r3, #0
 800a9a0:	6033      	strge	r3, [r6, #0]
 800a9a2:	9f03      	ldr	r7, [sp, #12]
 800a9a4:	4b98      	ldr	r3, [pc, #608]	@ (800ac08 <_dtoa_r+0x2d0>)
 800a9a6:	bfbc      	itt	lt
 800a9a8:	2201      	movlt	r2, #1
 800a9aa:	6032      	strlt	r2, [r6, #0]
 800a9ac:	43bb      	bics	r3, r7
 800a9ae:	d112      	bne.n	800a9d6 <_dtoa_r+0x9e>
 800a9b0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a9b2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a9b6:	6013      	str	r3, [r2, #0]
 800a9b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a9bc:	4323      	orrs	r3, r4
 800a9be:	f000 854d 	beq.w	800b45c <_dtoa_r+0xb24>
 800a9c2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a9c4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ac1c <_dtoa_r+0x2e4>
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	f000 854f 	beq.w	800b46c <_dtoa_r+0xb34>
 800a9ce:	f10a 0303 	add.w	r3, sl, #3
 800a9d2:	f000 bd49 	b.w	800b468 <_dtoa_r+0xb30>
 800a9d6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a9da:	2200      	movs	r2, #0
 800a9dc:	ec51 0b17 	vmov	r0, r1, d7
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a9e6:	f7f6 f86f 	bl	8000ac8 <__aeabi_dcmpeq>
 800a9ea:	4680      	mov	r8, r0
 800a9ec:	b158      	cbz	r0, 800aa06 <_dtoa_r+0xce>
 800a9ee:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a9f0:	2301      	movs	r3, #1
 800a9f2:	6013      	str	r3, [r2, #0]
 800a9f4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a9f6:	b113      	cbz	r3, 800a9fe <_dtoa_r+0xc6>
 800a9f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a9fa:	4b84      	ldr	r3, [pc, #528]	@ (800ac0c <_dtoa_r+0x2d4>)
 800a9fc:	6013      	str	r3, [r2, #0]
 800a9fe:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800ac20 <_dtoa_r+0x2e8>
 800aa02:	f000 bd33 	b.w	800b46c <_dtoa_r+0xb34>
 800aa06:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800aa0a:	aa16      	add	r2, sp, #88	@ 0x58
 800aa0c:	a917      	add	r1, sp, #92	@ 0x5c
 800aa0e:	4658      	mov	r0, fp
 800aa10:	f001 f980 	bl	800bd14 <__d2b>
 800aa14:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800aa18:	4681      	mov	r9, r0
 800aa1a:	2e00      	cmp	r6, #0
 800aa1c:	d077      	beq.n	800ab0e <_dtoa_r+0x1d6>
 800aa1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa20:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800aa24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aa2c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800aa30:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800aa34:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800aa38:	4619      	mov	r1, r3
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	4b74      	ldr	r3, [pc, #464]	@ (800ac10 <_dtoa_r+0x2d8>)
 800aa3e:	f7f5 fc23 	bl	8000288 <__aeabi_dsub>
 800aa42:	a369      	add	r3, pc, #420	@ (adr r3, 800abe8 <_dtoa_r+0x2b0>)
 800aa44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa48:	f7f5 fdd6 	bl	80005f8 <__aeabi_dmul>
 800aa4c:	a368      	add	r3, pc, #416	@ (adr r3, 800abf0 <_dtoa_r+0x2b8>)
 800aa4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa52:	f7f5 fc1b 	bl	800028c <__adddf3>
 800aa56:	4604      	mov	r4, r0
 800aa58:	4630      	mov	r0, r6
 800aa5a:	460d      	mov	r5, r1
 800aa5c:	f7f5 fd62 	bl	8000524 <__aeabi_i2d>
 800aa60:	a365      	add	r3, pc, #404	@ (adr r3, 800abf8 <_dtoa_r+0x2c0>)
 800aa62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa66:	f7f5 fdc7 	bl	80005f8 <__aeabi_dmul>
 800aa6a:	4602      	mov	r2, r0
 800aa6c:	460b      	mov	r3, r1
 800aa6e:	4620      	mov	r0, r4
 800aa70:	4629      	mov	r1, r5
 800aa72:	f7f5 fc0b 	bl	800028c <__adddf3>
 800aa76:	4604      	mov	r4, r0
 800aa78:	460d      	mov	r5, r1
 800aa7a:	f7f6 f86d 	bl	8000b58 <__aeabi_d2iz>
 800aa7e:	2200      	movs	r2, #0
 800aa80:	4607      	mov	r7, r0
 800aa82:	2300      	movs	r3, #0
 800aa84:	4620      	mov	r0, r4
 800aa86:	4629      	mov	r1, r5
 800aa88:	f7f6 f828 	bl	8000adc <__aeabi_dcmplt>
 800aa8c:	b140      	cbz	r0, 800aaa0 <_dtoa_r+0x168>
 800aa8e:	4638      	mov	r0, r7
 800aa90:	f7f5 fd48 	bl	8000524 <__aeabi_i2d>
 800aa94:	4622      	mov	r2, r4
 800aa96:	462b      	mov	r3, r5
 800aa98:	f7f6 f816 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa9c:	b900      	cbnz	r0, 800aaa0 <_dtoa_r+0x168>
 800aa9e:	3f01      	subs	r7, #1
 800aaa0:	2f16      	cmp	r7, #22
 800aaa2:	d851      	bhi.n	800ab48 <_dtoa_r+0x210>
 800aaa4:	4b5b      	ldr	r3, [pc, #364]	@ (800ac14 <_dtoa_r+0x2dc>)
 800aaa6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aaaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aab2:	f7f6 f813 	bl	8000adc <__aeabi_dcmplt>
 800aab6:	2800      	cmp	r0, #0
 800aab8:	d048      	beq.n	800ab4c <_dtoa_r+0x214>
 800aaba:	3f01      	subs	r7, #1
 800aabc:	2300      	movs	r3, #0
 800aabe:	9312      	str	r3, [sp, #72]	@ 0x48
 800aac0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800aac2:	1b9b      	subs	r3, r3, r6
 800aac4:	1e5a      	subs	r2, r3, #1
 800aac6:	bf44      	itt	mi
 800aac8:	f1c3 0801 	rsbmi	r8, r3, #1
 800aacc:	2300      	movmi	r3, #0
 800aace:	9208      	str	r2, [sp, #32]
 800aad0:	bf54      	ite	pl
 800aad2:	f04f 0800 	movpl.w	r8, #0
 800aad6:	9308      	strmi	r3, [sp, #32]
 800aad8:	2f00      	cmp	r7, #0
 800aada:	db39      	blt.n	800ab50 <_dtoa_r+0x218>
 800aadc:	9b08      	ldr	r3, [sp, #32]
 800aade:	970f      	str	r7, [sp, #60]	@ 0x3c
 800aae0:	443b      	add	r3, r7
 800aae2:	9308      	str	r3, [sp, #32]
 800aae4:	2300      	movs	r3, #0
 800aae6:	930a      	str	r3, [sp, #40]	@ 0x28
 800aae8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaea:	2b09      	cmp	r3, #9
 800aaec:	d864      	bhi.n	800abb8 <_dtoa_r+0x280>
 800aaee:	2b05      	cmp	r3, #5
 800aaf0:	bfc4      	itt	gt
 800aaf2:	3b04      	subgt	r3, #4
 800aaf4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800aaf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaf8:	f1a3 0302 	sub.w	r3, r3, #2
 800aafc:	bfcc      	ite	gt
 800aafe:	2400      	movgt	r4, #0
 800ab00:	2401      	movle	r4, #1
 800ab02:	2b03      	cmp	r3, #3
 800ab04:	d863      	bhi.n	800abce <_dtoa_r+0x296>
 800ab06:	e8df f003 	tbb	[pc, r3]
 800ab0a:	372a      	.short	0x372a
 800ab0c:	5535      	.short	0x5535
 800ab0e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800ab12:	441e      	add	r6, r3
 800ab14:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ab18:	2b20      	cmp	r3, #32
 800ab1a:	bfc1      	itttt	gt
 800ab1c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ab20:	409f      	lslgt	r7, r3
 800ab22:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ab26:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ab2a:	bfd6      	itet	le
 800ab2c:	f1c3 0320 	rsble	r3, r3, #32
 800ab30:	ea47 0003 	orrgt.w	r0, r7, r3
 800ab34:	fa04 f003 	lslle.w	r0, r4, r3
 800ab38:	f7f5 fce4 	bl	8000504 <__aeabi_ui2d>
 800ab3c:	2201      	movs	r2, #1
 800ab3e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ab42:	3e01      	subs	r6, #1
 800ab44:	9214      	str	r2, [sp, #80]	@ 0x50
 800ab46:	e777      	b.n	800aa38 <_dtoa_r+0x100>
 800ab48:	2301      	movs	r3, #1
 800ab4a:	e7b8      	b.n	800aabe <_dtoa_r+0x186>
 800ab4c:	9012      	str	r0, [sp, #72]	@ 0x48
 800ab4e:	e7b7      	b.n	800aac0 <_dtoa_r+0x188>
 800ab50:	427b      	negs	r3, r7
 800ab52:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab54:	2300      	movs	r3, #0
 800ab56:	eba8 0807 	sub.w	r8, r8, r7
 800ab5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ab5c:	e7c4      	b.n	800aae8 <_dtoa_r+0x1b0>
 800ab5e:	2300      	movs	r3, #0
 800ab60:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ab62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	dc35      	bgt.n	800abd4 <_dtoa_r+0x29c>
 800ab68:	2301      	movs	r3, #1
 800ab6a:	9300      	str	r3, [sp, #0]
 800ab6c:	9307      	str	r3, [sp, #28]
 800ab6e:	461a      	mov	r2, r3
 800ab70:	920e      	str	r2, [sp, #56]	@ 0x38
 800ab72:	e00b      	b.n	800ab8c <_dtoa_r+0x254>
 800ab74:	2301      	movs	r3, #1
 800ab76:	e7f3      	b.n	800ab60 <_dtoa_r+0x228>
 800ab78:	2300      	movs	r3, #0
 800ab7a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ab7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ab7e:	18fb      	adds	r3, r7, r3
 800ab80:	9300      	str	r3, [sp, #0]
 800ab82:	3301      	adds	r3, #1
 800ab84:	2b01      	cmp	r3, #1
 800ab86:	9307      	str	r3, [sp, #28]
 800ab88:	bfb8      	it	lt
 800ab8a:	2301      	movlt	r3, #1
 800ab8c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800ab90:	2100      	movs	r1, #0
 800ab92:	2204      	movs	r2, #4
 800ab94:	f102 0514 	add.w	r5, r2, #20
 800ab98:	429d      	cmp	r5, r3
 800ab9a:	d91f      	bls.n	800abdc <_dtoa_r+0x2a4>
 800ab9c:	6041      	str	r1, [r0, #4]
 800ab9e:	4658      	mov	r0, fp
 800aba0:	f000 fd8e 	bl	800b6c0 <_Balloc>
 800aba4:	4682      	mov	sl, r0
 800aba6:	2800      	cmp	r0, #0
 800aba8:	d13c      	bne.n	800ac24 <_dtoa_r+0x2ec>
 800abaa:	4b1b      	ldr	r3, [pc, #108]	@ (800ac18 <_dtoa_r+0x2e0>)
 800abac:	4602      	mov	r2, r0
 800abae:	f240 11af 	movw	r1, #431	@ 0x1af
 800abb2:	e6d8      	b.n	800a966 <_dtoa_r+0x2e>
 800abb4:	2301      	movs	r3, #1
 800abb6:	e7e0      	b.n	800ab7a <_dtoa_r+0x242>
 800abb8:	2401      	movs	r4, #1
 800abba:	2300      	movs	r3, #0
 800abbc:	9309      	str	r3, [sp, #36]	@ 0x24
 800abbe:	940b      	str	r4, [sp, #44]	@ 0x2c
 800abc0:	f04f 33ff 	mov.w	r3, #4294967295
 800abc4:	9300      	str	r3, [sp, #0]
 800abc6:	9307      	str	r3, [sp, #28]
 800abc8:	2200      	movs	r2, #0
 800abca:	2312      	movs	r3, #18
 800abcc:	e7d0      	b.n	800ab70 <_dtoa_r+0x238>
 800abce:	2301      	movs	r3, #1
 800abd0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800abd2:	e7f5      	b.n	800abc0 <_dtoa_r+0x288>
 800abd4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800abd6:	9300      	str	r3, [sp, #0]
 800abd8:	9307      	str	r3, [sp, #28]
 800abda:	e7d7      	b.n	800ab8c <_dtoa_r+0x254>
 800abdc:	3101      	adds	r1, #1
 800abde:	0052      	lsls	r2, r2, #1
 800abe0:	e7d8      	b.n	800ab94 <_dtoa_r+0x25c>
 800abe2:	bf00      	nop
 800abe4:	f3af 8000 	nop.w
 800abe8:	636f4361 	.word	0x636f4361
 800abec:	3fd287a7 	.word	0x3fd287a7
 800abf0:	8b60c8b3 	.word	0x8b60c8b3
 800abf4:	3fc68a28 	.word	0x3fc68a28
 800abf8:	509f79fb 	.word	0x509f79fb
 800abfc:	3fd34413 	.word	0x3fd34413
 800ac00:	0800c961 	.word	0x0800c961
 800ac04:	0800c978 	.word	0x0800c978
 800ac08:	7ff00000 	.word	0x7ff00000
 800ac0c:	0800c931 	.word	0x0800c931
 800ac10:	3ff80000 	.word	0x3ff80000
 800ac14:	0800ca70 	.word	0x0800ca70
 800ac18:	0800c9d0 	.word	0x0800c9d0
 800ac1c:	0800c95d 	.word	0x0800c95d
 800ac20:	0800c930 	.word	0x0800c930
 800ac24:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ac28:	6018      	str	r0, [r3, #0]
 800ac2a:	9b07      	ldr	r3, [sp, #28]
 800ac2c:	2b0e      	cmp	r3, #14
 800ac2e:	f200 80a4 	bhi.w	800ad7a <_dtoa_r+0x442>
 800ac32:	2c00      	cmp	r4, #0
 800ac34:	f000 80a1 	beq.w	800ad7a <_dtoa_r+0x442>
 800ac38:	2f00      	cmp	r7, #0
 800ac3a:	dd33      	ble.n	800aca4 <_dtoa_r+0x36c>
 800ac3c:	4bad      	ldr	r3, [pc, #692]	@ (800aef4 <_dtoa_r+0x5bc>)
 800ac3e:	f007 020f 	and.w	r2, r7, #15
 800ac42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac46:	ed93 7b00 	vldr	d7, [r3]
 800ac4a:	05f8      	lsls	r0, r7, #23
 800ac4c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ac50:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ac54:	d516      	bpl.n	800ac84 <_dtoa_r+0x34c>
 800ac56:	4ba8      	ldr	r3, [pc, #672]	@ (800aef8 <_dtoa_r+0x5c0>)
 800ac58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ac5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ac60:	f7f5 fdf4 	bl	800084c <__aeabi_ddiv>
 800ac64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac68:	f004 040f 	and.w	r4, r4, #15
 800ac6c:	2603      	movs	r6, #3
 800ac6e:	4da2      	ldr	r5, [pc, #648]	@ (800aef8 <_dtoa_r+0x5c0>)
 800ac70:	b954      	cbnz	r4, 800ac88 <_dtoa_r+0x350>
 800ac72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac7a:	f7f5 fde7 	bl	800084c <__aeabi_ddiv>
 800ac7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac82:	e028      	b.n	800acd6 <_dtoa_r+0x39e>
 800ac84:	2602      	movs	r6, #2
 800ac86:	e7f2      	b.n	800ac6e <_dtoa_r+0x336>
 800ac88:	07e1      	lsls	r1, r4, #31
 800ac8a:	d508      	bpl.n	800ac9e <_dtoa_r+0x366>
 800ac8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac90:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ac94:	f7f5 fcb0 	bl	80005f8 <__aeabi_dmul>
 800ac98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac9c:	3601      	adds	r6, #1
 800ac9e:	1064      	asrs	r4, r4, #1
 800aca0:	3508      	adds	r5, #8
 800aca2:	e7e5      	b.n	800ac70 <_dtoa_r+0x338>
 800aca4:	f000 80d2 	beq.w	800ae4c <_dtoa_r+0x514>
 800aca8:	427c      	negs	r4, r7
 800acaa:	4b92      	ldr	r3, [pc, #584]	@ (800aef4 <_dtoa_r+0x5bc>)
 800acac:	4d92      	ldr	r5, [pc, #584]	@ (800aef8 <_dtoa_r+0x5c0>)
 800acae:	f004 020f 	and.w	r2, r4, #15
 800acb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800acb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800acbe:	f7f5 fc9b 	bl	80005f8 <__aeabi_dmul>
 800acc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800acc6:	1124      	asrs	r4, r4, #4
 800acc8:	2300      	movs	r3, #0
 800acca:	2602      	movs	r6, #2
 800accc:	2c00      	cmp	r4, #0
 800acce:	f040 80b2 	bne.w	800ae36 <_dtoa_r+0x4fe>
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d1d3      	bne.n	800ac7e <_dtoa_r+0x346>
 800acd6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800acd8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	f000 80b7 	beq.w	800ae50 <_dtoa_r+0x518>
 800ace2:	4b86      	ldr	r3, [pc, #536]	@ (800aefc <_dtoa_r+0x5c4>)
 800ace4:	2200      	movs	r2, #0
 800ace6:	4620      	mov	r0, r4
 800ace8:	4629      	mov	r1, r5
 800acea:	f7f5 fef7 	bl	8000adc <__aeabi_dcmplt>
 800acee:	2800      	cmp	r0, #0
 800acf0:	f000 80ae 	beq.w	800ae50 <_dtoa_r+0x518>
 800acf4:	9b07      	ldr	r3, [sp, #28]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	f000 80aa 	beq.w	800ae50 <_dtoa_r+0x518>
 800acfc:	9b00      	ldr	r3, [sp, #0]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	dd37      	ble.n	800ad72 <_dtoa_r+0x43a>
 800ad02:	1e7b      	subs	r3, r7, #1
 800ad04:	9304      	str	r3, [sp, #16]
 800ad06:	4620      	mov	r0, r4
 800ad08:	4b7d      	ldr	r3, [pc, #500]	@ (800af00 <_dtoa_r+0x5c8>)
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	4629      	mov	r1, r5
 800ad0e:	f7f5 fc73 	bl	80005f8 <__aeabi_dmul>
 800ad12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad16:	9c00      	ldr	r4, [sp, #0]
 800ad18:	3601      	adds	r6, #1
 800ad1a:	4630      	mov	r0, r6
 800ad1c:	f7f5 fc02 	bl	8000524 <__aeabi_i2d>
 800ad20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ad24:	f7f5 fc68 	bl	80005f8 <__aeabi_dmul>
 800ad28:	4b76      	ldr	r3, [pc, #472]	@ (800af04 <_dtoa_r+0x5cc>)
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	f7f5 faae 	bl	800028c <__adddf3>
 800ad30:	4605      	mov	r5, r0
 800ad32:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ad36:	2c00      	cmp	r4, #0
 800ad38:	f040 808d 	bne.w	800ae56 <_dtoa_r+0x51e>
 800ad3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad40:	4b71      	ldr	r3, [pc, #452]	@ (800af08 <_dtoa_r+0x5d0>)
 800ad42:	2200      	movs	r2, #0
 800ad44:	f7f5 faa0 	bl	8000288 <__aeabi_dsub>
 800ad48:	4602      	mov	r2, r0
 800ad4a:	460b      	mov	r3, r1
 800ad4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ad50:	462a      	mov	r2, r5
 800ad52:	4633      	mov	r3, r6
 800ad54:	f7f5 fee0 	bl	8000b18 <__aeabi_dcmpgt>
 800ad58:	2800      	cmp	r0, #0
 800ad5a:	f040 828b 	bne.w	800b274 <_dtoa_r+0x93c>
 800ad5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad62:	462a      	mov	r2, r5
 800ad64:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ad68:	f7f5 feb8 	bl	8000adc <__aeabi_dcmplt>
 800ad6c:	2800      	cmp	r0, #0
 800ad6e:	f040 8128 	bne.w	800afc2 <_dtoa_r+0x68a>
 800ad72:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ad76:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800ad7a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	f2c0 815a 	blt.w	800b036 <_dtoa_r+0x6fe>
 800ad82:	2f0e      	cmp	r7, #14
 800ad84:	f300 8157 	bgt.w	800b036 <_dtoa_r+0x6fe>
 800ad88:	4b5a      	ldr	r3, [pc, #360]	@ (800aef4 <_dtoa_r+0x5bc>)
 800ad8a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ad8e:	ed93 7b00 	vldr	d7, [r3]
 800ad92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	ed8d 7b00 	vstr	d7, [sp]
 800ad9a:	da03      	bge.n	800ada4 <_dtoa_r+0x46c>
 800ad9c:	9b07      	ldr	r3, [sp, #28]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	f340 8101 	ble.w	800afa6 <_dtoa_r+0x66e>
 800ada4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ada8:	4656      	mov	r6, sl
 800adaa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800adae:	4620      	mov	r0, r4
 800adb0:	4629      	mov	r1, r5
 800adb2:	f7f5 fd4b 	bl	800084c <__aeabi_ddiv>
 800adb6:	f7f5 fecf 	bl	8000b58 <__aeabi_d2iz>
 800adba:	4680      	mov	r8, r0
 800adbc:	f7f5 fbb2 	bl	8000524 <__aeabi_i2d>
 800adc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800adc4:	f7f5 fc18 	bl	80005f8 <__aeabi_dmul>
 800adc8:	4602      	mov	r2, r0
 800adca:	460b      	mov	r3, r1
 800adcc:	4620      	mov	r0, r4
 800adce:	4629      	mov	r1, r5
 800add0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800add4:	f7f5 fa58 	bl	8000288 <__aeabi_dsub>
 800add8:	f806 4b01 	strb.w	r4, [r6], #1
 800addc:	9d07      	ldr	r5, [sp, #28]
 800adde:	eba6 040a 	sub.w	r4, r6, sl
 800ade2:	42a5      	cmp	r5, r4
 800ade4:	4602      	mov	r2, r0
 800ade6:	460b      	mov	r3, r1
 800ade8:	f040 8117 	bne.w	800b01a <_dtoa_r+0x6e2>
 800adec:	f7f5 fa4e 	bl	800028c <__adddf3>
 800adf0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800adf4:	4604      	mov	r4, r0
 800adf6:	460d      	mov	r5, r1
 800adf8:	f7f5 fe8e 	bl	8000b18 <__aeabi_dcmpgt>
 800adfc:	2800      	cmp	r0, #0
 800adfe:	f040 80f9 	bne.w	800aff4 <_dtoa_r+0x6bc>
 800ae02:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae06:	4620      	mov	r0, r4
 800ae08:	4629      	mov	r1, r5
 800ae0a:	f7f5 fe5d 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae0e:	b118      	cbz	r0, 800ae18 <_dtoa_r+0x4e0>
 800ae10:	f018 0f01 	tst.w	r8, #1
 800ae14:	f040 80ee 	bne.w	800aff4 <_dtoa_r+0x6bc>
 800ae18:	4649      	mov	r1, r9
 800ae1a:	4658      	mov	r0, fp
 800ae1c:	f000 fc90 	bl	800b740 <_Bfree>
 800ae20:	2300      	movs	r3, #0
 800ae22:	7033      	strb	r3, [r6, #0]
 800ae24:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ae26:	3701      	adds	r7, #1
 800ae28:	601f      	str	r7, [r3, #0]
 800ae2a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	f000 831d 	beq.w	800b46c <_dtoa_r+0xb34>
 800ae32:	601e      	str	r6, [r3, #0]
 800ae34:	e31a      	b.n	800b46c <_dtoa_r+0xb34>
 800ae36:	07e2      	lsls	r2, r4, #31
 800ae38:	d505      	bpl.n	800ae46 <_dtoa_r+0x50e>
 800ae3a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ae3e:	f7f5 fbdb 	bl	80005f8 <__aeabi_dmul>
 800ae42:	3601      	adds	r6, #1
 800ae44:	2301      	movs	r3, #1
 800ae46:	1064      	asrs	r4, r4, #1
 800ae48:	3508      	adds	r5, #8
 800ae4a:	e73f      	b.n	800accc <_dtoa_r+0x394>
 800ae4c:	2602      	movs	r6, #2
 800ae4e:	e742      	b.n	800acd6 <_dtoa_r+0x39e>
 800ae50:	9c07      	ldr	r4, [sp, #28]
 800ae52:	9704      	str	r7, [sp, #16]
 800ae54:	e761      	b.n	800ad1a <_dtoa_r+0x3e2>
 800ae56:	4b27      	ldr	r3, [pc, #156]	@ (800aef4 <_dtoa_r+0x5bc>)
 800ae58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ae5a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ae5e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ae62:	4454      	add	r4, sl
 800ae64:	2900      	cmp	r1, #0
 800ae66:	d053      	beq.n	800af10 <_dtoa_r+0x5d8>
 800ae68:	4928      	ldr	r1, [pc, #160]	@ (800af0c <_dtoa_r+0x5d4>)
 800ae6a:	2000      	movs	r0, #0
 800ae6c:	f7f5 fcee 	bl	800084c <__aeabi_ddiv>
 800ae70:	4633      	mov	r3, r6
 800ae72:	462a      	mov	r2, r5
 800ae74:	f7f5 fa08 	bl	8000288 <__aeabi_dsub>
 800ae78:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ae7c:	4656      	mov	r6, sl
 800ae7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae82:	f7f5 fe69 	bl	8000b58 <__aeabi_d2iz>
 800ae86:	4605      	mov	r5, r0
 800ae88:	f7f5 fb4c 	bl	8000524 <__aeabi_i2d>
 800ae8c:	4602      	mov	r2, r0
 800ae8e:	460b      	mov	r3, r1
 800ae90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae94:	f7f5 f9f8 	bl	8000288 <__aeabi_dsub>
 800ae98:	3530      	adds	r5, #48	@ 0x30
 800ae9a:	4602      	mov	r2, r0
 800ae9c:	460b      	mov	r3, r1
 800ae9e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aea2:	f806 5b01 	strb.w	r5, [r6], #1
 800aea6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800aeaa:	f7f5 fe17 	bl	8000adc <__aeabi_dcmplt>
 800aeae:	2800      	cmp	r0, #0
 800aeb0:	d171      	bne.n	800af96 <_dtoa_r+0x65e>
 800aeb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aeb6:	4911      	ldr	r1, [pc, #68]	@ (800aefc <_dtoa_r+0x5c4>)
 800aeb8:	2000      	movs	r0, #0
 800aeba:	f7f5 f9e5 	bl	8000288 <__aeabi_dsub>
 800aebe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800aec2:	f7f5 fe0b 	bl	8000adc <__aeabi_dcmplt>
 800aec6:	2800      	cmp	r0, #0
 800aec8:	f040 8095 	bne.w	800aff6 <_dtoa_r+0x6be>
 800aecc:	42a6      	cmp	r6, r4
 800aece:	f43f af50 	beq.w	800ad72 <_dtoa_r+0x43a>
 800aed2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800aed6:	4b0a      	ldr	r3, [pc, #40]	@ (800af00 <_dtoa_r+0x5c8>)
 800aed8:	2200      	movs	r2, #0
 800aeda:	f7f5 fb8d 	bl	80005f8 <__aeabi_dmul>
 800aede:	4b08      	ldr	r3, [pc, #32]	@ (800af00 <_dtoa_r+0x5c8>)
 800aee0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800aee4:	2200      	movs	r2, #0
 800aee6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aeea:	f7f5 fb85 	bl	80005f8 <__aeabi_dmul>
 800aeee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aef2:	e7c4      	b.n	800ae7e <_dtoa_r+0x546>
 800aef4:	0800ca70 	.word	0x0800ca70
 800aef8:	0800ca48 	.word	0x0800ca48
 800aefc:	3ff00000 	.word	0x3ff00000
 800af00:	40240000 	.word	0x40240000
 800af04:	401c0000 	.word	0x401c0000
 800af08:	40140000 	.word	0x40140000
 800af0c:	3fe00000 	.word	0x3fe00000
 800af10:	4631      	mov	r1, r6
 800af12:	4628      	mov	r0, r5
 800af14:	f7f5 fb70 	bl	80005f8 <__aeabi_dmul>
 800af18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800af1c:	9415      	str	r4, [sp, #84]	@ 0x54
 800af1e:	4656      	mov	r6, sl
 800af20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af24:	f7f5 fe18 	bl	8000b58 <__aeabi_d2iz>
 800af28:	4605      	mov	r5, r0
 800af2a:	f7f5 fafb 	bl	8000524 <__aeabi_i2d>
 800af2e:	4602      	mov	r2, r0
 800af30:	460b      	mov	r3, r1
 800af32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af36:	f7f5 f9a7 	bl	8000288 <__aeabi_dsub>
 800af3a:	3530      	adds	r5, #48	@ 0x30
 800af3c:	f806 5b01 	strb.w	r5, [r6], #1
 800af40:	4602      	mov	r2, r0
 800af42:	460b      	mov	r3, r1
 800af44:	42a6      	cmp	r6, r4
 800af46:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800af4a:	f04f 0200 	mov.w	r2, #0
 800af4e:	d124      	bne.n	800af9a <_dtoa_r+0x662>
 800af50:	4bac      	ldr	r3, [pc, #688]	@ (800b204 <_dtoa_r+0x8cc>)
 800af52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800af56:	f7f5 f999 	bl	800028c <__adddf3>
 800af5a:	4602      	mov	r2, r0
 800af5c:	460b      	mov	r3, r1
 800af5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af62:	f7f5 fdd9 	bl	8000b18 <__aeabi_dcmpgt>
 800af66:	2800      	cmp	r0, #0
 800af68:	d145      	bne.n	800aff6 <_dtoa_r+0x6be>
 800af6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800af6e:	49a5      	ldr	r1, [pc, #660]	@ (800b204 <_dtoa_r+0x8cc>)
 800af70:	2000      	movs	r0, #0
 800af72:	f7f5 f989 	bl	8000288 <__aeabi_dsub>
 800af76:	4602      	mov	r2, r0
 800af78:	460b      	mov	r3, r1
 800af7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af7e:	f7f5 fdad 	bl	8000adc <__aeabi_dcmplt>
 800af82:	2800      	cmp	r0, #0
 800af84:	f43f aef5 	beq.w	800ad72 <_dtoa_r+0x43a>
 800af88:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800af8a:	1e73      	subs	r3, r6, #1
 800af8c:	9315      	str	r3, [sp, #84]	@ 0x54
 800af8e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800af92:	2b30      	cmp	r3, #48	@ 0x30
 800af94:	d0f8      	beq.n	800af88 <_dtoa_r+0x650>
 800af96:	9f04      	ldr	r7, [sp, #16]
 800af98:	e73e      	b.n	800ae18 <_dtoa_r+0x4e0>
 800af9a:	4b9b      	ldr	r3, [pc, #620]	@ (800b208 <_dtoa_r+0x8d0>)
 800af9c:	f7f5 fb2c 	bl	80005f8 <__aeabi_dmul>
 800afa0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800afa4:	e7bc      	b.n	800af20 <_dtoa_r+0x5e8>
 800afa6:	d10c      	bne.n	800afc2 <_dtoa_r+0x68a>
 800afa8:	4b98      	ldr	r3, [pc, #608]	@ (800b20c <_dtoa_r+0x8d4>)
 800afaa:	2200      	movs	r2, #0
 800afac:	e9dd 0100 	ldrd	r0, r1, [sp]
 800afb0:	f7f5 fb22 	bl	80005f8 <__aeabi_dmul>
 800afb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800afb8:	f7f5 fda4 	bl	8000b04 <__aeabi_dcmpge>
 800afbc:	2800      	cmp	r0, #0
 800afbe:	f000 8157 	beq.w	800b270 <_dtoa_r+0x938>
 800afc2:	2400      	movs	r4, #0
 800afc4:	4625      	mov	r5, r4
 800afc6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800afc8:	43db      	mvns	r3, r3
 800afca:	9304      	str	r3, [sp, #16]
 800afcc:	4656      	mov	r6, sl
 800afce:	2700      	movs	r7, #0
 800afd0:	4621      	mov	r1, r4
 800afd2:	4658      	mov	r0, fp
 800afd4:	f000 fbb4 	bl	800b740 <_Bfree>
 800afd8:	2d00      	cmp	r5, #0
 800afda:	d0dc      	beq.n	800af96 <_dtoa_r+0x65e>
 800afdc:	b12f      	cbz	r7, 800afea <_dtoa_r+0x6b2>
 800afde:	42af      	cmp	r7, r5
 800afe0:	d003      	beq.n	800afea <_dtoa_r+0x6b2>
 800afe2:	4639      	mov	r1, r7
 800afe4:	4658      	mov	r0, fp
 800afe6:	f000 fbab 	bl	800b740 <_Bfree>
 800afea:	4629      	mov	r1, r5
 800afec:	4658      	mov	r0, fp
 800afee:	f000 fba7 	bl	800b740 <_Bfree>
 800aff2:	e7d0      	b.n	800af96 <_dtoa_r+0x65e>
 800aff4:	9704      	str	r7, [sp, #16]
 800aff6:	4633      	mov	r3, r6
 800aff8:	461e      	mov	r6, r3
 800affa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800affe:	2a39      	cmp	r2, #57	@ 0x39
 800b000:	d107      	bne.n	800b012 <_dtoa_r+0x6da>
 800b002:	459a      	cmp	sl, r3
 800b004:	d1f8      	bne.n	800aff8 <_dtoa_r+0x6c0>
 800b006:	9a04      	ldr	r2, [sp, #16]
 800b008:	3201      	adds	r2, #1
 800b00a:	9204      	str	r2, [sp, #16]
 800b00c:	2230      	movs	r2, #48	@ 0x30
 800b00e:	f88a 2000 	strb.w	r2, [sl]
 800b012:	781a      	ldrb	r2, [r3, #0]
 800b014:	3201      	adds	r2, #1
 800b016:	701a      	strb	r2, [r3, #0]
 800b018:	e7bd      	b.n	800af96 <_dtoa_r+0x65e>
 800b01a:	4b7b      	ldr	r3, [pc, #492]	@ (800b208 <_dtoa_r+0x8d0>)
 800b01c:	2200      	movs	r2, #0
 800b01e:	f7f5 faeb 	bl	80005f8 <__aeabi_dmul>
 800b022:	2200      	movs	r2, #0
 800b024:	2300      	movs	r3, #0
 800b026:	4604      	mov	r4, r0
 800b028:	460d      	mov	r5, r1
 800b02a:	f7f5 fd4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800b02e:	2800      	cmp	r0, #0
 800b030:	f43f aebb 	beq.w	800adaa <_dtoa_r+0x472>
 800b034:	e6f0      	b.n	800ae18 <_dtoa_r+0x4e0>
 800b036:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b038:	2a00      	cmp	r2, #0
 800b03a:	f000 80db 	beq.w	800b1f4 <_dtoa_r+0x8bc>
 800b03e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b040:	2a01      	cmp	r2, #1
 800b042:	f300 80bf 	bgt.w	800b1c4 <_dtoa_r+0x88c>
 800b046:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b048:	2a00      	cmp	r2, #0
 800b04a:	f000 80b7 	beq.w	800b1bc <_dtoa_r+0x884>
 800b04e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b052:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b054:	4646      	mov	r6, r8
 800b056:	9a08      	ldr	r2, [sp, #32]
 800b058:	2101      	movs	r1, #1
 800b05a:	441a      	add	r2, r3
 800b05c:	4658      	mov	r0, fp
 800b05e:	4498      	add	r8, r3
 800b060:	9208      	str	r2, [sp, #32]
 800b062:	f000 fc21 	bl	800b8a8 <__i2b>
 800b066:	4605      	mov	r5, r0
 800b068:	b15e      	cbz	r6, 800b082 <_dtoa_r+0x74a>
 800b06a:	9b08      	ldr	r3, [sp, #32]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	dd08      	ble.n	800b082 <_dtoa_r+0x74a>
 800b070:	42b3      	cmp	r3, r6
 800b072:	9a08      	ldr	r2, [sp, #32]
 800b074:	bfa8      	it	ge
 800b076:	4633      	movge	r3, r6
 800b078:	eba8 0803 	sub.w	r8, r8, r3
 800b07c:	1af6      	subs	r6, r6, r3
 800b07e:	1ad3      	subs	r3, r2, r3
 800b080:	9308      	str	r3, [sp, #32]
 800b082:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b084:	b1f3      	cbz	r3, 800b0c4 <_dtoa_r+0x78c>
 800b086:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b088:	2b00      	cmp	r3, #0
 800b08a:	f000 80b7 	beq.w	800b1fc <_dtoa_r+0x8c4>
 800b08e:	b18c      	cbz	r4, 800b0b4 <_dtoa_r+0x77c>
 800b090:	4629      	mov	r1, r5
 800b092:	4622      	mov	r2, r4
 800b094:	4658      	mov	r0, fp
 800b096:	f000 fcc7 	bl	800ba28 <__pow5mult>
 800b09a:	464a      	mov	r2, r9
 800b09c:	4601      	mov	r1, r0
 800b09e:	4605      	mov	r5, r0
 800b0a0:	4658      	mov	r0, fp
 800b0a2:	f000 fc17 	bl	800b8d4 <__multiply>
 800b0a6:	4649      	mov	r1, r9
 800b0a8:	9004      	str	r0, [sp, #16]
 800b0aa:	4658      	mov	r0, fp
 800b0ac:	f000 fb48 	bl	800b740 <_Bfree>
 800b0b0:	9b04      	ldr	r3, [sp, #16]
 800b0b2:	4699      	mov	r9, r3
 800b0b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0b6:	1b1a      	subs	r2, r3, r4
 800b0b8:	d004      	beq.n	800b0c4 <_dtoa_r+0x78c>
 800b0ba:	4649      	mov	r1, r9
 800b0bc:	4658      	mov	r0, fp
 800b0be:	f000 fcb3 	bl	800ba28 <__pow5mult>
 800b0c2:	4681      	mov	r9, r0
 800b0c4:	2101      	movs	r1, #1
 800b0c6:	4658      	mov	r0, fp
 800b0c8:	f000 fbee 	bl	800b8a8 <__i2b>
 800b0cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b0ce:	4604      	mov	r4, r0
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	f000 81cf 	beq.w	800b474 <_dtoa_r+0xb3c>
 800b0d6:	461a      	mov	r2, r3
 800b0d8:	4601      	mov	r1, r0
 800b0da:	4658      	mov	r0, fp
 800b0dc:	f000 fca4 	bl	800ba28 <__pow5mult>
 800b0e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0e2:	2b01      	cmp	r3, #1
 800b0e4:	4604      	mov	r4, r0
 800b0e6:	f300 8095 	bgt.w	800b214 <_dtoa_r+0x8dc>
 800b0ea:	9b02      	ldr	r3, [sp, #8]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	f040 8087 	bne.w	800b200 <_dtoa_r+0x8c8>
 800b0f2:	9b03      	ldr	r3, [sp, #12]
 800b0f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	f040 8089 	bne.w	800b210 <_dtoa_r+0x8d8>
 800b0fe:	9b03      	ldr	r3, [sp, #12]
 800b100:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b104:	0d1b      	lsrs	r3, r3, #20
 800b106:	051b      	lsls	r3, r3, #20
 800b108:	b12b      	cbz	r3, 800b116 <_dtoa_r+0x7de>
 800b10a:	9b08      	ldr	r3, [sp, #32]
 800b10c:	3301      	adds	r3, #1
 800b10e:	9308      	str	r3, [sp, #32]
 800b110:	f108 0801 	add.w	r8, r8, #1
 800b114:	2301      	movs	r3, #1
 800b116:	930a      	str	r3, [sp, #40]	@ 0x28
 800b118:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	f000 81b0 	beq.w	800b480 <_dtoa_r+0xb48>
 800b120:	6923      	ldr	r3, [r4, #16]
 800b122:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b126:	6918      	ldr	r0, [r3, #16]
 800b128:	f000 fb72 	bl	800b810 <__hi0bits>
 800b12c:	f1c0 0020 	rsb	r0, r0, #32
 800b130:	9b08      	ldr	r3, [sp, #32]
 800b132:	4418      	add	r0, r3
 800b134:	f010 001f 	ands.w	r0, r0, #31
 800b138:	d077      	beq.n	800b22a <_dtoa_r+0x8f2>
 800b13a:	f1c0 0320 	rsb	r3, r0, #32
 800b13e:	2b04      	cmp	r3, #4
 800b140:	dd6b      	ble.n	800b21a <_dtoa_r+0x8e2>
 800b142:	9b08      	ldr	r3, [sp, #32]
 800b144:	f1c0 001c 	rsb	r0, r0, #28
 800b148:	4403      	add	r3, r0
 800b14a:	4480      	add	r8, r0
 800b14c:	4406      	add	r6, r0
 800b14e:	9308      	str	r3, [sp, #32]
 800b150:	f1b8 0f00 	cmp.w	r8, #0
 800b154:	dd05      	ble.n	800b162 <_dtoa_r+0x82a>
 800b156:	4649      	mov	r1, r9
 800b158:	4642      	mov	r2, r8
 800b15a:	4658      	mov	r0, fp
 800b15c:	f000 fcbe 	bl	800badc <__lshift>
 800b160:	4681      	mov	r9, r0
 800b162:	9b08      	ldr	r3, [sp, #32]
 800b164:	2b00      	cmp	r3, #0
 800b166:	dd05      	ble.n	800b174 <_dtoa_r+0x83c>
 800b168:	4621      	mov	r1, r4
 800b16a:	461a      	mov	r2, r3
 800b16c:	4658      	mov	r0, fp
 800b16e:	f000 fcb5 	bl	800badc <__lshift>
 800b172:	4604      	mov	r4, r0
 800b174:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b176:	2b00      	cmp	r3, #0
 800b178:	d059      	beq.n	800b22e <_dtoa_r+0x8f6>
 800b17a:	4621      	mov	r1, r4
 800b17c:	4648      	mov	r0, r9
 800b17e:	f000 fd19 	bl	800bbb4 <__mcmp>
 800b182:	2800      	cmp	r0, #0
 800b184:	da53      	bge.n	800b22e <_dtoa_r+0x8f6>
 800b186:	1e7b      	subs	r3, r7, #1
 800b188:	9304      	str	r3, [sp, #16]
 800b18a:	4649      	mov	r1, r9
 800b18c:	2300      	movs	r3, #0
 800b18e:	220a      	movs	r2, #10
 800b190:	4658      	mov	r0, fp
 800b192:	f000 faf7 	bl	800b784 <__multadd>
 800b196:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b198:	4681      	mov	r9, r0
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	f000 8172 	beq.w	800b484 <_dtoa_r+0xb4c>
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	4629      	mov	r1, r5
 800b1a4:	220a      	movs	r2, #10
 800b1a6:	4658      	mov	r0, fp
 800b1a8:	f000 faec 	bl	800b784 <__multadd>
 800b1ac:	9b00      	ldr	r3, [sp, #0]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	4605      	mov	r5, r0
 800b1b2:	dc67      	bgt.n	800b284 <_dtoa_r+0x94c>
 800b1b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1b6:	2b02      	cmp	r3, #2
 800b1b8:	dc41      	bgt.n	800b23e <_dtoa_r+0x906>
 800b1ba:	e063      	b.n	800b284 <_dtoa_r+0x94c>
 800b1bc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b1be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b1c2:	e746      	b.n	800b052 <_dtoa_r+0x71a>
 800b1c4:	9b07      	ldr	r3, [sp, #28]
 800b1c6:	1e5c      	subs	r4, r3, #1
 800b1c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b1ca:	42a3      	cmp	r3, r4
 800b1cc:	bfbf      	itttt	lt
 800b1ce:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b1d0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b1d2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b1d4:	1ae3      	sublt	r3, r4, r3
 800b1d6:	bfb4      	ite	lt
 800b1d8:	18d2      	addlt	r2, r2, r3
 800b1da:	1b1c      	subge	r4, r3, r4
 800b1dc:	9b07      	ldr	r3, [sp, #28]
 800b1de:	bfbc      	itt	lt
 800b1e0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b1e2:	2400      	movlt	r4, #0
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	bfb5      	itete	lt
 800b1e8:	eba8 0603 	sublt.w	r6, r8, r3
 800b1ec:	9b07      	ldrge	r3, [sp, #28]
 800b1ee:	2300      	movlt	r3, #0
 800b1f0:	4646      	movge	r6, r8
 800b1f2:	e730      	b.n	800b056 <_dtoa_r+0x71e>
 800b1f4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b1f6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b1f8:	4646      	mov	r6, r8
 800b1fa:	e735      	b.n	800b068 <_dtoa_r+0x730>
 800b1fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b1fe:	e75c      	b.n	800b0ba <_dtoa_r+0x782>
 800b200:	2300      	movs	r3, #0
 800b202:	e788      	b.n	800b116 <_dtoa_r+0x7de>
 800b204:	3fe00000 	.word	0x3fe00000
 800b208:	40240000 	.word	0x40240000
 800b20c:	40140000 	.word	0x40140000
 800b210:	9b02      	ldr	r3, [sp, #8]
 800b212:	e780      	b.n	800b116 <_dtoa_r+0x7de>
 800b214:	2300      	movs	r3, #0
 800b216:	930a      	str	r3, [sp, #40]	@ 0x28
 800b218:	e782      	b.n	800b120 <_dtoa_r+0x7e8>
 800b21a:	d099      	beq.n	800b150 <_dtoa_r+0x818>
 800b21c:	9a08      	ldr	r2, [sp, #32]
 800b21e:	331c      	adds	r3, #28
 800b220:	441a      	add	r2, r3
 800b222:	4498      	add	r8, r3
 800b224:	441e      	add	r6, r3
 800b226:	9208      	str	r2, [sp, #32]
 800b228:	e792      	b.n	800b150 <_dtoa_r+0x818>
 800b22a:	4603      	mov	r3, r0
 800b22c:	e7f6      	b.n	800b21c <_dtoa_r+0x8e4>
 800b22e:	9b07      	ldr	r3, [sp, #28]
 800b230:	9704      	str	r7, [sp, #16]
 800b232:	2b00      	cmp	r3, #0
 800b234:	dc20      	bgt.n	800b278 <_dtoa_r+0x940>
 800b236:	9300      	str	r3, [sp, #0]
 800b238:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b23a:	2b02      	cmp	r3, #2
 800b23c:	dd1e      	ble.n	800b27c <_dtoa_r+0x944>
 800b23e:	9b00      	ldr	r3, [sp, #0]
 800b240:	2b00      	cmp	r3, #0
 800b242:	f47f aec0 	bne.w	800afc6 <_dtoa_r+0x68e>
 800b246:	4621      	mov	r1, r4
 800b248:	2205      	movs	r2, #5
 800b24a:	4658      	mov	r0, fp
 800b24c:	f000 fa9a 	bl	800b784 <__multadd>
 800b250:	4601      	mov	r1, r0
 800b252:	4604      	mov	r4, r0
 800b254:	4648      	mov	r0, r9
 800b256:	f000 fcad 	bl	800bbb4 <__mcmp>
 800b25a:	2800      	cmp	r0, #0
 800b25c:	f77f aeb3 	ble.w	800afc6 <_dtoa_r+0x68e>
 800b260:	4656      	mov	r6, sl
 800b262:	2331      	movs	r3, #49	@ 0x31
 800b264:	f806 3b01 	strb.w	r3, [r6], #1
 800b268:	9b04      	ldr	r3, [sp, #16]
 800b26a:	3301      	adds	r3, #1
 800b26c:	9304      	str	r3, [sp, #16]
 800b26e:	e6ae      	b.n	800afce <_dtoa_r+0x696>
 800b270:	9c07      	ldr	r4, [sp, #28]
 800b272:	9704      	str	r7, [sp, #16]
 800b274:	4625      	mov	r5, r4
 800b276:	e7f3      	b.n	800b260 <_dtoa_r+0x928>
 800b278:	9b07      	ldr	r3, [sp, #28]
 800b27a:	9300      	str	r3, [sp, #0]
 800b27c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b27e:	2b00      	cmp	r3, #0
 800b280:	f000 8104 	beq.w	800b48c <_dtoa_r+0xb54>
 800b284:	2e00      	cmp	r6, #0
 800b286:	dd05      	ble.n	800b294 <_dtoa_r+0x95c>
 800b288:	4629      	mov	r1, r5
 800b28a:	4632      	mov	r2, r6
 800b28c:	4658      	mov	r0, fp
 800b28e:	f000 fc25 	bl	800badc <__lshift>
 800b292:	4605      	mov	r5, r0
 800b294:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b296:	2b00      	cmp	r3, #0
 800b298:	d05a      	beq.n	800b350 <_dtoa_r+0xa18>
 800b29a:	6869      	ldr	r1, [r5, #4]
 800b29c:	4658      	mov	r0, fp
 800b29e:	f000 fa0f 	bl	800b6c0 <_Balloc>
 800b2a2:	4606      	mov	r6, r0
 800b2a4:	b928      	cbnz	r0, 800b2b2 <_dtoa_r+0x97a>
 800b2a6:	4b84      	ldr	r3, [pc, #528]	@ (800b4b8 <_dtoa_r+0xb80>)
 800b2a8:	4602      	mov	r2, r0
 800b2aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b2ae:	f7ff bb5a 	b.w	800a966 <_dtoa_r+0x2e>
 800b2b2:	692a      	ldr	r2, [r5, #16]
 800b2b4:	3202      	adds	r2, #2
 800b2b6:	0092      	lsls	r2, r2, #2
 800b2b8:	f105 010c 	add.w	r1, r5, #12
 800b2bc:	300c      	adds	r0, #12
 800b2be:	f000 fe3d 	bl	800bf3c <memcpy>
 800b2c2:	2201      	movs	r2, #1
 800b2c4:	4631      	mov	r1, r6
 800b2c6:	4658      	mov	r0, fp
 800b2c8:	f000 fc08 	bl	800badc <__lshift>
 800b2cc:	f10a 0301 	add.w	r3, sl, #1
 800b2d0:	9307      	str	r3, [sp, #28]
 800b2d2:	9b00      	ldr	r3, [sp, #0]
 800b2d4:	4453      	add	r3, sl
 800b2d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b2d8:	9b02      	ldr	r3, [sp, #8]
 800b2da:	f003 0301 	and.w	r3, r3, #1
 800b2de:	462f      	mov	r7, r5
 800b2e0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b2e2:	4605      	mov	r5, r0
 800b2e4:	9b07      	ldr	r3, [sp, #28]
 800b2e6:	4621      	mov	r1, r4
 800b2e8:	3b01      	subs	r3, #1
 800b2ea:	4648      	mov	r0, r9
 800b2ec:	9300      	str	r3, [sp, #0]
 800b2ee:	f7ff fa98 	bl	800a822 <quorem>
 800b2f2:	4639      	mov	r1, r7
 800b2f4:	9002      	str	r0, [sp, #8]
 800b2f6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b2fa:	4648      	mov	r0, r9
 800b2fc:	f000 fc5a 	bl	800bbb4 <__mcmp>
 800b300:	462a      	mov	r2, r5
 800b302:	9008      	str	r0, [sp, #32]
 800b304:	4621      	mov	r1, r4
 800b306:	4658      	mov	r0, fp
 800b308:	f000 fc70 	bl	800bbec <__mdiff>
 800b30c:	68c2      	ldr	r2, [r0, #12]
 800b30e:	4606      	mov	r6, r0
 800b310:	bb02      	cbnz	r2, 800b354 <_dtoa_r+0xa1c>
 800b312:	4601      	mov	r1, r0
 800b314:	4648      	mov	r0, r9
 800b316:	f000 fc4d 	bl	800bbb4 <__mcmp>
 800b31a:	4602      	mov	r2, r0
 800b31c:	4631      	mov	r1, r6
 800b31e:	4658      	mov	r0, fp
 800b320:	920e      	str	r2, [sp, #56]	@ 0x38
 800b322:	f000 fa0d 	bl	800b740 <_Bfree>
 800b326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b328:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b32a:	9e07      	ldr	r6, [sp, #28]
 800b32c:	ea43 0102 	orr.w	r1, r3, r2
 800b330:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b332:	4319      	orrs	r1, r3
 800b334:	d110      	bne.n	800b358 <_dtoa_r+0xa20>
 800b336:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b33a:	d029      	beq.n	800b390 <_dtoa_r+0xa58>
 800b33c:	9b08      	ldr	r3, [sp, #32]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	dd02      	ble.n	800b348 <_dtoa_r+0xa10>
 800b342:	9b02      	ldr	r3, [sp, #8]
 800b344:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b348:	9b00      	ldr	r3, [sp, #0]
 800b34a:	f883 8000 	strb.w	r8, [r3]
 800b34e:	e63f      	b.n	800afd0 <_dtoa_r+0x698>
 800b350:	4628      	mov	r0, r5
 800b352:	e7bb      	b.n	800b2cc <_dtoa_r+0x994>
 800b354:	2201      	movs	r2, #1
 800b356:	e7e1      	b.n	800b31c <_dtoa_r+0x9e4>
 800b358:	9b08      	ldr	r3, [sp, #32]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	db04      	blt.n	800b368 <_dtoa_r+0xa30>
 800b35e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b360:	430b      	orrs	r3, r1
 800b362:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b364:	430b      	orrs	r3, r1
 800b366:	d120      	bne.n	800b3aa <_dtoa_r+0xa72>
 800b368:	2a00      	cmp	r2, #0
 800b36a:	dded      	ble.n	800b348 <_dtoa_r+0xa10>
 800b36c:	4649      	mov	r1, r9
 800b36e:	2201      	movs	r2, #1
 800b370:	4658      	mov	r0, fp
 800b372:	f000 fbb3 	bl	800badc <__lshift>
 800b376:	4621      	mov	r1, r4
 800b378:	4681      	mov	r9, r0
 800b37a:	f000 fc1b 	bl	800bbb4 <__mcmp>
 800b37e:	2800      	cmp	r0, #0
 800b380:	dc03      	bgt.n	800b38a <_dtoa_r+0xa52>
 800b382:	d1e1      	bne.n	800b348 <_dtoa_r+0xa10>
 800b384:	f018 0f01 	tst.w	r8, #1
 800b388:	d0de      	beq.n	800b348 <_dtoa_r+0xa10>
 800b38a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b38e:	d1d8      	bne.n	800b342 <_dtoa_r+0xa0a>
 800b390:	9a00      	ldr	r2, [sp, #0]
 800b392:	2339      	movs	r3, #57	@ 0x39
 800b394:	7013      	strb	r3, [r2, #0]
 800b396:	4633      	mov	r3, r6
 800b398:	461e      	mov	r6, r3
 800b39a:	3b01      	subs	r3, #1
 800b39c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b3a0:	2a39      	cmp	r2, #57	@ 0x39
 800b3a2:	d052      	beq.n	800b44a <_dtoa_r+0xb12>
 800b3a4:	3201      	adds	r2, #1
 800b3a6:	701a      	strb	r2, [r3, #0]
 800b3a8:	e612      	b.n	800afd0 <_dtoa_r+0x698>
 800b3aa:	2a00      	cmp	r2, #0
 800b3ac:	dd07      	ble.n	800b3be <_dtoa_r+0xa86>
 800b3ae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b3b2:	d0ed      	beq.n	800b390 <_dtoa_r+0xa58>
 800b3b4:	9a00      	ldr	r2, [sp, #0]
 800b3b6:	f108 0301 	add.w	r3, r8, #1
 800b3ba:	7013      	strb	r3, [r2, #0]
 800b3bc:	e608      	b.n	800afd0 <_dtoa_r+0x698>
 800b3be:	9b07      	ldr	r3, [sp, #28]
 800b3c0:	9a07      	ldr	r2, [sp, #28]
 800b3c2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b3c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b3c8:	4293      	cmp	r3, r2
 800b3ca:	d028      	beq.n	800b41e <_dtoa_r+0xae6>
 800b3cc:	4649      	mov	r1, r9
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	220a      	movs	r2, #10
 800b3d2:	4658      	mov	r0, fp
 800b3d4:	f000 f9d6 	bl	800b784 <__multadd>
 800b3d8:	42af      	cmp	r7, r5
 800b3da:	4681      	mov	r9, r0
 800b3dc:	f04f 0300 	mov.w	r3, #0
 800b3e0:	f04f 020a 	mov.w	r2, #10
 800b3e4:	4639      	mov	r1, r7
 800b3e6:	4658      	mov	r0, fp
 800b3e8:	d107      	bne.n	800b3fa <_dtoa_r+0xac2>
 800b3ea:	f000 f9cb 	bl	800b784 <__multadd>
 800b3ee:	4607      	mov	r7, r0
 800b3f0:	4605      	mov	r5, r0
 800b3f2:	9b07      	ldr	r3, [sp, #28]
 800b3f4:	3301      	adds	r3, #1
 800b3f6:	9307      	str	r3, [sp, #28]
 800b3f8:	e774      	b.n	800b2e4 <_dtoa_r+0x9ac>
 800b3fa:	f000 f9c3 	bl	800b784 <__multadd>
 800b3fe:	4629      	mov	r1, r5
 800b400:	4607      	mov	r7, r0
 800b402:	2300      	movs	r3, #0
 800b404:	220a      	movs	r2, #10
 800b406:	4658      	mov	r0, fp
 800b408:	f000 f9bc 	bl	800b784 <__multadd>
 800b40c:	4605      	mov	r5, r0
 800b40e:	e7f0      	b.n	800b3f2 <_dtoa_r+0xaba>
 800b410:	9b00      	ldr	r3, [sp, #0]
 800b412:	2b00      	cmp	r3, #0
 800b414:	bfcc      	ite	gt
 800b416:	461e      	movgt	r6, r3
 800b418:	2601      	movle	r6, #1
 800b41a:	4456      	add	r6, sl
 800b41c:	2700      	movs	r7, #0
 800b41e:	4649      	mov	r1, r9
 800b420:	2201      	movs	r2, #1
 800b422:	4658      	mov	r0, fp
 800b424:	f000 fb5a 	bl	800badc <__lshift>
 800b428:	4621      	mov	r1, r4
 800b42a:	4681      	mov	r9, r0
 800b42c:	f000 fbc2 	bl	800bbb4 <__mcmp>
 800b430:	2800      	cmp	r0, #0
 800b432:	dcb0      	bgt.n	800b396 <_dtoa_r+0xa5e>
 800b434:	d102      	bne.n	800b43c <_dtoa_r+0xb04>
 800b436:	f018 0f01 	tst.w	r8, #1
 800b43a:	d1ac      	bne.n	800b396 <_dtoa_r+0xa5e>
 800b43c:	4633      	mov	r3, r6
 800b43e:	461e      	mov	r6, r3
 800b440:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b444:	2a30      	cmp	r2, #48	@ 0x30
 800b446:	d0fa      	beq.n	800b43e <_dtoa_r+0xb06>
 800b448:	e5c2      	b.n	800afd0 <_dtoa_r+0x698>
 800b44a:	459a      	cmp	sl, r3
 800b44c:	d1a4      	bne.n	800b398 <_dtoa_r+0xa60>
 800b44e:	9b04      	ldr	r3, [sp, #16]
 800b450:	3301      	adds	r3, #1
 800b452:	9304      	str	r3, [sp, #16]
 800b454:	2331      	movs	r3, #49	@ 0x31
 800b456:	f88a 3000 	strb.w	r3, [sl]
 800b45a:	e5b9      	b.n	800afd0 <_dtoa_r+0x698>
 800b45c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b45e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b4bc <_dtoa_r+0xb84>
 800b462:	b11b      	cbz	r3, 800b46c <_dtoa_r+0xb34>
 800b464:	f10a 0308 	add.w	r3, sl, #8
 800b468:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b46a:	6013      	str	r3, [r2, #0]
 800b46c:	4650      	mov	r0, sl
 800b46e:	b019      	add	sp, #100	@ 0x64
 800b470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b474:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b476:	2b01      	cmp	r3, #1
 800b478:	f77f ae37 	ble.w	800b0ea <_dtoa_r+0x7b2>
 800b47c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b47e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b480:	2001      	movs	r0, #1
 800b482:	e655      	b.n	800b130 <_dtoa_r+0x7f8>
 800b484:	9b00      	ldr	r3, [sp, #0]
 800b486:	2b00      	cmp	r3, #0
 800b488:	f77f aed6 	ble.w	800b238 <_dtoa_r+0x900>
 800b48c:	4656      	mov	r6, sl
 800b48e:	4621      	mov	r1, r4
 800b490:	4648      	mov	r0, r9
 800b492:	f7ff f9c6 	bl	800a822 <quorem>
 800b496:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b49a:	f806 8b01 	strb.w	r8, [r6], #1
 800b49e:	9b00      	ldr	r3, [sp, #0]
 800b4a0:	eba6 020a 	sub.w	r2, r6, sl
 800b4a4:	4293      	cmp	r3, r2
 800b4a6:	ddb3      	ble.n	800b410 <_dtoa_r+0xad8>
 800b4a8:	4649      	mov	r1, r9
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	220a      	movs	r2, #10
 800b4ae:	4658      	mov	r0, fp
 800b4b0:	f000 f968 	bl	800b784 <__multadd>
 800b4b4:	4681      	mov	r9, r0
 800b4b6:	e7ea      	b.n	800b48e <_dtoa_r+0xb56>
 800b4b8:	0800c9d0 	.word	0x0800c9d0
 800b4bc:	0800c954 	.word	0x0800c954

0800b4c0 <_free_r>:
 800b4c0:	b538      	push	{r3, r4, r5, lr}
 800b4c2:	4605      	mov	r5, r0
 800b4c4:	2900      	cmp	r1, #0
 800b4c6:	d041      	beq.n	800b54c <_free_r+0x8c>
 800b4c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b4cc:	1f0c      	subs	r4, r1, #4
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	bfb8      	it	lt
 800b4d2:	18e4      	addlt	r4, r4, r3
 800b4d4:	f000 f8e8 	bl	800b6a8 <__malloc_lock>
 800b4d8:	4a1d      	ldr	r2, [pc, #116]	@ (800b550 <_free_r+0x90>)
 800b4da:	6813      	ldr	r3, [r2, #0]
 800b4dc:	b933      	cbnz	r3, 800b4ec <_free_r+0x2c>
 800b4de:	6063      	str	r3, [r4, #4]
 800b4e0:	6014      	str	r4, [r2, #0]
 800b4e2:	4628      	mov	r0, r5
 800b4e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b4e8:	f000 b8e4 	b.w	800b6b4 <__malloc_unlock>
 800b4ec:	42a3      	cmp	r3, r4
 800b4ee:	d908      	bls.n	800b502 <_free_r+0x42>
 800b4f0:	6820      	ldr	r0, [r4, #0]
 800b4f2:	1821      	adds	r1, r4, r0
 800b4f4:	428b      	cmp	r3, r1
 800b4f6:	bf01      	itttt	eq
 800b4f8:	6819      	ldreq	r1, [r3, #0]
 800b4fa:	685b      	ldreq	r3, [r3, #4]
 800b4fc:	1809      	addeq	r1, r1, r0
 800b4fe:	6021      	streq	r1, [r4, #0]
 800b500:	e7ed      	b.n	800b4de <_free_r+0x1e>
 800b502:	461a      	mov	r2, r3
 800b504:	685b      	ldr	r3, [r3, #4]
 800b506:	b10b      	cbz	r3, 800b50c <_free_r+0x4c>
 800b508:	42a3      	cmp	r3, r4
 800b50a:	d9fa      	bls.n	800b502 <_free_r+0x42>
 800b50c:	6811      	ldr	r1, [r2, #0]
 800b50e:	1850      	adds	r0, r2, r1
 800b510:	42a0      	cmp	r0, r4
 800b512:	d10b      	bne.n	800b52c <_free_r+0x6c>
 800b514:	6820      	ldr	r0, [r4, #0]
 800b516:	4401      	add	r1, r0
 800b518:	1850      	adds	r0, r2, r1
 800b51a:	4283      	cmp	r3, r0
 800b51c:	6011      	str	r1, [r2, #0]
 800b51e:	d1e0      	bne.n	800b4e2 <_free_r+0x22>
 800b520:	6818      	ldr	r0, [r3, #0]
 800b522:	685b      	ldr	r3, [r3, #4]
 800b524:	6053      	str	r3, [r2, #4]
 800b526:	4408      	add	r0, r1
 800b528:	6010      	str	r0, [r2, #0]
 800b52a:	e7da      	b.n	800b4e2 <_free_r+0x22>
 800b52c:	d902      	bls.n	800b534 <_free_r+0x74>
 800b52e:	230c      	movs	r3, #12
 800b530:	602b      	str	r3, [r5, #0]
 800b532:	e7d6      	b.n	800b4e2 <_free_r+0x22>
 800b534:	6820      	ldr	r0, [r4, #0]
 800b536:	1821      	adds	r1, r4, r0
 800b538:	428b      	cmp	r3, r1
 800b53a:	bf04      	itt	eq
 800b53c:	6819      	ldreq	r1, [r3, #0]
 800b53e:	685b      	ldreq	r3, [r3, #4]
 800b540:	6063      	str	r3, [r4, #4]
 800b542:	bf04      	itt	eq
 800b544:	1809      	addeq	r1, r1, r0
 800b546:	6021      	streq	r1, [r4, #0]
 800b548:	6054      	str	r4, [r2, #4]
 800b54a:	e7ca      	b.n	800b4e2 <_free_r+0x22>
 800b54c:	bd38      	pop	{r3, r4, r5, pc}
 800b54e:	bf00      	nop
 800b550:	20002198 	.word	0x20002198

0800b554 <malloc>:
 800b554:	4b02      	ldr	r3, [pc, #8]	@ (800b560 <malloc+0xc>)
 800b556:	4601      	mov	r1, r0
 800b558:	6818      	ldr	r0, [r3, #0]
 800b55a:	f000 b825 	b.w	800b5a8 <_malloc_r>
 800b55e:	bf00      	nop
 800b560:	20000108 	.word	0x20000108

0800b564 <sbrk_aligned>:
 800b564:	b570      	push	{r4, r5, r6, lr}
 800b566:	4e0f      	ldr	r6, [pc, #60]	@ (800b5a4 <sbrk_aligned+0x40>)
 800b568:	460c      	mov	r4, r1
 800b56a:	6831      	ldr	r1, [r6, #0]
 800b56c:	4605      	mov	r5, r0
 800b56e:	b911      	cbnz	r1, 800b576 <sbrk_aligned+0x12>
 800b570:	f000 fcd4 	bl	800bf1c <_sbrk_r>
 800b574:	6030      	str	r0, [r6, #0]
 800b576:	4621      	mov	r1, r4
 800b578:	4628      	mov	r0, r5
 800b57a:	f000 fccf 	bl	800bf1c <_sbrk_r>
 800b57e:	1c43      	adds	r3, r0, #1
 800b580:	d103      	bne.n	800b58a <sbrk_aligned+0x26>
 800b582:	f04f 34ff 	mov.w	r4, #4294967295
 800b586:	4620      	mov	r0, r4
 800b588:	bd70      	pop	{r4, r5, r6, pc}
 800b58a:	1cc4      	adds	r4, r0, #3
 800b58c:	f024 0403 	bic.w	r4, r4, #3
 800b590:	42a0      	cmp	r0, r4
 800b592:	d0f8      	beq.n	800b586 <sbrk_aligned+0x22>
 800b594:	1a21      	subs	r1, r4, r0
 800b596:	4628      	mov	r0, r5
 800b598:	f000 fcc0 	bl	800bf1c <_sbrk_r>
 800b59c:	3001      	adds	r0, #1
 800b59e:	d1f2      	bne.n	800b586 <sbrk_aligned+0x22>
 800b5a0:	e7ef      	b.n	800b582 <sbrk_aligned+0x1e>
 800b5a2:	bf00      	nop
 800b5a4:	20002194 	.word	0x20002194

0800b5a8 <_malloc_r>:
 800b5a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5ac:	1ccd      	adds	r5, r1, #3
 800b5ae:	f025 0503 	bic.w	r5, r5, #3
 800b5b2:	3508      	adds	r5, #8
 800b5b4:	2d0c      	cmp	r5, #12
 800b5b6:	bf38      	it	cc
 800b5b8:	250c      	movcc	r5, #12
 800b5ba:	2d00      	cmp	r5, #0
 800b5bc:	4606      	mov	r6, r0
 800b5be:	db01      	blt.n	800b5c4 <_malloc_r+0x1c>
 800b5c0:	42a9      	cmp	r1, r5
 800b5c2:	d904      	bls.n	800b5ce <_malloc_r+0x26>
 800b5c4:	230c      	movs	r3, #12
 800b5c6:	6033      	str	r3, [r6, #0]
 800b5c8:	2000      	movs	r0, #0
 800b5ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b6a4 <_malloc_r+0xfc>
 800b5d2:	f000 f869 	bl	800b6a8 <__malloc_lock>
 800b5d6:	f8d8 3000 	ldr.w	r3, [r8]
 800b5da:	461c      	mov	r4, r3
 800b5dc:	bb44      	cbnz	r4, 800b630 <_malloc_r+0x88>
 800b5de:	4629      	mov	r1, r5
 800b5e0:	4630      	mov	r0, r6
 800b5e2:	f7ff ffbf 	bl	800b564 <sbrk_aligned>
 800b5e6:	1c43      	adds	r3, r0, #1
 800b5e8:	4604      	mov	r4, r0
 800b5ea:	d158      	bne.n	800b69e <_malloc_r+0xf6>
 800b5ec:	f8d8 4000 	ldr.w	r4, [r8]
 800b5f0:	4627      	mov	r7, r4
 800b5f2:	2f00      	cmp	r7, #0
 800b5f4:	d143      	bne.n	800b67e <_malloc_r+0xd6>
 800b5f6:	2c00      	cmp	r4, #0
 800b5f8:	d04b      	beq.n	800b692 <_malloc_r+0xea>
 800b5fa:	6823      	ldr	r3, [r4, #0]
 800b5fc:	4639      	mov	r1, r7
 800b5fe:	4630      	mov	r0, r6
 800b600:	eb04 0903 	add.w	r9, r4, r3
 800b604:	f000 fc8a 	bl	800bf1c <_sbrk_r>
 800b608:	4581      	cmp	r9, r0
 800b60a:	d142      	bne.n	800b692 <_malloc_r+0xea>
 800b60c:	6821      	ldr	r1, [r4, #0]
 800b60e:	1a6d      	subs	r5, r5, r1
 800b610:	4629      	mov	r1, r5
 800b612:	4630      	mov	r0, r6
 800b614:	f7ff ffa6 	bl	800b564 <sbrk_aligned>
 800b618:	3001      	adds	r0, #1
 800b61a:	d03a      	beq.n	800b692 <_malloc_r+0xea>
 800b61c:	6823      	ldr	r3, [r4, #0]
 800b61e:	442b      	add	r3, r5
 800b620:	6023      	str	r3, [r4, #0]
 800b622:	f8d8 3000 	ldr.w	r3, [r8]
 800b626:	685a      	ldr	r2, [r3, #4]
 800b628:	bb62      	cbnz	r2, 800b684 <_malloc_r+0xdc>
 800b62a:	f8c8 7000 	str.w	r7, [r8]
 800b62e:	e00f      	b.n	800b650 <_malloc_r+0xa8>
 800b630:	6822      	ldr	r2, [r4, #0]
 800b632:	1b52      	subs	r2, r2, r5
 800b634:	d420      	bmi.n	800b678 <_malloc_r+0xd0>
 800b636:	2a0b      	cmp	r2, #11
 800b638:	d917      	bls.n	800b66a <_malloc_r+0xc2>
 800b63a:	1961      	adds	r1, r4, r5
 800b63c:	42a3      	cmp	r3, r4
 800b63e:	6025      	str	r5, [r4, #0]
 800b640:	bf18      	it	ne
 800b642:	6059      	strne	r1, [r3, #4]
 800b644:	6863      	ldr	r3, [r4, #4]
 800b646:	bf08      	it	eq
 800b648:	f8c8 1000 	streq.w	r1, [r8]
 800b64c:	5162      	str	r2, [r4, r5]
 800b64e:	604b      	str	r3, [r1, #4]
 800b650:	4630      	mov	r0, r6
 800b652:	f000 f82f 	bl	800b6b4 <__malloc_unlock>
 800b656:	f104 000b 	add.w	r0, r4, #11
 800b65a:	1d23      	adds	r3, r4, #4
 800b65c:	f020 0007 	bic.w	r0, r0, #7
 800b660:	1ac2      	subs	r2, r0, r3
 800b662:	bf1c      	itt	ne
 800b664:	1a1b      	subne	r3, r3, r0
 800b666:	50a3      	strne	r3, [r4, r2]
 800b668:	e7af      	b.n	800b5ca <_malloc_r+0x22>
 800b66a:	6862      	ldr	r2, [r4, #4]
 800b66c:	42a3      	cmp	r3, r4
 800b66e:	bf0c      	ite	eq
 800b670:	f8c8 2000 	streq.w	r2, [r8]
 800b674:	605a      	strne	r2, [r3, #4]
 800b676:	e7eb      	b.n	800b650 <_malloc_r+0xa8>
 800b678:	4623      	mov	r3, r4
 800b67a:	6864      	ldr	r4, [r4, #4]
 800b67c:	e7ae      	b.n	800b5dc <_malloc_r+0x34>
 800b67e:	463c      	mov	r4, r7
 800b680:	687f      	ldr	r7, [r7, #4]
 800b682:	e7b6      	b.n	800b5f2 <_malloc_r+0x4a>
 800b684:	461a      	mov	r2, r3
 800b686:	685b      	ldr	r3, [r3, #4]
 800b688:	42a3      	cmp	r3, r4
 800b68a:	d1fb      	bne.n	800b684 <_malloc_r+0xdc>
 800b68c:	2300      	movs	r3, #0
 800b68e:	6053      	str	r3, [r2, #4]
 800b690:	e7de      	b.n	800b650 <_malloc_r+0xa8>
 800b692:	230c      	movs	r3, #12
 800b694:	6033      	str	r3, [r6, #0]
 800b696:	4630      	mov	r0, r6
 800b698:	f000 f80c 	bl	800b6b4 <__malloc_unlock>
 800b69c:	e794      	b.n	800b5c8 <_malloc_r+0x20>
 800b69e:	6005      	str	r5, [r0, #0]
 800b6a0:	e7d6      	b.n	800b650 <_malloc_r+0xa8>
 800b6a2:	bf00      	nop
 800b6a4:	20002198 	.word	0x20002198

0800b6a8 <__malloc_lock>:
 800b6a8:	4801      	ldr	r0, [pc, #4]	@ (800b6b0 <__malloc_lock+0x8>)
 800b6aa:	f7ff b8b8 	b.w	800a81e <__retarget_lock_acquire_recursive>
 800b6ae:	bf00      	nop
 800b6b0:	20002190 	.word	0x20002190

0800b6b4 <__malloc_unlock>:
 800b6b4:	4801      	ldr	r0, [pc, #4]	@ (800b6bc <__malloc_unlock+0x8>)
 800b6b6:	f7ff b8b3 	b.w	800a820 <__retarget_lock_release_recursive>
 800b6ba:	bf00      	nop
 800b6bc:	20002190 	.word	0x20002190

0800b6c0 <_Balloc>:
 800b6c0:	b570      	push	{r4, r5, r6, lr}
 800b6c2:	69c6      	ldr	r6, [r0, #28]
 800b6c4:	4604      	mov	r4, r0
 800b6c6:	460d      	mov	r5, r1
 800b6c8:	b976      	cbnz	r6, 800b6e8 <_Balloc+0x28>
 800b6ca:	2010      	movs	r0, #16
 800b6cc:	f7ff ff42 	bl	800b554 <malloc>
 800b6d0:	4602      	mov	r2, r0
 800b6d2:	61e0      	str	r0, [r4, #28]
 800b6d4:	b920      	cbnz	r0, 800b6e0 <_Balloc+0x20>
 800b6d6:	4b18      	ldr	r3, [pc, #96]	@ (800b738 <_Balloc+0x78>)
 800b6d8:	4818      	ldr	r0, [pc, #96]	@ (800b73c <_Balloc+0x7c>)
 800b6da:	216b      	movs	r1, #107	@ 0x6b
 800b6dc:	f000 fc3c 	bl	800bf58 <__assert_func>
 800b6e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b6e4:	6006      	str	r6, [r0, #0]
 800b6e6:	60c6      	str	r6, [r0, #12]
 800b6e8:	69e6      	ldr	r6, [r4, #28]
 800b6ea:	68f3      	ldr	r3, [r6, #12]
 800b6ec:	b183      	cbz	r3, 800b710 <_Balloc+0x50>
 800b6ee:	69e3      	ldr	r3, [r4, #28]
 800b6f0:	68db      	ldr	r3, [r3, #12]
 800b6f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b6f6:	b9b8      	cbnz	r0, 800b728 <_Balloc+0x68>
 800b6f8:	2101      	movs	r1, #1
 800b6fa:	fa01 f605 	lsl.w	r6, r1, r5
 800b6fe:	1d72      	adds	r2, r6, #5
 800b700:	0092      	lsls	r2, r2, #2
 800b702:	4620      	mov	r0, r4
 800b704:	f000 fc46 	bl	800bf94 <_calloc_r>
 800b708:	b160      	cbz	r0, 800b724 <_Balloc+0x64>
 800b70a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b70e:	e00e      	b.n	800b72e <_Balloc+0x6e>
 800b710:	2221      	movs	r2, #33	@ 0x21
 800b712:	2104      	movs	r1, #4
 800b714:	4620      	mov	r0, r4
 800b716:	f000 fc3d 	bl	800bf94 <_calloc_r>
 800b71a:	69e3      	ldr	r3, [r4, #28]
 800b71c:	60f0      	str	r0, [r6, #12]
 800b71e:	68db      	ldr	r3, [r3, #12]
 800b720:	2b00      	cmp	r3, #0
 800b722:	d1e4      	bne.n	800b6ee <_Balloc+0x2e>
 800b724:	2000      	movs	r0, #0
 800b726:	bd70      	pop	{r4, r5, r6, pc}
 800b728:	6802      	ldr	r2, [r0, #0]
 800b72a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b72e:	2300      	movs	r3, #0
 800b730:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b734:	e7f7      	b.n	800b726 <_Balloc+0x66>
 800b736:	bf00      	nop
 800b738:	0800c961 	.word	0x0800c961
 800b73c:	0800c9e1 	.word	0x0800c9e1

0800b740 <_Bfree>:
 800b740:	b570      	push	{r4, r5, r6, lr}
 800b742:	69c6      	ldr	r6, [r0, #28]
 800b744:	4605      	mov	r5, r0
 800b746:	460c      	mov	r4, r1
 800b748:	b976      	cbnz	r6, 800b768 <_Bfree+0x28>
 800b74a:	2010      	movs	r0, #16
 800b74c:	f7ff ff02 	bl	800b554 <malloc>
 800b750:	4602      	mov	r2, r0
 800b752:	61e8      	str	r0, [r5, #28]
 800b754:	b920      	cbnz	r0, 800b760 <_Bfree+0x20>
 800b756:	4b09      	ldr	r3, [pc, #36]	@ (800b77c <_Bfree+0x3c>)
 800b758:	4809      	ldr	r0, [pc, #36]	@ (800b780 <_Bfree+0x40>)
 800b75a:	218f      	movs	r1, #143	@ 0x8f
 800b75c:	f000 fbfc 	bl	800bf58 <__assert_func>
 800b760:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b764:	6006      	str	r6, [r0, #0]
 800b766:	60c6      	str	r6, [r0, #12]
 800b768:	b13c      	cbz	r4, 800b77a <_Bfree+0x3a>
 800b76a:	69eb      	ldr	r3, [r5, #28]
 800b76c:	6862      	ldr	r2, [r4, #4]
 800b76e:	68db      	ldr	r3, [r3, #12]
 800b770:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b774:	6021      	str	r1, [r4, #0]
 800b776:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b77a:	bd70      	pop	{r4, r5, r6, pc}
 800b77c:	0800c961 	.word	0x0800c961
 800b780:	0800c9e1 	.word	0x0800c9e1

0800b784 <__multadd>:
 800b784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b788:	690d      	ldr	r5, [r1, #16]
 800b78a:	4607      	mov	r7, r0
 800b78c:	460c      	mov	r4, r1
 800b78e:	461e      	mov	r6, r3
 800b790:	f101 0c14 	add.w	ip, r1, #20
 800b794:	2000      	movs	r0, #0
 800b796:	f8dc 3000 	ldr.w	r3, [ip]
 800b79a:	b299      	uxth	r1, r3
 800b79c:	fb02 6101 	mla	r1, r2, r1, r6
 800b7a0:	0c1e      	lsrs	r6, r3, #16
 800b7a2:	0c0b      	lsrs	r3, r1, #16
 800b7a4:	fb02 3306 	mla	r3, r2, r6, r3
 800b7a8:	b289      	uxth	r1, r1
 800b7aa:	3001      	adds	r0, #1
 800b7ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b7b0:	4285      	cmp	r5, r0
 800b7b2:	f84c 1b04 	str.w	r1, [ip], #4
 800b7b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b7ba:	dcec      	bgt.n	800b796 <__multadd+0x12>
 800b7bc:	b30e      	cbz	r6, 800b802 <__multadd+0x7e>
 800b7be:	68a3      	ldr	r3, [r4, #8]
 800b7c0:	42ab      	cmp	r3, r5
 800b7c2:	dc19      	bgt.n	800b7f8 <__multadd+0x74>
 800b7c4:	6861      	ldr	r1, [r4, #4]
 800b7c6:	4638      	mov	r0, r7
 800b7c8:	3101      	adds	r1, #1
 800b7ca:	f7ff ff79 	bl	800b6c0 <_Balloc>
 800b7ce:	4680      	mov	r8, r0
 800b7d0:	b928      	cbnz	r0, 800b7de <__multadd+0x5a>
 800b7d2:	4602      	mov	r2, r0
 800b7d4:	4b0c      	ldr	r3, [pc, #48]	@ (800b808 <__multadd+0x84>)
 800b7d6:	480d      	ldr	r0, [pc, #52]	@ (800b80c <__multadd+0x88>)
 800b7d8:	21ba      	movs	r1, #186	@ 0xba
 800b7da:	f000 fbbd 	bl	800bf58 <__assert_func>
 800b7de:	6922      	ldr	r2, [r4, #16]
 800b7e0:	3202      	adds	r2, #2
 800b7e2:	f104 010c 	add.w	r1, r4, #12
 800b7e6:	0092      	lsls	r2, r2, #2
 800b7e8:	300c      	adds	r0, #12
 800b7ea:	f000 fba7 	bl	800bf3c <memcpy>
 800b7ee:	4621      	mov	r1, r4
 800b7f0:	4638      	mov	r0, r7
 800b7f2:	f7ff ffa5 	bl	800b740 <_Bfree>
 800b7f6:	4644      	mov	r4, r8
 800b7f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b7fc:	3501      	adds	r5, #1
 800b7fe:	615e      	str	r6, [r3, #20]
 800b800:	6125      	str	r5, [r4, #16]
 800b802:	4620      	mov	r0, r4
 800b804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b808:	0800c9d0 	.word	0x0800c9d0
 800b80c:	0800c9e1 	.word	0x0800c9e1

0800b810 <__hi0bits>:
 800b810:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b814:	4603      	mov	r3, r0
 800b816:	bf36      	itet	cc
 800b818:	0403      	lslcc	r3, r0, #16
 800b81a:	2000      	movcs	r0, #0
 800b81c:	2010      	movcc	r0, #16
 800b81e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b822:	bf3c      	itt	cc
 800b824:	021b      	lslcc	r3, r3, #8
 800b826:	3008      	addcc	r0, #8
 800b828:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b82c:	bf3c      	itt	cc
 800b82e:	011b      	lslcc	r3, r3, #4
 800b830:	3004      	addcc	r0, #4
 800b832:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b836:	bf3c      	itt	cc
 800b838:	009b      	lslcc	r3, r3, #2
 800b83a:	3002      	addcc	r0, #2
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	db05      	blt.n	800b84c <__hi0bits+0x3c>
 800b840:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b844:	f100 0001 	add.w	r0, r0, #1
 800b848:	bf08      	it	eq
 800b84a:	2020      	moveq	r0, #32
 800b84c:	4770      	bx	lr

0800b84e <__lo0bits>:
 800b84e:	6803      	ldr	r3, [r0, #0]
 800b850:	4602      	mov	r2, r0
 800b852:	f013 0007 	ands.w	r0, r3, #7
 800b856:	d00b      	beq.n	800b870 <__lo0bits+0x22>
 800b858:	07d9      	lsls	r1, r3, #31
 800b85a:	d421      	bmi.n	800b8a0 <__lo0bits+0x52>
 800b85c:	0798      	lsls	r0, r3, #30
 800b85e:	bf49      	itett	mi
 800b860:	085b      	lsrmi	r3, r3, #1
 800b862:	089b      	lsrpl	r3, r3, #2
 800b864:	2001      	movmi	r0, #1
 800b866:	6013      	strmi	r3, [r2, #0]
 800b868:	bf5c      	itt	pl
 800b86a:	6013      	strpl	r3, [r2, #0]
 800b86c:	2002      	movpl	r0, #2
 800b86e:	4770      	bx	lr
 800b870:	b299      	uxth	r1, r3
 800b872:	b909      	cbnz	r1, 800b878 <__lo0bits+0x2a>
 800b874:	0c1b      	lsrs	r3, r3, #16
 800b876:	2010      	movs	r0, #16
 800b878:	b2d9      	uxtb	r1, r3
 800b87a:	b909      	cbnz	r1, 800b880 <__lo0bits+0x32>
 800b87c:	3008      	adds	r0, #8
 800b87e:	0a1b      	lsrs	r3, r3, #8
 800b880:	0719      	lsls	r1, r3, #28
 800b882:	bf04      	itt	eq
 800b884:	091b      	lsreq	r3, r3, #4
 800b886:	3004      	addeq	r0, #4
 800b888:	0799      	lsls	r1, r3, #30
 800b88a:	bf04      	itt	eq
 800b88c:	089b      	lsreq	r3, r3, #2
 800b88e:	3002      	addeq	r0, #2
 800b890:	07d9      	lsls	r1, r3, #31
 800b892:	d403      	bmi.n	800b89c <__lo0bits+0x4e>
 800b894:	085b      	lsrs	r3, r3, #1
 800b896:	f100 0001 	add.w	r0, r0, #1
 800b89a:	d003      	beq.n	800b8a4 <__lo0bits+0x56>
 800b89c:	6013      	str	r3, [r2, #0]
 800b89e:	4770      	bx	lr
 800b8a0:	2000      	movs	r0, #0
 800b8a2:	4770      	bx	lr
 800b8a4:	2020      	movs	r0, #32
 800b8a6:	4770      	bx	lr

0800b8a8 <__i2b>:
 800b8a8:	b510      	push	{r4, lr}
 800b8aa:	460c      	mov	r4, r1
 800b8ac:	2101      	movs	r1, #1
 800b8ae:	f7ff ff07 	bl	800b6c0 <_Balloc>
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	b928      	cbnz	r0, 800b8c2 <__i2b+0x1a>
 800b8b6:	4b05      	ldr	r3, [pc, #20]	@ (800b8cc <__i2b+0x24>)
 800b8b8:	4805      	ldr	r0, [pc, #20]	@ (800b8d0 <__i2b+0x28>)
 800b8ba:	f240 1145 	movw	r1, #325	@ 0x145
 800b8be:	f000 fb4b 	bl	800bf58 <__assert_func>
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	6144      	str	r4, [r0, #20]
 800b8c6:	6103      	str	r3, [r0, #16]
 800b8c8:	bd10      	pop	{r4, pc}
 800b8ca:	bf00      	nop
 800b8cc:	0800c9d0 	.word	0x0800c9d0
 800b8d0:	0800c9e1 	.word	0x0800c9e1

0800b8d4 <__multiply>:
 800b8d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8d8:	4614      	mov	r4, r2
 800b8da:	690a      	ldr	r2, [r1, #16]
 800b8dc:	6923      	ldr	r3, [r4, #16]
 800b8de:	429a      	cmp	r2, r3
 800b8e0:	bfa8      	it	ge
 800b8e2:	4623      	movge	r3, r4
 800b8e4:	460f      	mov	r7, r1
 800b8e6:	bfa4      	itt	ge
 800b8e8:	460c      	movge	r4, r1
 800b8ea:	461f      	movge	r7, r3
 800b8ec:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b8f0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b8f4:	68a3      	ldr	r3, [r4, #8]
 800b8f6:	6861      	ldr	r1, [r4, #4]
 800b8f8:	eb0a 0609 	add.w	r6, sl, r9
 800b8fc:	42b3      	cmp	r3, r6
 800b8fe:	b085      	sub	sp, #20
 800b900:	bfb8      	it	lt
 800b902:	3101      	addlt	r1, #1
 800b904:	f7ff fedc 	bl	800b6c0 <_Balloc>
 800b908:	b930      	cbnz	r0, 800b918 <__multiply+0x44>
 800b90a:	4602      	mov	r2, r0
 800b90c:	4b44      	ldr	r3, [pc, #272]	@ (800ba20 <__multiply+0x14c>)
 800b90e:	4845      	ldr	r0, [pc, #276]	@ (800ba24 <__multiply+0x150>)
 800b910:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b914:	f000 fb20 	bl	800bf58 <__assert_func>
 800b918:	f100 0514 	add.w	r5, r0, #20
 800b91c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b920:	462b      	mov	r3, r5
 800b922:	2200      	movs	r2, #0
 800b924:	4543      	cmp	r3, r8
 800b926:	d321      	bcc.n	800b96c <__multiply+0x98>
 800b928:	f107 0114 	add.w	r1, r7, #20
 800b92c:	f104 0214 	add.w	r2, r4, #20
 800b930:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b934:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b938:	9302      	str	r3, [sp, #8]
 800b93a:	1b13      	subs	r3, r2, r4
 800b93c:	3b15      	subs	r3, #21
 800b93e:	f023 0303 	bic.w	r3, r3, #3
 800b942:	3304      	adds	r3, #4
 800b944:	f104 0715 	add.w	r7, r4, #21
 800b948:	42ba      	cmp	r2, r7
 800b94a:	bf38      	it	cc
 800b94c:	2304      	movcc	r3, #4
 800b94e:	9301      	str	r3, [sp, #4]
 800b950:	9b02      	ldr	r3, [sp, #8]
 800b952:	9103      	str	r1, [sp, #12]
 800b954:	428b      	cmp	r3, r1
 800b956:	d80c      	bhi.n	800b972 <__multiply+0x9e>
 800b958:	2e00      	cmp	r6, #0
 800b95a:	dd03      	ble.n	800b964 <__multiply+0x90>
 800b95c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b960:	2b00      	cmp	r3, #0
 800b962:	d05b      	beq.n	800ba1c <__multiply+0x148>
 800b964:	6106      	str	r6, [r0, #16]
 800b966:	b005      	add	sp, #20
 800b968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b96c:	f843 2b04 	str.w	r2, [r3], #4
 800b970:	e7d8      	b.n	800b924 <__multiply+0x50>
 800b972:	f8b1 a000 	ldrh.w	sl, [r1]
 800b976:	f1ba 0f00 	cmp.w	sl, #0
 800b97a:	d024      	beq.n	800b9c6 <__multiply+0xf2>
 800b97c:	f104 0e14 	add.w	lr, r4, #20
 800b980:	46a9      	mov	r9, r5
 800b982:	f04f 0c00 	mov.w	ip, #0
 800b986:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b98a:	f8d9 3000 	ldr.w	r3, [r9]
 800b98e:	fa1f fb87 	uxth.w	fp, r7
 800b992:	b29b      	uxth	r3, r3
 800b994:	fb0a 330b 	mla	r3, sl, fp, r3
 800b998:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b99c:	f8d9 7000 	ldr.w	r7, [r9]
 800b9a0:	4463      	add	r3, ip
 800b9a2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b9a6:	fb0a c70b 	mla	r7, sl, fp, ip
 800b9aa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b9ae:	b29b      	uxth	r3, r3
 800b9b0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b9b4:	4572      	cmp	r2, lr
 800b9b6:	f849 3b04 	str.w	r3, [r9], #4
 800b9ba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b9be:	d8e2      	bhi.n	800b986 <__multiply+0xb2>
 800b9c0:	9b01      	ldr	r3, [sp, #4]
 800b9c2:	f845 c003 	str.w	ip, [r5, r3]
 800b9c6:	9b03      	ldr	r3, [sp, #12]
 800b9c8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b9cc:	3104      	adds	r1, #4
 800b9ce:	f1b9 0f00 	cmp.w	r9, #0
 800b9d2:	d021      	beq.n	800ba18 <__multiply+0x144>
 800b9d4:	682b      	ldr	r3, [r5, #0]
 800b9d6:	f104 0c14 	add.w	ip, r4, #20
 800b9da:	46ae      	mov	lr, r5
 800b9dc:	f04f 0a00 	mov.w	sl, #0
 800b9e0:	f8bc b000 	ldrh.w	fp, [ip]
 800b9e4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b9e8:	fb09 770b 	mla	r7, r9, fp, r7
 800b9ec:	4457      	add	r7, sl
 800b9ee:	b29b      	uxth	r3, r3
 800b9f0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b9f4:	f84e 3b04 	str.w	r3, [lr], #4
 800b9f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b9fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ba00:	f8be 3000 	ldrh.w	r3, [lr]
 800ba04:	fb09 330a 	mla	r3, r9, sl, r3
 800ba08:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800ba0c:	4562      	cmp	r2, ip
 800ba0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ba12:	d8e5      	bhi.n	800b9e0 <__multiply+0x10c>
 800ba14:	9f01      	ldr	r7, [sp, #4]
 800ba16:	51eb      	str	r3, [r5, r7]
 800ba18:	3504      	adds	r5, #4
 800ba1a:	e799      	b.n	800b950 <__multiply+0x7c>
 800ba1c:	3e01      	subs	r6, #1
 800ba1e:	e79b      	b.n	800b958 <__multiply+0x84>
 800ba20:	0800c9d0 	.word	0x0800c9d0
 800ba24:	0800c9e1 	.word	0x0800c9e1

0800ba28 <__pow5mult>:
 800ba28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba2c:	4615      	mov	r5, r2
 800ba2e:	f012 0203 	ands.w	r2, r2, #3
 800ba32:	4607      	mov	r7, r0
 800ba34:	460e      	mov	r6, r1
 800ba36:	d007      	beq.n	800ba48 <__pow5mult+0x20>
 800ba38:	4c25      	ldr	r4, [pc, #148]	@ (800bad0 <__pow5mult+0xa8>)
 800ba3a:	3a01      	subs	r2, #1
 800ba3c:	2300      	movs	r3, #0
 800ba3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ba42:	f7ff fe9f 	bl	800b784 <__multadd>
 800ba46:	4606      	mov	r6, r0
 800ba48:	10ad      	asrs	r5, r5, #2
 800ba4a:	d03d      	beq.n	800bac8 <__pow5mult+0xa0>
 800ba4c:	69fc      	ldr	r4, [r7, #28]
 800ba4e:	b97c      	cbnz	r4, 800ba70 <__pow5mult+0x48>
 800ba50:	2010      	movs	r0, #16
 800ba52:	f7ff fd7f 	bl	800b554 <malloc>
 800ba56:	4602      	mov	r2, r0
 800ba58:	61f8      	str	r0, [r7, #28]
 800ba5a:	b928      	cbnz	r0, 800ba68 <__pow5mult+0x40>
 800ba5c:	4b1d      	ldr	r3, [pc, #116]	@ (800bad4 <__pow5mult+0xac>)
 800ba5e:	481e      	ldr	r0, [pc, #120]	@ (800bad8 <__pow5mult+0xb0>)
 800ba60:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ba64:	f000 fa78 	bl	800bf58 <__assert_func>
 800ba68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ba6c:	6004      	str	r4, [r0, #0]
 800ba6e:	60c4      	str	r4, [r0, #12]
 800ba70:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ba74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ba78:	b94c      	cbnz	r4, 800ba8e <__pow5mult+0x66>
 800ba7a:	f240 2171 	movw	r1, #625	@ 0x271
 800ba7e:	4638      	mov	r0, r7
 800ba80:	f7ff ff12 	bl	800b8a8 <__i2b>
 800ba84:	2300      	movs	r3, #0
 800ba86:	f8c8 0008 	str.w	r0, [r8, #8]
 800ba8a:	4604      	mov	r4, r0
 800ba8c:	6003      	str	r3, [r0, #0]
 800ba8e:	f04f 0900 	mov.w	r9, #0
 800ba92:	07eb      	lsls	r3, r5, #31
 800ba94:	d50a      	bpl.n	800baac <__pow5mult+0x84>
 800ba96:	4631      	mov	r1, r6
 800ba98:	4622      	mov	r2, r4
 800ba9a:	4638      	mov	r0, r7
 800ba9c:	f7ff ff1a 	bl	800b8d4 <__multiply>
 800baa0:	4631      	mov	r1, r6
 800baa2:	4680      	mov	r8, r0
 800baa4:	4638      	mov	r0, r7
 800baa6:	f7ff fe4b 	bl	800b740 <_Bfree>
 800baaa:	4646      	mov	r6, r8
 800baac:	106d      	asrs	r5, r5, #1
 800baae:	d00b      	beq.n	800bac8 <__pow5mult+0xa0>
 800bab0:	6820      	ldr	r0, [r4, #0]
 800bab2:	b938      	cbnz	r0, 800bac4 <__pow5mult+0x9c>
 800bab4:	4622      	mov	r2, r4
 800bab6:	4621      	mov	r1, r4
 800bab8:	4638      	mov	r0, r7
 800baba:	f7ff ff0b 	bl	800b8d4 <__multiply>
 800babe:	6020      	str	r0, [r4, #0]
 800bac0:	f8c0 9000 	str.w	r9, [r0]
 800bac4:	4604      	mov	r4, r0
 800bac6:	e7e4      	b.n	800ba92 <__pow5mult+0x6a>
 800bac8:	4630      	mov	r0, r6
 800baca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bace:	bf00      	nop
 800bad0:	0800ca3c 	.word	0x0800ca3c
 800bad4:	0800c961 	.word	0x0800c961
 800bad8:	0800c9e1 	.word	0x0800c9e1

0800badc <__lshift>:
 800badc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bae0:	460c      	mov	r4, r1
 800bae2:	6849      	ldr	r1, [r1, #4]
 800bae4:	6923      	ldr	r3, [r4, #16]
 800bae6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800baea:	68a3      	ldr	r3, [r4, #8]
 800baec:	4607      	mov	r7, r0
 800baee:	4691      	mov	r9, r2
 800baf0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800baf4:	f108 0601 	add.w	r6, r8, #1
 800baf8:	42b3      	cmp	r3, r6
 800bafa:	db0b      	blt.n	800bb14 <__lshift+0x38>
 800bafc:	4638      	mov	r0, r7
 800bafe:	f7ff fddf 	bl	800b6c0 <_Balloc>
 800bb02:	4605      	mov	r5, r0
 800bb04:	b948      	cbnz	r0, 800bb1a <__lshift+0x3e>
 800bb06:	4602      	mov	r2, r0
 800bb08:	4b28      	ldr	r3, [pc, #160]	@ (800bbac <__lshift+0xd0>)
 800bb0a:	4829      	ldr	r0, [pc, #164]	@ (800bbb0 <__lshift+0xd4>)
 800bb0c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bb10:	f000 fa22 	bl	800bf58 <__assert_func>
 800bb14:	3101      	adds	r1, #1
 800bb16:	005b      	lsls	r3, r3, #1
 800bb18:	e7ee      	b.n	800baf8 <__lshift+0x1c>
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	f100 0114 	add.w	r1, r0, #20
 800bb20:	f100 0210 	add.w	r2, r0, #16
 800bb24:	4618      	mov	r0, r3
 800bb26:	4553      	cmp	r3, sl
 800bb28:	db33      	blt.n	800bb92 <__lshift+0xb6>
 800bb2a:	6920      	ldr	r0, [r4, #16]
 800bb2c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bb30:	f104 0314 	add.w	r3, r4, #20
 800bb34:	f019 091f 	ands.w	r9, r9, #31
 800bb38:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bb3c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bb40:	d02b      	beq.n	800bb9a <__lshift+0xbe>
 800bb42:	f1c9 0e20 	rsb	lr, r9, #32
 800bb46:	468a      	mov	sl, r1
 800bb48:	2200      	movs	r2, #0
 800bb4a:	6818      	ldr	r0, [r3, #0]
 800bb4c:	fa00 f009 	lsl.w	r0, r0, r9
 800bb50:	4310      	orrs	r0, r2
 800bb52:	f84a 0b04 	str.w	r0, [sl], #4
 800bb56:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb5a:	459c      	cmp	ip, r3
 800bb5c:	fa22 f20e 	lsr.w	r2, r2, lr
 800bb60:	d8f3      	bhi.n	800bb4a <__lshift+0x6e>
 800bb62:	ebac 0304 	sub.w	r3, ip, r4
 800bb66:	3b15      	subs	r3, #21
 800bb68:	f023 0303 	bic.w	r3, r3, #3
 800bb6c:	3304      	adds	r3, #4
 800bb6e:	f104 0015 	add.w	r0, r4, #21
 800bb72:	4584      	cmp	ip, r0
 800bb74:	bf38      	it	cc
 800bb76:	2304      	movcc	r3, #4
 800bb78:	50ca      	str	r2, [r1, r3]
 800bb7a:	b10a      	cbz	r2, 800bb80 <__lshift+0xa4>
 800bb7c:	f108 0602 	add.w	r6, r8, #2
 800bb80:	3e01      	subs	r6, #1
 800bb82:	4638      	mov	r0, r7
 800bb84:	612e      	str	r6, [r5, #16]
 800bb86:	4621      	mov	r1, r4
 800bb88:	f7ff fdda 	bl	800b740 <_Bfree>
 800bb8c:	4628      	mov	r0, r5
 800bb8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb92:	f842 0f04 	str.w	r0, [r2, #4]!
 800bb96:	3301      	adds	r3, #1
 800bb98:	e7c5      	b.n	800bb26 <__lshift+0x4a>
 800bb9a:	3904      	subs	r1, #4
 800bb9c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bba0:	f841 2f04 	str.w	r2, [r1, #4]!
 800bba4:	459c      	cmp	ip, r3
 800bba6:	d8f9      	bhi.n	800bb9c <__lshift+0xc0>
 800bba8:	e7ea      	b.n	800bb80 <__lshift+0xa4>
 800bbaa:	bf00      	nop
 800bbac:	0800c9d0 	.word	0x0800c9d0
 800bbb0:	0800c9e1 	.word	0x0800c9e1

0800bbb4 <__mcmp>:
 800bbb4:	690a      	ldr	r2, [r1, #16]
 800bbb6:	4603      	mov	r3, r0
 800bbb8:	6900      	ldr	r0, [r0, #16]
 800bbba:	1a80      	subs	r0, r0, r2
 800bbbc:	b530      	push	{r4, r5, lr}
 800bbbe:	d10e      	bne.n	800bbde <__mcmp+0x2a>
 800bbc0:	3314      	adds	r3, #20
 800bbc2:	3114      	adds	r1, #20
 800bbc4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bbc8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bbcc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bbd0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bbd4:	4295      	cmp	r5, r2
 800bbd6:	d003      	beq.n	800bbe0 <__mcmp+0x2c>
 800bbd8:	d205      	bcs.n	800bbe6 <__mcmp+0x32>
 800bbda:	f04f 30ff 	mov.w	r0, #4294967295
 800bbde:	bd30      	pop	{r4, r5, pc}
 800bbe0:	42a3      	cmp	r3, r4
 800bbe2:	d3f3      	bcc.n	800bbcc <__mcmp+0x18>
 800bbe4:	e7fb      	b.n	800bbde <__mcmp+0x2a>
 800bbe6:	2001      	movs	r0, #1
 800bbe8:	e7f9      	b.n	800bbde <__mcmp+0x2a>
	...

0800bbec <__mdiff>:
 800bbec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbf0:	4689      	mov	r9, r1
 800bbf2:	4606      	mov	r6, r0
 800bbf4:	4611      	mov	r1, r2
 800bbf6:	4648      	mov	r0, r9
 800bbf8:	4614      	mov	r4, r2
 800bbfa:	f7ff ffdb 	bl	800bbb4 <__mcmp>
 800bbfe:	1e05      	subs	r5, r0, #0
 800bc00:	d112      	bne.n	800bc28 <__mdiff+0x3c>
 800bc02:	4629      	mov	r1, r5
 800bc04:	4630      	mov	r0, r6
 800bc06:	f7ff fd5b 	bl	800b6c0 <_Balloc>
 800bc0a:	4602      	mov	r2, r0
 800bc0c:	b928      	cbnz	r0, 800bc1a <__mdiff+0x2e>
 800bc0e:	4b3f      	ldr	r3, [pc, #252]	@ (800bd0c <__mdiff+0x120>)
 800bc10:	f240 2137 	movw	r1, #567	@ 0x237
 800bc14:	483e      	ldr	r0, [pc, #248]	@ (800bd10 <__mdiff+0x124>)
 800bc16:	f000 f99f 	bl	800bf58 <__assert_func>
 800bc1a:	2301      	movs	r3, #1
 800bc1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bc20:	4610      	mov	r0, r2
 800bc22:	b003      	add	sp, #12
 800bc24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc28:	bfbc      	itt	lt
 800bc2a:	464b      	movlt	r3, r9
 800bc2c:	46a1      	movlt	r9, r4
 800bc2e:	4630      	mov	r0, r6
 800bc30:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bc34:	bfba      	itte	lt
 800bc36:	461c      	movlt	r4, r3
 800bc38:	2501      	movlt	r5, #1
 800bc3a:	2500      	movge	r5, #0
 800bc3c:	f7ff fd40 	bl	800b6c0 <_Balloc>
 800bc40:	4602      	mov	r2, r0
 800bc42:	b918      	cbnz	r0, 800bc4c <__mdiff+0x60>
 800bc44:	4b31      	ldr	r3, [pc, #196]	@ (800bd0c <__mdiff+0x120>)
 800bc46:	f240 2145 	movw	r1, #581	@ 0x245
 800bc4a:	e7e3      	b.n	800bc14 <__mdiff+0x28>
 800bc4c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bc50:	6926      	ldr	r6, [r4, #16]
 800bc52:	60c5      	str	r5, [r0, #12]
 800bc54:	f109 0310 	add.w	r3, r9, #16
 800bc58:	f109 0514 	add.w	r5, r9, #20
 800bc5c:	f104 0e14 	add.w	lr, r4, #20
 800bc60:	f100 0b14 	add.w	fp, r0, #20
 800bc64:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bc68:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bc6c:	9301      	str	r3, [sp, #4]
 800bc6e:	46d9      	mov	r9, fp
 800bc70:	f04f 0c00 	mov.w	ip, #0
 800bc74:	9b01      	ldr	r3, [sp, #4]
 800bc76:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bc7a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bc7e:	9301      	str	r3, [sp, #4]
 800bc80:	fa1f f38a 	uxth.w	r3, sl
 800bc84:	4619      	mov	r1, r3
 800bc86:	b283      	uxth	r3, r0
 800bc88:	1acb      	subs	r3, r1, r3
 800bc8a:	0c00      	lsrs	r0, r0, #16
 800bc8c:	4463      	add	r3, ip
 800bc8e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bc92:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bc96:	b29b      	uxth	r3, r3
 800bc98:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bc9c:	4576      	cmp	r6, lr
 800bc9e:	f849 3b04 	str.w	r3, [r9], #4
 800bca2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bca6:	d8e5      	bhi.n	800bc74 <__mdiff+0x88>
 800bca8:	1b33      	subs	r3, r6, r4
 800bcaa:	3b15      	subs	r3, #21
 800bcac:	f023 0303 	bic.w	r3, r3, #3
 800bcb0:	3415      	adds	r4, #21
 800bcb2:	3304      	adds	r3, #4
 800bcb4:	42a6      	cmp	r6, r4
 800bcb6:	bf38      	it	cc
 800bcb8:	2304      	movcc	r3, #4
 800bcba:	441d      	add	r5, r3
 800bcbc:	445b      	add	r3, fp
 800bcbe:	461e      	mov	r6, r3
 800bcc0:	462c      	mov	r4, r5
 800bcc2:	4544      	cmp	r4, r8
 800bcc4:	d30e      	bcc.n	800bce4 <__mdiff+0xf8>
 800bcc6:	f108 0103 	add.w	r1, r8, #3
 800bcca:	1b49      	subs	r1, r1, r5
 800bccc:	f021 0103 	bic.w	r1, r1, #3
 800bcd0:	3d03      	subs	r5, #3
 800bcd2:	45a8      	cmp	r8, r5
 800bcd4:	bf38      	it	cc
 800bcd6:	2100      	movcc	r1, #0
 800bcd8:	440b      	add	r3, r1
 800bcda:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bcde:	b191      	cbz	r1, 800bd06 <__mdiff+0x11a>
 800bce0:	6117      	str	r7, [r2, #16]
 800bce2:	e79d      	b.n	800bc20 <__mdiff+0x34>
 800bce4:	f854 1b04 	ldr.w	r1, [r4], #4
 800bce8:	46e6      	mov	lr, ip
 800bcea:	0c08      	lsrs	r0, r1, #16
 800bcec:	fa1c fc81 	uxtah	ip, ip, r1
 800bcf0:	4471      	add	r1, lr
 800bcf2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bcf6:	b289      	uxth	r1, r1
 800bcf8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bcfc:	f846 1b04 	str.w	r1, [r6], #4
 800bd00:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bd04:	e7dd      	b.n	800bcc2 <__mdiff+0xd6>
 800bd06:	3f01      	subs	r7, #1
 800bd08:	e7e7      	b.n	800bcda <__mdiff+0xee>
 800bd0a:	bf00      	nop
 800bd0c:	0800c9d0 	.word	0x0800c9d0
 800bd10:	0800c9e1 	.word	0x0800c9e1

0800bd14 <__d2b>:
 800bd14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bd18:	460f      	mov	r7, r1
 800bd1a:	2101      	movs	r1, #1
 800bd1c:	ec59 8b10 	vmov	r8, r9, d0
 800bd20:	4616      	mov	r6, r2
 800bd22:	f7ff fccd 	bl	800b6c0 <_Balloc>
 800bd26:	4604      	mov	r4, r0
 800bd28:	b930      	cbnz	r0, 800bd38 <__d2b+0x24>
 800bd2a:	4602      	mov	r2, r0
 800bd2c:	4b23      	ldr	r3, [pc, #140]	@ (800bdbc <__d2b+0xa8>)
 800bd2e:	4824      	ldr	r0, [pc, #144]	@ (800bdc0 <__d2b+0xac>)
 800bd30:	f240 310f 	movw	r1, #783	@ 0x30f
 800bd34:	f000 f910 	bl	800bf58 <__assert_func>
 800bd38:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bd3c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd40:	b10d      	cbz	r5, 800bd46 <__d2b+0x32>
 800bd42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bd46:	9301      	str	r3, [sp, #4]
 800bd48:	f1b8 0300 	subs.w	r3, r8, #0
 800bd4c:	d023      	beq.n	800bd96 <__d2b+0x82>
 800bd4e:	4668      	mov	r0, sp
 800bd50:	9300      	str	r3, [sp, #0]
 800bd52:	f7ff fd7c 	bl	800b84e <__lo0bits>
 800bd56:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bd5a:	b1d0      	cbz	r0, 800bd92 <__d2b+0x7e>
 800bd5c:	f1c0 0320 	rsb	r3, r0, #32
 800bd60:	fa02 f303 	lsl.w	r3, r2, r3
 800bd64:	430b      	orrs	r3, r1
 800bd66:	40c2      	lsrs	r2, r0
 800bd68:	6163      	str	r3, [r4, #20]
 800bd6a:	9201      	str	r2, [sp, #4]
 800bd6c:	9b01      	ldr	r3, [sp, #4]
 800bd6e:	61a3      	str	r3, [r4, #24]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	bf0c      	ite	eq
 800bd74:	2201      	moveq	r2, #1
 800bd76:	2202      	movne	r2, #2
 800bd78:	6122      	str	r2, [r4, #16]
 800bd7a:	b1a5      	cbz	r5, 800bda6 <__d2b+0x92>
 800bd7c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bd80:	4405      	add	r5, r0
 800bd82:	603d      	str	r5, [r7, #0]
 800bd84:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bd88:	6030      	str	r0, [r6, #0]
 800bd8a:	4620      	mov	r0, r4
 800bd8c:	b003      	add	sp, #12
 800bd8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bd92:	6161      	str	r1, [r4, #20]
 800bd94:	e7ea      	b.n	800bd6c <__d2b+0x58>
 800bd96:	a801      	add	r0, sp, #4
 800bd98:	f7ff fd59 	bl	800b84e <__lo0bits>
 800bd9c:	9b01      	ldr	r3, [sp, #4]
 800bd9e:	6163      	str	r3, [r4, #20]
 800bda0:	3020      	adds	r0, #32
 800bda2:	2201      	movs	r2, #1
 800bda4:	e7e8      	b.n	800bd78 <__d2b+0x64>
 800bda6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bdaa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bdae:	6038      	str	r0, [r7, #0]
 800bdb0:	6918      	ldr	r0, [r3, #16]
 800bdb2:	f7ff fd2d 	bl	800b810 <__hi0bits>
 800bdb6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bdba:	e7e5      	b.n	800bd88 <__d2b+0x74>
 800bdbc:	0800c9d0 	.word	0x0800c9d0
 800bdc0:	0800c9e1 	.word	0x0800c9e1

0800bdc4 <__sflush_r>:
 800bdc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bdc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdcc:	0716      	lsls	r6, r2, #28
 800bdce:	4605      	mov	r5, r0
 800bdd0:	460c      	mov	r4, r1
 800bdd2:	d454      	bmi.n	800be7e <__sflush_r+0xba>
 800bdd4:	684b      	ldr	r3, [r1, #4]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	dc02      	bgt.n	800bde0 <__sflush_r+0x1c>
 800bdda:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	dd48      	ble.n	800be72 <__sflush_r+0xae>
 800bde0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bde2:	2e00      	cmp	r6, #0
 800bde4:	d045      	beq.n	800be72 <__sflush_r+0xae>
 800bde6:	2300      	movs	r3, #0
 800bde8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bdec:	682f      	ldr	r7, [r5, #0]
 800bdee:	6a21      	ldr	r1, [r4, #32]
 800bdf0:	602b      	str	r3, [r5, #0]
 800bdf2:	d030      	beq.n	800be56 <__sflush_r+0x92>
 800bdf4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bdf6:	89a3      	ldrh	r3, [r4, #12]
 800bdf8:	0759      	lsls	r1, r3, #29
 800bdfa:	d505      	bpl.n	800be08 <__sflush_r+0x44>
 800bdfc:	6863      	ldr	r3, [r4, #4]
 800bdfe:	1ad2      	subs	r2, r2, r3
 800be00:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800be02:	b10b      	cbz	r3, 800be08 <__sflush_r+0x44>
 800be04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800be06:	1ad2      	subs	r2, r2, r3
 800be08:	2300      	movs	r3, #0
 800be0a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800be0c:	6a21      	ldr	r1, [r4, #32]
 800be0e:	4628      	mov	r0, r5
 800be10:	47b0      	blx	r6
 800be12:	1c43      	adds	r3, r0, #1
 800be14:	89a3      	ldrh	r3, [r4, #12]
 800be16:	d106      	bne.n	800be26 <__sflush_r+0x62>
 800be18:	6829      	ldr	r1, [r5, #0]
 800be1a:	291d      	cmp	r1, #29
 800be1c:	d82b      	bhi.n	800be76 <__sflush_r+0xb2>
 800be1e:	4a2a      	ldr	r2, [pc, #168]	@ (800bec8 <__sflush_r+0x104>)
 800be20:	410a      	asrs	r2, r1
 800be22:	07d6      	lsls	r6, r2, #31
 800be24:	d427      	bmi.n	800be76 <__sflush_r+0xb2>
 800be26:	2200      	movs	r2, #0
 800be28:	6062      	str	r2, [r4, #4]
 800be2a:	04d9      	lsls	r1, r3, #19
 800be2c:	6922      	ldr	r2, [r4, #16]
 800be2e:	6022      	str	r2, [r4, #0]
 800be30:	d504      	bpl.n	800be3c <__sflush_r+0x78>
 800be32:	1c42      	adds	r2, r0, #1
 800be34:	d101      	bne.n	800be3a <__sflush_r+0x76>
 800be36:	682b      	ldr	r3, [r5, #0]
 800be38:	b903      	cbnz	r3, 800be3c <__sflush_r+0x78>
 800be3a:	6560      	str	r0, [r4, #84]	@ 0x54
 800be3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be3e:	602f      	str	r7, [r5, #0]
 800be40:	b1b9      	cbz	r1, 800be72 <__sflush_r+0xae>
 800be42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be46:	4299      	cmp	r1, r3
 800be48:	d002      	beq.n	800be50 <__sflush_r+0x8c>
 800be4a:	4628      	mov	r0, r5
 800be4c:	f7ff fb38 	bl	800b4c0 <_free_r>
 800be50:	2300      	movs	r3, #0
 800be52:	6363      	str	r3, [r4, #52]	@ 0x34
 800be54:	e00d      	b.n	800be72 <__sflush_r+0xae>
 800be56:	2301      	movs	r3, #1
 800be58:	4628      	mov	r0, r5
 800be5a:	47b0      	blx	r6
 800be5c:	4602      	mov	r2, r0
 800be5e:	1c50      	adds	r0, r2, #1
 800be60:	d1c9      	bne.n	800bdf6 <__sflush_r+0x32>
 800be62:	682b      	ldr	r3, [r5, #0]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d0c6      	beq.n	800bdf6 <__sflush_r+0x32>
 800be68:	2b1d      	cmp	r3, #29
 800be6a:	d001      	beq.n	800be70 <__sflush_r+0xac>
 800be6c:	2b16      	cmp	r3, #22
 800be6e:	d11e      	bne.n	800beae <__sflush_r+0xea>
 800be70:	602f      	str	r7, [r5, #0]
 800be72:	2000      	movs	r0, #0
 800be74:	e022      	b.n	800bebc <__sflush_r+0xf8>
 800be76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be7a:	b21b      	sxth	r3, r3
 800be7c:	e01b      	b.n	800beb6 <__sflush_r+0xf2>
 800be7e:	690f      	ldr	r7, [r1, #16]
 800be80:	2f00      	cmp	r7, #0
 800be82:	d0f6      	beq.n	800be72 <__sflush_r+0xae>
 800be84:	0793      	lsls	r3, r2, #30
 800be86:	680e      	ldr	r6, [r1, #0]
 800be88:	bf08      	it	eq
 800be8a:	694b      	ldreq	r3, [r1, #20]
 800be8c:	600f      	str	r7, [r1, #0]
 800be8e:	bf18      	it	ne
 800be90:	2300      	movne	r3, #0
 800be92:	eba6 0807 	sub.w	r8, r6, r7
 800be96:	608b      	str	r3, [r1, #8]
 800be98:	f1b8 0f00 	cmp.w	r8, #0
 800be9c:	dde9      	ble.n	800be72 <__sflush_r+0xae>
 800be9e:	6a21      	ldr	r1, [r4, #32]
 800bea0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bea2:	4643      	mov	r3, r8
 800bea4:	463a      	mov	r2, r7
 800bea6:	4628      	mov	r0, r5
 800bea8:	47b0      	blx	r6
 800beaa:	2800      	cmp	r0, #0
 800beac:	dc08      	bgt.n	800bec0 <__sflush_r+0xfc>
 800beae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800beb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800beb6:	81a3      	strh	r3, [r4, #12]
 800beb8:	f04f 30ff 	mov.w	r0, #4294967295
 800bebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bec0:	4407      	add	r7, r0
 800bec2:	eba8 0800 	sub.w	r8, r8, r0
 800bec6:	e7e7      	b.n	800be98 <__sflush_r+0xd4>
 800bec8:	dfbffffe 	.word	0xdfbffffe

0800becc <_fflush_r>:
 800becc:	b538      	push	{r3, r4, r5, lr}
 800bece:	690b      	ldr	r3, [r1, #16]
 800bed0:	4605      	mov	r5, r0
 800bed2:	460c      	mov	r4, r1
 800bed4:	b913      	cbnz	r3, 800bedc <_fflush_r+0x10>
 800bed6:	2500      	movs	r5, #0
 800bed8:	4628      	mov	r0, r5
 800beda:	bd38      	pop	{r3, r4, r5, pc}
 800bedc:	b118      	cbz	r0, 800bee6 <_fflush_r+0x1a>
 800bede:	6a03      	ldr	r3, [r0, #32]
 800bee0:	b90b      	cbnz	r3, 800bee6 <_fflush_r+0x1a>
 800bee2:	f7fe fba5 	bl	800a630 <__sinit>
 800bee6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d0f3      	beq.n	800bed6 <_fflush_r+0xa>
 800beee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bef0:	07d0      	lsls	r0, r2, #31
 800bef2:	d404      	bmi.n	800befe <_fflush_r+0x32>
 800bef4:	0599      	lsls	r1, r3, #22
 800bef6:	d402      	bmi.n	800befe <_fflush_r+0x32>
 800bef8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800befa:	f7fe fc90 	bl	800a81e <__retarget_lock_acquire_recursive>
 800befe:	4628      	mov	r0, r5
 800bf00:	4621      	mov	r1, r4
 800bf02:	f7ff ff5f 	bl	800bdc4 <__sflush_r>
 800bf06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bf08:	07da      	lsls	r2, r3, #31
 800bf0a:	4605      	mov	r5, r0
 800bf0c:	d4e4      	bmi.n	800bed8 <_fflush_r+0xc>
 800bf0e:	89a3      	ldrh	r3, [r4, #12]
 800bf10:	059b      	lsls	r3, r3, #22
 800bf12:	d4e1      	bmi.n	800bed8 <_fflush_r+0xc>
 800bf14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf16:	f7fe fc83 	bl	800a820 <__retarget_lock_release_recursive>
 800bf1a:	e7dd      	b.n	800bed8 <_fflush_r+0xc>

0800bf1c <_sbrk_r>:
 800bf1c:	b538      	push	{r3, r4, r5, lr}
 800bf1e:	4d06      	ldr	r5, [pc, #24]	@ (800bf38 <_sbrk_r+0x1c>)
 800bf20:	2300      	movs	r3, #0
 800bf22:	4604      	mov	r4, r0
 800bf24:	4608      	mov	r0, r1
 800bf26:	602b      	str	r3, [r5, #0]
 800bf28:	f7f6 f8b2 	bl	8002090 <_sbrk>
 800bf2c:	1c43      	adds	r3, r0, #1
 800bf2e:	d102      	bne.n	800bf36 <_sbrk_r+0x1a>
 800bf30:	682b      	ldr	r3, [r5, #0]
 800bf32:	b103      	cbz	r3, 800bf36 <_sbrk_r+0x1a>
 800bf34:	6023      	str	r3, [r4, #0]
 800bf36:	bd38      	pop	{r3, r4, r5, pc}
 800bf38:	2000218c 	.word	0x2000218c

0800bf3c <memcpy>:
 800bf3c:	440a      	add	r2, r1
 800bf3e:	4291      	cmp	r1, r2
 800bf40:	f100 33ff 	add.w	r3, r0, #4294967295
 800bf44:	d100      	bne.n	800bf48 <memcpy+0xc>
 800bf46:	4770      	bx	lr
 800bf48:	b510      	push	{r4, lr}
 800bf4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bf52:	4291      	cmp	r1, r2
 800bf54:	d1f9      	bne.n	800bf4a <memcpy+0xe>
 800bf56:	bd10      	pop	{r4, pc}

0800bf58 <__assert_func>:
 800bf58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bf5a:	4614      	mov	r4, r2
 800bf5c:	461a      	mov	r2, r3
 800bf5e:	4b09      	ldr	r3, [pc, #36]	@ (800bf84 <__assert_func+0x2c>)
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	4605      	mov	r5, r0
 800bf64:	68d8      	ldr	r0, [r3, #12]
 800bf66:	b954      	cbnz	r4, 800bf7e <__assert_func+0x26>
 800bf68:	4b07      	ldr	r3, [pc, #28]	@ (800bf88 <__assert_func+0x30>)
 800bf6a:	461c      	mov	r4, r3
 800bf6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bf70:	9100      	str	r1, [sp, #0]
 800bf72:	462b      	mov	r3, r5
 800bf74:	4905      	ldr	r1, [pc, #20]	@ (800bf8c <__assert_func+0x34>)
 800bf76:	f000 f841 	bl	800bffc <fiprintf>
 800bf7a:	f000 f851 	bl	800c020 <abort>
 800bf7e:	4b04      	ldr	r3, [pc, #16]	@ (800bf90 <__assert_func+0x38>)
 800bf80:	e7f4      	b.n	800bf6c <__assert_func+0x14>
 800bf82:	bf00      	nop
 800bf84:	20000108 	.word	0x20000108
 800bf88:	0800cb7d 	.word	0x0800cb7d
 800bf8c:	0800cb4f 	.word	0x0800cb4f
 800bf90:	0800cb42 	.word	0x0800cb42

0800bf94 <_calloc_r>:
 800bf94:	b570      	push	{r4, r5, r6, lr}
 800bf96:	fba1 5402 	umull	r5, r4, r1, r2
 800bf9a:	b93c      	cbnz	r4, 800bfac <_calloc_r+0x18>
 800bf9c:	4629      	mov	r1, r5
 800bf9e:	f7ff fb03 	bl	800b5a8 <_malloc_r>
 800bfa2:	4606      	mov	r6, r0
 800bfa4:	b928      	cbnz	r0, 800bfb2 <_calloc_r+0x1e>
 800bfa6:	2600      	movs	r6, #0
 800bfa8:	4630      	mov	r0, r6
 800bfaa:	bd70      	pop	{r4, r5, r6, pc}
 800bfac:	220c      	movs	r2, #12
 800bfae:	6002      	str	r2, [r0, #0]
 800bfb0:	e7f9      	b.n	800bfa6 <_calloc_r+0x12>
 800bfb2:	462a      	mov	r2, r5
 800bfb4:	4621      	mov	r1, r4
 800bfb6:	f7fe fbb4 	bl	800a722 <memset>
 800bfba:	e7f5      	b.n	800bfa8 <_calloc_r+0x14>

0800bfbc <__ascii_mbtowc>:
 800bfbc:	b082      	sub	sp, #8
 800bfbe:	b901      	cbnz	r1, 800bfc2 <__ascii_mbtowc+0x6>
 800bfc0:	a901      	add	r1, sp, #4
 800bfc2:	b142      	cbz	r2, 800bfd6 <__ascii_mbtowc+0x1a>
 800bfc4:	b14b      	cbz	r3, 800bfda <__ascii_mbtowc+0x1e>
 800bfc6:	7813      	ldrb	r3, [r2, #0]
 800bfc8:	600b      	str	r3, [r1, #0]
 800bfca:	7812      	ldrb	r2, [r2, #0]
 800bfcc:	1e10      	subs	r0, r2, #0
 800bfce:	bf18      	it	ne
 800bfd0:	2001      	movne	r0, #1
 800bfd2:	b002      	add	sp, #8
 800bfd4:	4770      	bx	lr
 800bfd6:	4610      	mov	r0, r2
 800bfd8:	e7fb      	b.n	800bfd2 <__ascii_mbtowc+0x16>
 800bfda:	f06f 0001 	mvn.w	r0, #1
 800bfde:	e7f8      	b.n	800bfd2 <__ascii_mbtowc+0x16>

0800bfe0 <__ascii_wctomb>:
 800bfe0:	4603      	mov	r3, r0
 800bfe2:	4608      	mov	r0, r1
 800bfe4:	b141      	cbz	r1, 800bff8 <__ascii_wctomb+0x18>
 800bfe6:	2aff      	cmp	r2, #255	@ 0xff
 800bfe8:	d904      	bls.n	800bff4 <__ascii_wctomb+0x14>
 800bfea:	228a      	movs	r2, #138	@ 0x8a
 800bfec:	601a      	str	r2, [r3, #0]
 800bfee:	f04f 30ff 	mov.w	r0, #4294967295
 800bff2:	4770      	bx	lr
 800bff4:	700a      	strb	r2, [r1, #0]
 800bff6:	2001      	movs	r0, #1
 800bff8:	4770      	bx	lr
	...

0800bffc <fiprintf>:
 800bffc:	b40e      	push	{r1, r2, r3}
 800bffe:	b503      	push	{r0, r1, lr}
 800c000:	4601      	mov	r1, r0
 800c002:	ab03      	add	r3, sp, #12
 800c004:	4805      	ldr	r0, [pc, #20]	@ (800c01c <fiprintf+0x20>)
 800c006:	f853 2b04 	ldr.w	r2, [r3], #4
 800c00a:	6800      	ldr	r0, [r0, #0]
 800c00c:	9301      	str	r3, [sp, #4]
 800c00e:	f000 f837 	bl	800c080 <_vfiprintf_r>
 800c012:	b002      	add	sp, #8
 800c014:	f85d eb04 	ldr.w	lr, [sp], #4
 800c018:	b003      	add	sp, #12
 800c01a:	4770      	bx	lr
 800c01c:	20000108 	.word	0x20000108

0800c020 <abort>:
 800c020:	b508      	push	{r3, lr}
 800c022:	2006      	movs	r0, #6
 800c024:	f000 fa00 	bl	800c428 <raise>
 800c028:	2001      	movs	r0, #1
 800c02a:	f7f5 ffb9 	bl	8001fa0 <_exit>

0800c02e <__sfputc_r>:
 800c02e:	6893      	ldr	r3, [r2, #8]
 800c030:	3b01      	subs	r3, #1
 800c032:	2b00      	cmp	r3, #0
 800c034:	b410      	push	{r4}
 800c036:	6093      	str	r3, [r2, #8]
 800c038:	da08      	bge.n	800c04c <__sfputc_r+0x1e>
 800c03a:	6994      	ldr	r4, [r2, #24]
 800c03c:	42a3      	cmp	r3, r4
 800c03e:	db01      	blt.n	800c044 <__sfputc_r+0x16>
 800c040:	290a      	cmp	r1, #10
 800c042:	d103      	bne.n	800c04c <__sfputc_r+0x1e>
 800c044:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c048:	f000 b932 	b.w	800c2b0 <__swbuf_r>
 800c04c:	6813      	ldr	r3, [r2, #0]
 800c04e:	1c58      	adds	r0, r3, #1
 800c050:	6010      	str	r0, [r2, #0]
 800c052:	7019      	strb	r1, [r3, #0]
 800c054:	4608      	mov	r0, r1
 800c056:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c05a:	4770      	bx	lr

0800c05c <__sfputs_r>:
 800c05c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c05e:	4606      	mov	r6, r0
 800c060:	460f      	mov	r7, r1
 800c062:	4614      	mov	r4, r2
 800c064:	18d5      	adds	r5, r2, r3
 800c066:	42ac      	cmp	r4, r5
 800c068:	d101      	bne.n	800c06e <__sfputs_r+0x12>
 800c06a:	2000      	movs	r0, #0
 800c06c:	e007      	b.n	800c07e <__sfputs_r+0x22>
 800c06e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c072:	463a      	mov	r2, r7
 800c074:	4630      	mov	r0, r6
 800c076:	f7ff ffda 	bl	800c02e <__sfputc_r>
 800c07a:	1c43      	adds	r3, r0, #1
 800c07c:	d1f3      	bne.n	800c066 <__sfputs_r+0xa>
 800c07e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c080 <_vfiprintf_r>:
 800c080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c084:	460d      	mov	r5, r1
 800c086:	b09d      	sub	sp, #116	@ 0x74
 800c088:	4614      	mov	r4, r2
 800c08a:	4698      	mov	r8, r3
 800c08c:	4606      	mov	r6, r0
 800c08e:	b118      	cbz	r0, 800c098 <_vfiprintf_r+0x18>
 800c090:	6a03      	ldr	r3, [r0, #32]
 800c092:	b90b      	cbnz	r3, 800c098 <_vfiprintf_r+0x18>
 800c094:	f7fe facc 	bl	800a630 <__sinit>
 800c098:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c09a:	07d9      	lsls	r1, r3, #31
 800c09c:	d405      	bmi.n	800c0aa <_vfiprintf_r+0x2a>
 800c09e:	89ab      	ldrh	r3, [r5, #12]
 800c0a0:	059a      	lsls	r2, r3, #22
 800c0a2:	d402      	bmi.n	800c0aa <_vfiprintf_r+0x2a>
 800c0a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c0a6:	f7fe fbba 	bl	800a81e <__retarget_lock_acquire_recursive>
 800c0aa:	89ab      	ldrh	r3, [r5, #12]
 800c0ac:	071b      	lsls	r3, r3, #28
 800c0ae:	d501      	bpl.n	800c0b4 <_vfiprintf_r+0x34>
 800c0b0:	692b      	ldr	r3, [r5, #16]
 800c0b2:	b99b      	cbnz	r3, 800c0dc <_vfiprintf_r+0x5c>
 800c0b4:	4629      	mov	r1, r5
 800c0b6:	4630      	mov	r0, r6
 800c0b8:	f000 f938 	bl	800c32c <__swsetup_r>
 800c0bc:	b170      	cbz	r0, 800c0dc <_vfiprintf_r+0x5c>
 800c0be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c0c0:	07dc      	lsls	r4, r3, #31
 800c0c2:	d504      	bpl.n	800c0ce <_vfiprintf_r+0x4e>
 800c0c4:	f04f 30ff 	mov.w	r0, #4294967295
 800c0c8:	b01d      	add	sp, #116	@ 0x74
 800c0ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0ce:	89ab      	ldrh	r3, [r5, #12]
 800c0d0:	0598      	lsls	r0, r3, #22
 800c0d2:	d4f7      	bmi.n	800c0c4 <_vfiprintf_r+0x44>
 800c0d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c0d6:	f7fe fba3 	bl	800a820 <__retarget_lock_release_recursive>
 800c0da:	e7f3      	b.n	800c0c4 <_vfiprintf_r+0x44>
 800c0dc:	2300      	movs	r3, #0
 800c0de:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0e0:	2320      	movs	r3, #32
 800c0e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c0e6:	f8cd 800c 	str.w	r8, [sp, #12]
 800c0ea:	2330      	movs	r3, #48	@ 0x30
 800c0ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c29c <_vfiprintf_r+0x21c>
 800c0f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c0f4:	f04f 0901 	mov.w	r9, #1
 800c0f8:	4623      	mov	r3, r4
 800c0fa:	469a      	mov	sl, r3
 800c0fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c100:	b10a      	cbz	r2, 800c106 <_vfiprintf_r+0x86>
 800c102:	2a25      	cmp	r2, #37	@ 0x25
 800c104:	d1f9      	bne.n	800c0fa <_vfiprintf_r+0x7a>
 800c106:	ebba 0b04 	subs.w	fp, sl, r4
 800c10a:	d00b      	beq.n	800c124 <_vfiprintf_r+0xa4>
 800c10c:	465b      	mov	r3, fp
 800c10e:	4622      	mov	r2, r4
 800c110:	4629      	mov	r1, r5
 800c112:	4630      	mov	r0, r6
 800c114:	f7ff ffa2 	bl	800c05c <__sfputs_r>
 800c118:	3001      	adds	r0, #1
 800c11a:	f000 80a7 	beq.w	800c26c <_vfiprintf_r+0x1ec>
 800c11e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c120:	445a      	add	r2, fp
 800c122:	9209      	str	r2, [sp, #36]	@ 0x24
 800c124:	f89a 3000 	ldrb.w	r3, [sl]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	f000 809f 	beq.w	800c26c <_vfiprintf_r+0x1ec>
 800c12e:	2300      	movs	r3, #0
 800c130:	f04f 32ff 	mov.w	r2, #4294967295
 800c134:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c138:	f10a 0a01 	add.w	sl, sl, #1
 800c13c:	9304      	str	r3, [sp, #16]
 800c13e:	9307      	str	r3, [sp, #28]
 800c140:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c144:	931a      	str	r3, [sp, #104]	@ 0x68
 800c146:	4654      	mov	r4, sl
 800c148:	2205      	movs	r2, #5
 800c14a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c14e:	4853      	ldr	r0, [pc, #332]	@ (800c29c <_vfiprintf_r+0x21c>)
 800c150:	f7f4 f83e 	bl	80001d0 <memchr>
 800c154:	9a04      	ldr	r2, [sp, #16]
 800c156:	b9d8      	cbnz	r0, 800c190 <_vfiprintf_r+0x110>
 800c158:	06d1      	lsls	r1, r2, #27
 800c15a:	bf44      	itt	mi
 800c15c:	2320      	movmi	r3, #32
 800c15e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c162:	0713      	lsls	r3, r2, #28
 800c164:	bf44      	itt	mi
 800c166:	232b      	movmi	r3, #43	@ 0x2b
 800c168:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c16c:	f89a 3000 	ldrb.w	r3, [sl]
 800c170:	2b2a      	cmp	r3, #42	@ 0x2a
 800c172:	d015      	beq.n	800c1a0 <_vfiprintf_r+0x120>
 800c174:	9a07      	ldr	r2, [sp, #28]
 800c176:	4654      	mov	r4, sl
 800c178:	2000      	movs	r0, #0
 800c17a:	f04f 0c0a 	mov.w	ip, #10
 800c17e:	4621      	mov	r1, r4
 800c180:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c184:	3b30      	subs	r3, #48	@ 0x30
 800c186:	2b09      	cmp	r3, #9
 800c188:	d94b      	bls.n	800c222 <_vfiprintf_r+0x1a2>
 800c18a:	b1b0      	cbz	r0, 800c1ba <_vfiprintf_r+0x13a>
 800c18c:	9207      	str	r2, [sp, #28]
 800c18e:	e014      	b.n	800c1ba <_vfiprintf_r+0x13a>
 800c190:	eba0 0308 	sub.w	r3, r0, r8
 800c194:	fa09 f303 	lsl.w	r3, r9, r3
 800c198:	4313      	orrs	r3, r2
 800c19a:	9304      	str	r3, [sp, #16]
 800c19c:	46a2      	mov	sl, r4
 800c19e:	e7d2      	b.n	800c146 <_vfiprintf_r+0xc6>
 800c1a0:	9b03      	ldr	r3, [sp, #12]
 800c1a2:	1d19      	adds	r1, r3, #4
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	9103      	str	r1, [sp, #12]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	bfbb      	ittet	lt
 800c1ac:	425b      	neglt	r3, r3
 800c1ae:	f042 0202 	orrlt.w	r2, r2, #2
 800c1b2:	9307      	strge	r3, [sp, #28]
 800c1b4:	9307      	strlt	r3, [sp, #28]
 800c1b6:	bfb8      	it	lt
 800c1b8:	9204      	strlt	r2, [sp, #16]
 800c1ba:	7823      	ldrb	r3, [r4, #0]
 800c1bc:	2b2e      	cmp	r3, #46	@ 0x2e
 800c1be:	d10a      	bne.n	800c1d6 <_vfiprintf_r+0x156>
 800c1c0:	7863      	ldrb	r3, [r4, #1]
 800c1c2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c1c4:	d132      	bne.n	800c22c <_vfiprintf_r+0x1ac>
 800c1c6:	9b03      	ldr	r3, [sp, #12]
 800c1c8:	1d1a      	adds	r2, r3, #4
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	9203      	str	r2, [sp, #12]
 800c1ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c1d2:	3402      	adds	r4, #2
 800c1d4:	9305      	str	r3, [sp, #20]
 800c1d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c2ac <_vfiprintf_r+0x22c>
 800c1da:	7821      	ldrb	r1, [r4, #0]
 800c1dc:	2203      	movs	r2, #3
 800c1de:	4650      	mov	r0, sl
 800c1e0:	f7f3 fff6 	bl	80001d0 <memchr>
 800c1e4:	b138      	cbz	r0, 800c1f6 <_vfiprintf_r+0x176>
 800c1e6:	9b04      	ldr	r3, [sp, #16]
 800c1e8:	eba0 000a 	sub.w	r0, r0, sl
 800c1ec:	2240      	movs	r2, #64	@ 0x40
 800c1ee:	4082      	lsls	r2, r0
 800c1f0:	4313      	orrs	r3, r2
 800c1f2:	3401      	adds	r4, #1
 800c1f4:	9304      	str	r3, [sp, #16]
 800c1f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1fa:	4829      	ldr	r0, [pc, #164]	@ (800c2a0 <_vfiprintf_r+0x220>)
 800c1fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c200:	2206      	movs	r2, #6
 800c202:	f7f3 ffe5 	bl	80001d0 <memchr>
 800c206:	2800      	cmp	r0, #0
 800c208:	d03f      	beq.n	800c28a <_vfiprintf_r+0x20a>
 800c20a:	4b26      	ldr	r3, [pc, #152]	@ (800c2a4 <_vfiprintf_r+0x224>)
 800c20c:	bb1b      	cbnz	r3, 800c256 <_vfiprintf_r+0x1d6>
 800c20e:	9b03      	ldr	r3, [sp, #12]
 800c210:	3307      	adds	r3, #7
 800c212:	f023 0307 	bic.w	r3, r3, #7
 800c216:	3308      	adds	r3, #8
 800c218:	9303      	str	r3, [sp, #12]
 800c21a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c21c:	443b      	add	r3, r7
 800c21e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c220:	e76a      	b.n	800c0f8 <_vfiprintf_r+0x78>
 800c222:	fb0c 3202 	mla	r2, ip, r2, r3
 800c226:	460c      	mov	r4, r1
 800c228:	2001      	movs	r0, #1
 800c22a:	e7a8      	b.n	800c17e <_vfiprintf_r+0xfe>
 800c22c:	2300      	movs	r3, #0
 800c22e:	3401      	adds	r4, #1
 800c230:	9305      	str	r3, [sp, #20]
 800c232:	4619      	mov	r1, r3
 800c234:	f04f 0c0a 	mov.w	ip, #10
 800c238:	4620      	mov	r0, r4
 800c23a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c23e:	3a30      	subs	r2, #48	@ 0x30
 800c240:	2a09      	cmp	r2, #9
 800c242:	d903      	bls.n	800c24c <_vfiprintf_r+0x1cc>
 800c244:	2b00      	cmp	r3, #0
 800c246:	d0c6      	beq.n	800c1d6 <_vfiprintf_r+0x156>
 800c248:	9105      	str	r1, [sp, #20]
 800c24a:	e7c4      	b.n	800c1d6 <_vfiprintf_r+0x156>
 800c24c:	fb0c 2101 	mla	r1, ip, r1, r2
 800c250:	4604      	mov	r4, r0
 800c252:	2301      	movs	r3, #1
 800c254:	e7f0      	b.n	800c238 <_vfiprintf_r+0x1b8>
 800c256:	ab03      	add	r3, sp, #12
 800c258:	9300      	str	r3, [sp, #0]
 800c25a:	462a      	mov	r2, r5
 800c25c:	4b12      	ldr	r3, [pc, #72]	@ (800c2a8 <_vfiprintf_r+0x228>)
 800c25e:	a904      	add	r1, sp, #16
 800c260:	4630      	mov	r0, r6
 800c262:	f7fd fda1 	bl	8009da8 <_printf_float>
 800c266:	4607      	mov	r7, r0
 800c268:	1c78      	adds	r0, r7, #1
 800c26a:	d1d6      	bne.n	800c21a <_vfiprintf_r+0x19a>
 800c26c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c26e:	07d9      	lsls	r1, r3, #31
 800c270:	d405      	bmi.n	800c27e <_vfiprintf_r+0x1fe>
 800c272:	89ab      	ldrh	r3, [r5, #12]
 800c274:	059a      	lsls	r2, r3, #22
 800c276:	d402      	bmi.n	800c27e <_vfiprintf_r+0x1fe>
 800c278:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c27a:	f7fe fad1 	bl	800a820 <__retarget_lock_release_recursive>
 800c27e:	89ab      	ldrh	r3, [r5, #12]
 800c280:	065b      	lsls	r3, r3, #25
 800c282:	f53f af1f 	bmi.w	800c0c4 <_vfiprintf_r+0x44>
 800c286:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c288:	e71e      	b.n	800c0c8 <_vfiprintf_r+0x48>
 800c28a:	ab03      	add	r3, sp, #12
 800c28c:	9300      	str	r3, [sp, #0]
 800c28e:	462a      	mov	r2, r5
 800c290:	4b05      	ldr	r3, [pc, #20]	@ (800c2a8 <_vfiprintf_r+0x228>)
 800c292:	a904      	add	r1, sp, #16
 800c294:	4630      	mov	r0, r6
 800c296:	f7fe f81f 	bl	800a2d8 <_printf_i>
 800c29a:	e7e4      	b.n	800c266 <_vfiprintf_r+0x1e6>
 800c29c:	0800cc7f 	.word	0x0800cc7f
 800c2a0:	0800cc89 	.word	0x0800cc89
 800c2a4:	08009da9 	.word	0x08009da9
 800c2a8:	0800c05d 	.word	0x0800c05d
 800c2ac:	0800cc85 	.word	0x0800cc85

0800c2b0 <__swbuf_r>:
 800c2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2b2:	460e      	mov	r6, r1
 800c2b4:	4614      	mov	r4, r2
 800c2b6:	4605      	mov	r5, r0
 800c2b8:	b118      	cbz	r0, 800c2c2 <__swbuf_r+0x12>
 800c2ba:	6a03      	ldr	r3, [r0, #32]
 800c2bc:	b90b      	cbnz	r3, 800c2c2 <__swbuf_r+0x12>
 800c2be:	f7fe f9b7 	bl	800a630 <__sinit>
 800c2c2:	69a3      	ldr	r3, [r4, #24]
 800c2c4:	60a3      	str	r3, [r4, #8]
 800c2c6:	89a3      	ldrh	r3, [r4, #12]
 800c2c8:	071a      	lsls	r2, r3, #28
 800c2ca:	d501      	bpl.n	800c2d0 <__swbuf_r+0x20>
 800c2cc:	6923      	ldr	r3, [r4, #16]
 800c2ce:	b943      	cbnz	r3, 800c2e2 <__swbuf_r+0x32>
 800c2d0:	4621      	mov	r1, r4
 800c2d2:	4628      	mov	r0, r5
 800c2d4:	f000 f82a 	bl	800c32c <__swsetup_r>
 800c2d8:	b118      	cbz	r0, 800c2e2 <__swbuf_r+0x32>
 800c2da:	f04f 37ff 	mov.w	r7, #4294967295
 800c2de:	4638      	mov	r0, r7
 800c2e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2e2:	6823      	ldr	r3, [r4, #0]
 800c2e4:	6922      	ldr	r2, [r4, #16]
 800c2e6:	1a98      	subs	r0, r3, r2
 800c2e8:	6963      	ldr	r3, [r4, #20]
 800c2ea:	b2f6      	uxtb	r6, r6
 800c2ec:	4283      	cmp	r3, r0
 800c2ee:	4637      	mov	r7, r6
 800c2f0:	dc05      	bgt.n	800c2fe <__swbuf_r+0x4e>
 800c2f2:	4621      	mov	r1, r4
 800c2f4:	4628      	mov	r0, r5
 800c2f6:	f7ff fde9 	bl	800becc <_fflush_r>
 800c2fa:	2800      	cmp	r0, #0
 800c2fc:	d1ed      	bne.n	800c2da <__swbuf_r+0x2a>
 800c2fe:	68a3      	ldr	r3, [r4, #8]
 800c300:	3b01      	subs	r3, #1
 800c302:	60a3      	str	r3, [r4, #8]
 800c304:	6823      	ldr	r3, [r4, #0]
 800c306:	1c5a      	adds	r2, r3, #1
 800c308:	6022      	str	r2, [r4, #0]
 800c30a:	701e      	strb	r6, [r3, #0]
 800c30c:	6962      	ldr	r2, [r4, #20]
 800c30e:	1c43      	adds	r3, r0, #1
 800c310:	429a      	cmp	r2, r3
 800c312:	d004      	beq.n	800c31e <__swbuf_r+0x6e>
 800c314:	89a3      	ldrh	r3, [r4, #12]
 800c316:	07db      	lsls	r3, r3, #31
 800c318:	d5e1      	bpl.n	800c2de <__swbuf_r+0x2e>
 800c31a:	2e0a      	cmp	r6, #10
 800c31c:	d1df      	bne.n	800c2de <__swbuf_r+0x2e>
 800c31e:	4621      	mov	r1, r4
 800c320:	4628      	mov	r0, r5
 800c322:	f7ff fdd3 	bl	800becc <_fflush_r>
 800c326:	2800      	cmp	r0, #0
 800c328:	d0d9      	beq.n	800c2de <__swbuf_r+0x2e>
 800c32a:	e7d6      	b.n	800c2da <__swbuf_r+0x2a>

0800c32c <__swsetup_r>:
 800c32c:	b538      	push	{r3, r4, r5, lr}
 800c32e:	4b29      	ldr	r3, [pc, #164]	@ (800c3d4 <__swsetup_r+0xa8>)
 800c330:	4605      	mov	r5, r0
 800c332:	6818      	ldr	r0, [r3, #0]
 800c334:	460c      	mov	r4, r1
 800c336:	b118      	cbz	r0, 800c340 <__swsetup_r+0x14>
 800c338:	6a03      	ldr	r3, [r0, #32]
 800c33a:	b90b      	cbnz	r3, 800c340 <__swsetup_r+0x14>
 800c33c:	f7fe f978 	bl	800a630 <__sinit>
 800c340:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c344:	0719      	lsls	r1, r3, #28
 800c346:	d422      	bmi.n	800c38e <__swsetup_r+0x62>
 800c348:	06da      	lsls	r2, r3, #27
 800c34a:	d407      	bmi.n	800c35c <__swsetup_r+0x30>
 800c34c:	2209      	movs	r2, #9
 800c34e:	602a      	str	r2, [r5, #0]
 800c350:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c354:	81a3      	strh	r3, [r4, #12]
 800c356:	f04f 30ff 	mov.w	r0, #4294967295
 800c35a:	e033      	b.n	800c3c4 <__swsetup_r+0x98>
 800c35c:	0758      	lsls	r0, r3, #29
 800c35e:	d512      	bpl.n	800c386 <__swsetup_r+0x5a>
 800c360:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c362:	b141      	cbz	r1, 800c376 <__swsetup_r+0x4a>
 800c364:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c368:	4299      	cmp	r1, r3
 800c36a:	d002      	beq.n	800c372 <__swsetup_r+0x46>
 800c36c:	4628      	mov	r0, r5
 800c36e:	f7ff f8a7 	bl	800b4c0 <_free_r>
 800c372:	2300      	movs	r3, #0
 800c374:	6363      	str	r3, [r4, #52]	@ 0x34
 800c376:	89a3      	ldrh	r3, [r4, #12]
 800c378:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c37c:	81a3      	strh	r3, [r4, #12]
 800c37e:	2300      	movs	r3, #0
 800c380:	6063      	str	r3, [r4, #4]
 800c382:	6923      	ldr	r3, [r4, #16]
 800c384:	6023      	str	r3, [r4, #0]
 800c386:	89a3      	ldrh	r3, [r4, #12]
 800c388:	f043 0308 	orr.w	r3, r3, #8
 800c38c:	81a3      	strh	r3, [r4, #12]
 800c38e:	6923      	ldr	r3, [r4, #16]
 800c390:	b94b      	cbnz	r3, 800c3a6 <__swsetup_r+0x7a>
 800c392:	89a3      	ldrh	r3, [r4, #12]
 800c394:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c398:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c39c:	d003      	beq.n	800c3a6 <__swsetup_r+0x7a>
 800c39e:	4621      	mov	r1, r4
 800c3a0:	4628      	mov	r0, r5
 800c3a2:	f000 f883 	bl	800c4ac <__smakebuf_r>
 800c3a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3aa:	f013 0201 	ands.w	r2, r3, #1
 800c3ae:	d00a      	beq.n	800c3c6 <__swsetup_r+0x9a>
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	60a2      	str	r2, [r4, #8]
 800c3b4:	6962      	ldr	r2, [r4, #20]
 800c3b6:	4252      	negs	r2, r2
 800c3b8:	61a2      	str	r2, [r4, #24]
 800c3ba:	6922      	ldr	r2, [r4, #16]
 800c3bc:	b942      	cbnz	r2, 800c3d0 <__swsetup_r+0xa4>
 800c3be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c3c2:	d1c5      	bne.n	800c350 <__swsetup_r+0x24>
 800c3c4:	bd38      	pop	{r3, r4, r5, pc}
 800c3c6:	0799      	lsls	r1, r3, #30
 800c3c8:	bf58      	it	pl
 800c3ca:	6962      	ldrpl	r2, [r4, #20]
 800c3cc:	60a2      	str	r2, [r4, #8]
 800c3ce:	e7f4      	b.n	800c3ba <__swsetup_r+0x8e>
 800c3d0:	2000      	movs	r0, #0
 800c3d2:	e7f7      	b.n	800c3c4 <__swsetup_r+0x98>
 800c3d4:	20000108 	.word	0x20000108

0800c3d8 <_raise_r>:
 800c3d8:	291f      	cmp	r1, #31
 800c3da:	b538      	push	{r3, r4, r5, lr}
 800c3dc:	4605      	mov	r5, r0
 800c3de:	460c      	mov	r4, r1
 800c3e0:	d904      	bls.n	800c3ec <_raise_r+0x14>
 800c3e2:	2316      	movs	r3, #22
 800c3e4:	6003      	str	r3, [r0, #0]
 800c3e6:	f04f 30ff 	mov.w	r0, #4294967295
 800c3ea:	bd38      	pop	{r3, r4, r5, pc}
 800c3ec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c3ee:	b112      	cbz	r2, 800c3f6 <_raise_r+0x1e>
 800c3f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c3f4:	b94b      	cbnz	r3, 800c40a <_raise_r+0x32>
 800c3f6:	4628      	mov	r0, r5
 800c3f8:	f000 f830 	bl	800c45c <_getpid_r>
 800c3fc:	4622      	mov	r2, r4
 800c3fe:	4601      	mov	r1, r0
 800c400:	4628      	mov	r0, r5
 800c402:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c406:	f000 b817 	b.w	800c438 <_kill_r>
 800c40a:	2b01      	cmp	r3, #1
 800c40c:	d00a      	beq.n	800c424 <_raise_r+0x4c>
 800c40e:	1c59      	adds	r1, r3, #1
 800c410:	d103      	bne.n	800c41a <_raise_r+0x42>
 800c412:	2316      	movs	r3, #22
 800c414:	6003      	str	r3, [r0, #0]
 800c416:	2001      	movs	r0, #1
 800c418:	e7e7      	b.n	800c3ea <_raise_r+0x12>
 800c41a:	2100      	movs	r1, #0
 800c41c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c420:	4620      	mov	r0, r4
 800c422:	4798      	blx	r3
 800c424:	2000      	movs	r0, #0
 800c426:	e7e0      	b.n	800c3ea <_raise_r+0x12>

0800c428 <raise>:
 800c428:	4b02      	ldr	r3, [pc, #8]	@ (800c434 <raise+0xc>)
 800c42a:	4601      	mov	r1, r0
 800c42c:	6818      	ldr	r0, [r3, #0]
 800c42e:	f7ff bfd3 	b.w	800c3d8 <_raise_r>
 800c432:	bf00      	nop
 800c434:	20000108 	.word	0x20000108

0800c438 <_kill_r>:
 800c438:	b538      	push	{r3, r4, r5, lr}
 800c43a:	4d07      	ldr	r5, [pc, #28]	@ (800c458 <_kill_r+0x20>)
 800c43c:	2300      	movs	r3, #0
 800c43e:	4604      	mov	r4, r0
 800c440:	4608      	mov	r0, r1
 800c442:	4611      	mov	r1, r2
 800c444:	602b      	str	r3, [r5, #0]
 800c446:	f7f5 fd9b 	bl	8001f80 <_kill>
 800c44a:	1c43      	adds	r3, r0, #1
 800c44c:	d102      	bne.n	800c454 <_kill_r+0x1c>
 800c44e:	682b      	ldr	r3, [r5, #0]
 800c450:	b103      	cbz	r3, 800c454 <_kill_r+0x1c>
 800c452:	6023      	str	r3, [r4, #0]
 800c454:	bd38      	pop	{r3, r4, r5, pc}
 800c456:	bf00      	nop
 800c458:	2000218c 	.word	0x2000218c

0800c45c <_getpid_r>:
 800c45c:	f7f5 bd88 	b.w	8001f70 <_getpid>

0800c460 <__swhatbuf_r>:
 800c460:	b570      	push	{r4, r5, r6, lr}
 800c462:	460c      	mov	r4, r1
 800c464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c468:	2900      	cmp	r1, #0
 800c46a:	b096      	sub	sp, #88	@ 0x58
 800c46c:	4615      	mov	r5, r2
 800c46e:	461e      	mov	r6, r3
 800c470:	da0d      	bge.n	800c48e <__swhatbuf_r+0x2e>
 800c472:	89a3      	ldrh	r3, [r4, #12]
 800c474:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c478:	f04f 0100 	mov.w	r1, #0
 800c47c:	bf14      	ite	ne
 800c47e:	2340      	movne	r3, #64	@ 0x40
 800c480:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c484:	2000      	movs	r0, #0
 800c486:	6031      	str	r1, [r6, #0]
 800c488:	602b      	str	r3, [r5, #0]
 800c48a:	b016      	add	sp, #88	@ 0x58
 800c48c:	bd70      	pop	{r4, r5, r6, pc}
 800c48e:	466a      	mov	r2, sp
 800c490:	f000 f848 	bl	800c524 <_fstat_r>
 800c494:	2800      	cmp	r0, #0
 800c496:	dbec      	blt.n	800c472 <__swhatbuf_r+0x12>
 800c498:	9901      	ldr	r1, [sp, #4]
 800c49a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c49e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c4a2:	4259      	negs	r1, r3
 800c4a4:	4159      	adcs	r1, r3
 800c4a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c4aa:	e7eb      	b.n	800c484 <__swhatbuf_r+0x24>

0800c4ac <__smakebuf_r>:
 800c4ac:	898b      	ldrh	r3, [r1, #12]
 800c4ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c4b0:	079d      	lsls	r5, r3, #30
 800c4b2:	4606      	mov	r6, r0
 800c4b4:	460c      	mov	r4, r1
 800c4b6:	d507      	bpl.n	800c4c8 <__smakebuf_r+0x1c>
 800c4b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c4bc:	6023      	str	r3, [r4, #0]
 800c4be:	6123      	str	r3, [r4, #16]
 800c4c0:	2301      	movs	r3, #1
 800c4c2:	6163      	str	r3, [r4, #20]
 800c4c4:	b003      	add	sp, #12
 800c4c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4c8:	ab01      	add	r3, sp, #4
 800c4ca:	466a      	mov	r2, sp
 800c4cc:	f7ff ffc8 	bl	800c460 <__swhatbuf_r>
 800c4d0:	9f00      	ldr	r7, [sp, #0]
 800c4d2:	4605      	mov	r5, r0
 800c4d4:	4639      	mov	r1, r7
 800c4d6:	4630      	mov	r0, r6
 800c4d8:	f7ff f866 	bl	800b5a8 <_malloc_r>
 800c4dc:	b948      	cbnz	r0, 800c4f2 <__smakebuf_r+0x46>
 800c4de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4e2:	059a      	lsls	r2, r3, #22
 800c4e4:	d4ee      	bmi.n	800c4c4 <__smakebuf_r+0x18>
 800c4e6:	f023 0303 	bic.w	r3, r3, #3
 800c4ea:	f043 0302 	orr.w	r3, r3, #2
 800c4ee:	81a3      	strh	r3, [r4, #12]
 800c4f0:	e7e2      	b.n	800c4b8 <__smakebuf_r+0xc>
 800c4f2:	89a3      	ldrh	r3, [r4, #12]
 800c4f4:	6020      	str	r0, [r4, #0]
 800c4f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4fa:	81a3      	strh	r3, [r4, #12]
 800c4fc:	9b01      	ldr	r3, [sp, #4]
 800c4fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c502:	b15b      	cbz	r3, 800c51c <__smakebuf_r+0x70>
 800c504:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c508:	4630      	mov	r0, r6
 800c50a:	f000 f81d 	bl	800c548 <_isatty_r>
 800c50e:	b128      	cbz	r0, 800c51c <__smakebuf_r+0x70>
 800c510:	89a3      	ldrh	r3, [r4, #12]
 800c512:	f023 0303 	bic.w	r3, r3, #3
 800c516:	f043 0301 	orr.w	r3, r3, #1
 800c51a:	81a3      	strh	r3, [r4, #12]
 800c51c:	89a3      	ldrh	r3, [r4, #12]
 800c51e:	431d      	orrs	r5, r3
 800c520:	81a5      	strh	r5, [r4, #12]
 800c522:	e7cf      	b.n	800c4c4 <__smakebuf_r+0x18>

0800c524 <_fstat_r>:
 800c524:	b538      	push	{r3, r4, r5, lr}
 800c526:	4d07      	ldr	r5, [pc, #28]	@ (800c544 <_fstat_r+0x20>)
 800c528:	2300      	movs	r3, #0
 800c52a:	4604      	mov	r4, r0
 800c52c:	4608      	mov	r0, r1
 800c52e:	4611      	mov	r1, r2
 800c530:	602b      	str	r3, [r5, #0]
 800c532:	f7f5 fd85 	bl	8002040 <_fstat>
 800c536:	1c43      	adds	r3, r0, #1
 800c538:	d102      	bne.n	800c540 <_fstat_r+0x1c>
 800c53a:	682b      	ldr	r3, [r5, #0]
 800c53c:	b103      	cbz	r3, 800c540 <_fstat_r+0x1c>
 800c53e:	6023      	str	r3, [r4, #0]
 800c540:	bd38      	pop	{r3, r4, r5, pc}
 800c542:	bf00      	nop
 800c544:	2000218c 	.word	0x2000218c

0800c548 <_isatty_r>:
 800c548:	b538      	push	{r3, r4, r5, lr}
 800c54a:	4d06      	ldr	r5, [pc, #24]	@ (800c564 <_isatty_r+0x1c>)
 800c54c:	2300      	movs	r3, #0
 800c54e:	4604      	mov	r4, r0
 800c550:	4608      	mov	r0, r1
 800c552:	602b      	str	r3, [r5, #0]
 800c554:	f7f5 fd84 	bl	8002060 <_isatty>
 800c558:	1c43      	adds	r3, r0, #1
 800c55a:	d102      	bne.n	800c562 <_isatty_r+0x1a>
 800c55c:	682b      	ldr	r3, [r5, #0]
 800c55e:	b103      	cbz	r3, 800c562 <_isatty_r+0x1a>
 800c560:	6023      	str	r3, [r4, #0]
 800c562:	bd38      	pop	{r3, r4, r5, pc}
 800c564:	2000218c 	.word	0x2000218c

0800c568 <atan2f>:
 800c568:	f000 b828 	b.w	800c5bc <__ieee754_atan2f>

0800c56c <sqrtf>:
 800c56c:	b508      	push	{r3, lr}
 800c56e:	ed2d 8b02 	vpush	{d8}
 800c572:	eeb0 8a40 	vmov.f32	s16, s0
 800c576:	f000 f81e 	bl	800c5b6 <__ieee754_sqrtf>
 800c57a:	eeb4 8a48 	vcmp.f32	s16, s16
 800c57e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c582:	d60c      	bvs.n	800c59e <sqrtf+0x32>
 800c584:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800c5a4 <sqrtf+0x38>
 800c588:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c58c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c590:	d505      	bpl.n	800c59e <sqrtf+0x32>
 800c592:	f7fe f919 	bl	800a7c8 <__errno>
 800c596:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c59a:	2321      	movs	r3, #33	@ 0x21
 800c59c:	6003      	str	r3, [r0, #0]
 800c59e:	ecbd 8b02 	vpop	{d8}
 800c5a2:	bd08      	pop	{r3, pc}
 800c5a4:	00000000 	.word	0x00000000

0800c5a8 <fabsf>:
 800c5a8:	ee10 3a10 	vmov	r3, s0
 800c5ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c5b0:	ee00 3a10 	vmov	s0, r3
 800c5b4:	4770      	bx	lr

0800c5b6 <__ieee754_sqrtf>:
 800c5b6:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c5ba:	4770      	bx	lr

0800c5bc <__ieee754_atan2f>:
 800c5bc:	ee10 2a90 	vmov	r2, s1
 800c5c0:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800c5c4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c5c8:	b510      	push	{r4, lr}
 800c5ca:	eef0 7a40 	vmov.f32	s15, s0
 800c5ce:	d806      	bhi.n	800c5de <__ieee754_atan2f+0x22>
 800c5d0:	ee10 0a10 	vmov	r0, s0
 800c5d4:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800c5d8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c5dc:	d904      	bls.n	800c5e8 <__ieee754_atan2f+0x2c>
 800c5de:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800c5e2:	eeb0 0a67 	vmov.f32	s0, s15
 800c5e6:	bd10      	pop	{r4, pc}
 800c5e8:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800c5ec:	d103      	bne.n	800c5f6 <__ieee754_atan2f+0x3a>
 800c5ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5f2:	f000 b883 	b.w	800c6fc <atanf>
 800c5f6:	1794      	asrs	r4, r2, #30
 800c5f8:	f004 0402 	and.w	r4, r4, #2
 800c5fc:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800c600:	b943      	cbnz	r3, 800c614 <__ieee754_atan2f+0x58>
 800c602:	2c02      	cmp	r4, #2
 800c604:	d05e      	beq.n	800c6c4 <__ieee754_atan2f+0x108>
 800c606:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800c6d8 <__ieee754_atan2f+0x11c>
 800c60a:	2c03      	cmp	r4, #3
 800c60c:	bf08      	it	eq
 800c60e:	eef0 7a47 	vmoveq.f32	s15, s14
 800c612:	e7e6      	b.n	800c5e2 <__ieee754_atan2f+0x26>
 800c614:	b941      	cbnz	r1, 800c628 <__ieee754_atan2f+0x6c>
 800c616:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800c6dc <__ieee754_atan2f+0x120>
 800c61a:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800c6e0 <__ieee754_atan2f+0x124>
 800c61e:	2800      	cmp	r0, #0
 800c620:	bfb8      	it	lt
 800c622:	eef0 7a47 	vmovlt.f32	s15, s14
 800c626:	e7dc      	b.n	800c5e2 <__ieee754_atan2f+0x26>
 800c628:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c62c:	d110      	bne.n	800c650 <__ieee754_atan2f+0x94>
 800c62e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c632:	f104 34ff 	add.w	r4, r4, #4294967295
 800c636:	d107      	bne.n	800c648 <__ieee754_atan2f+0x8c>
 800c638:	2c02      	cmp	r4, #2
 800c63a:	d846      	bhi.n	800c6ca <__ieee754_atan2f+0x10e>
 800c63c:	4b29      	ldr	r3, [pc, #164]	@ (800c6e4 <__ieee754_atan2f+0x128>)
 800c63e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c642:	edd3 7a00 	vldr	s15, [r3]
 800c646:	e7cc      	b.n	800c5e2 <__ieee754_atan2f+0x26>
 800c648:	2c02      	cmp	r4, #2
 800c64a:	d841      	bhi.n	800c6d0 <__ieee754_atan2f+0x114>
 800c64c:	4b26      	ldr	r3, [pc, #152]	@ (800c6e8 <__ieee754_atan2f+0x12c>)
 800c64e:	e7f6      	b.n	800c63e <__ieee754_atan2f+0x82>
 800c650:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c654:	d0df      	beq.n	800c616 <__ieee754_atan2f+0x5a>
 800c656:	1a5b      	subs	r3, r3, r1
 800c658:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800c65c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800c660:	da1a      	bge.n	800c698 <__ieee754_atan2f+0xdc>
 800c662:	2a00      	cmp	r2, #0
 800c664:	da01      	bge.n	800c66a <__ieee754_atan2f+0xae>
 800c666:	313c      	adds	r1, #60	@ 0x3c
 800c668:	db19      	blt.n	800c69e <__ieee754_atan2f+0xe2>
 800c66a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800c66e:	f7ff ff9b 	bl	800c5a8 <fabsf>
 800c672:	f000 f843 	bl	800c6fc <atanf>
 800c676:	eef0 7a40 	vmov.f32	s15, s0
 800c67a:	2c01      	cmp	r4, #1
 800c67c:	d012      	beq.n	800c6a4 <__ieee754_atan2f+0xe8>
 800c67e:	2c02      	cmp	r4, #2
 800c680:	d017      	beq.n	800c6b2 <__ieee754_atan2f+0xf6>
 800c682:	2c00      	cmp	r4, #0
 800c684:	d0ad      	beq.n	800c5e2 <__ieee754_atan2f+0x26>
 800c686:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800c6ec <__ieee754_atan2f+0x130>
 800c68a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c68e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800c6f0 <__ieee754_atan2f+0x134>
 800c692:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c696:	e7a4      	b.n	800c5e2 <__ieee754_atan2f+0x26>
 800c698:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800c6dc <__ieee754_atan2f+0x120>
 800c69c:	e7ed      	b.n	800c67a <__ieee754_atan2f+0xbe>
 800c69e:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800c6f4 <__ieee754_atan2f+0x138>
 800c6a2:	e7ea      	b.n	800c67a <__ieee754_atan2f+0xbe>
 800c6a4:	ee17 3a90 	vmov	r3, s15
 800c6a8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c6ac:	ee07 3a90 	vmov	s15, r3
 800c6b0:	e797      	b.n	800c5e2 <__ieee754_atan2f+0x26>
 800c6b2:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800c6ec <__ieee754_atan2f+0x130>
 800c6b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c6ba:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800c6f0 <__ieee754_atan2f+0x134>
 800c6be:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c6c2:	e78e      	b.n	800c5e2 <__ieee754_atan2f+0x26>
 800c6c4:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800c6f0 <__ieee754_atan2f+0x134>
 800c6c8:	e78b      	b.n	800c5e2 <__ieee754_atan2f+0x26>
 800c6ca:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800c6f8 <__ieee754_atan2f+0x13c>
 800c6ce:	e788      	b.n	800c5e2 <__ieee754_atan2f+0x26>
 800c6d0:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800c6f4 <__ieee754_atan2f+0x138>
 800c6d4:	e785      	b.n	800c5e2 <__ieee754_atan2f+0x26>
 800c6d6:	bf00      	nop
 800c6d8:	c0490fdb 	.word	0xc0490fdb
 800c6dc:	3fc90fdb 	.word	0x3fc90fdb
 800c6e0:	bfc90fdb 	.word	0xbfc90fdb
 800c6e4:	0800cc9c 	.word	0x0800cc9c
 800c6e8:	0800cc90 	.word	0x0800cc90
 800c6ec:	33bbbd2e 	.word	0x33bbbd2e
 800c6f0:	40490fdb 	.word	0x40490fdb
 800c6f4:	00000000 	.word	0x00000000
 800c6f8:	3f490fdb 	.word	0x3f490fdb

0800c6fc <atanf>:
 800c6fc:	b538      	push	{r3, r4, r5, lr}
 800c6fe:	ee10 5a10 	vmov	r5, s0
 800c702:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800c706:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800c70a:	eef0 7a40 	vmov.f32	s15, s0
 800c70e:	d310      	bcc.n	800c732 <atanf+0x36>
 800c710:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800c714:	d904      	bls.n	800c720 <atanf+0x24>
 800c716:	ee70 7a00 	vadd.f32	s15, s0, s0
 800c71a:	eeb0 0a67 	vmov.f32	s0, s15
 800c71e:	bd38      	pop	{r3, r4, r5, pc}
 800c720:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800c858 <atanf+0x15c>
 800c724:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800c85c <atanf+0x160>
 800c728:	2d00      	cmp	r5, #0
 800c72a:	bfc8      	it	gt
 800c72c:	eef0 7a47 	vmovgt.f32	s15, s14
 800c730:	e7f3      	b.n	800c71a <atanf+0x1e>
 800c732:	4b4b      	ldr	r3, [pc, #300]	@ (800c860 <atanf+0x164>)
 800c734:	429c      	cmp	r4, r3
 800c736:	d810      	bhi.n	800c75a <atanf+0x5e>
 800c738:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800c73c:	d20a      	bcs.n	800c754 <atanf+0x58>
 800c73e:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800c864 <atanf+0x168>
 800c742:	ee30 7a07 	vadd.f32	s14, s0, s14
 800c746:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c74a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800c74e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c752:	dce2      	bgt.n	800c71a <atanf+0x1e>
 800c754:	f04f 33ff 	mov.w	r3, #4294967295
 800c758:	e013      	b.n	800c782 <atanf+0x86>
 800c75a:	f7ff ff25 	bl	800c5a8 <fabsf>
 800c75e:	4b42      	ldr	r3, [pc, #264]	@ (800c868 <atanf+0x16c>)
 800c760:	429c      	cmp	r4, r3
 800c762:	d84f      	bhi.n	800c804 <atanf+0x108>
 800c764:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800c768:	429c      	cmp	r4, r3
 800c76a:	d841      	bhi.n	800c7f0 <atanf+0xf4>
 800c76c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800c770:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800c774:	eea0 7a27 	vfma.f32	s14, s0, s15
 800c778:	2300      	movs	r3, #0
 800c77a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c77e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c782:	1c5a      	adds	r2, r3, #1
 800c784:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800c788:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800c86c <atanf+0x170>
 800c78c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800c870 <atanf+0x174>
 800c790:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800c874 <atanf+0x178>
 800c794:	ee66 6a06 	vmul.f32	s13, s12, s12
 800c798:	eee6 5a87 	vfma.f32	s11, s13, s14
 800c79c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800c878 <atanf+0x17c>
 800c7a0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800c7a4:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800c87c <atanf+0x180>
 800c7a8:	eee7 5a26 	vfma.f32	s11, s14, s13
 800c7ac:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800c880 <atanf+0x184>
 800c7b0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800c7b4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800c884 <atanf+0x188>
 800c7b8:	eee7 5a26 	vfma.f32	s11, s14, s13
 800c7bc:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800c888 <atanf+0x18c>
 800c7c0:	eea6 5a87 	vfma.f32	s10, s13, s14
 800c7c4:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800c88c <atanf+0x190>
 800c7c8:	eea5 7a26 	vfma.f32	s14, s10, s13
 800c7cc:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800c890 <atanf+0x194>
 800c7d0:	eea7 5a26 	vfma.f32	s10, s14, s13
 800c7d4:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800c894 <atanf+0x198>
 800c7d8:	eea5 7a26 	vfma.f32	s14, s10, s13
 800c7dc:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c7e0:	eea5 7a86 	vfma.f32	s14, s11, s12
 800c7e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c7e8:	d121      	bne.n	800c82e <atanf+0x132>
 800c7ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c7ee:	e794      	b.n	800c71a <atanf+0x1e>
 800c7f0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c7f4:	ee30 7a67 	vsub.f32	s14, s0, s15
 800c7f8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c7fc:	2301      	movs	r3, #1
 800c7fe:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c802:	e7be      	b.n	800c782 <atanf+0x86>
 800c804:	4b24      	ldr	r3, [pc, #144]	@ (800c898 <atanf+0x19c>)
 800c806:	429c      	cmp	r4, r3
 800c808:	d80b      	bhi.n	800c822 <atanf+0x126>
 800c80a:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800c80e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c812:	eea0 7a27 	vfma.f32	s14, s0, s15
 800c816:	2302      	movs	r3, #2
 800c818:	ee70 6a67 	vsub.f32	s13, s0, s15
 800c81c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c820:	e7af      	b.n	800c782 <atanf+0x86>
 800c822:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800c826:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c82a:	2303      	movs	r3, #3
 800c82c:	e7a9      	b.n	800c782 <atanf+0x86>
 800c82e:	4a1b      	ldr	r2, [pc, #108]	@ (800c89c <atanf+0x1a0>)
 800c830:	491b      	ldr	r1, [pc, #108]	@ (800c8a0 <atanf+0x1a4>)
 800c832:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c836:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800c83a:	edd3 6a00 	vldr	s13, [r3]
 800c83e:	ee37 7a66 	vsub.f32	s14, s14, s13
 800c842:	2d00      	cmp	r5, #0
 800c844:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c848:	edd2 7a00 	vldr	s15, [r2]
 800c84c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c850:	bfb8      	it	lt
 800c852:	eef1 7a67 	vneglt.f32	s15, s15
 800c856:	e760      	b.n	800c71a <atanf+0x1e>
 800c858:	bfc90fdb 	.word	0xbfc90fdb
 800c85c:	3fc90fdb 	.word	0x3fc90fdb
 800c860:	3edfffff 	.word	0x3edfffff
 800c864:	7149f2ca 	.word	0x7149f2ca
 800c868:	3f97ffff 	.word	0x3f97ffff
 800c86c:	3c8569d7 	.word	0x3c8569d7
 800c870:	3d4bda59 	.word	0x3d4bda59
 800c874:	bd6ef16b 	.word	0xbd6ef16b
 800c878:	3d886b35 	.word	0x3d886b35
 800c87c:	3dba2e6e 	.word	0x3dba2e6e
 800c880:	3e124925 	.word	0x3e124925
 800c884:	3eaaaaab 	.word	0x3eaaaaab
 800c888:	bd15a221 	.word	0xbd15a221
 800c88c:	bd9d8795 	.word	0xbd9d8795
 800c890:	bde38e38 	.word	0xbde38e38
 800c894:	be4ccccd 	.word	0xbe4ccccd
 800c898:	401bffff 	.word	0x401bffff
 800c89c:	0800ccb8 	.word	0x0800ccb8
 800c8a0:	0800cca8 	.word	0x0800cca8

0800c8a4 <_init>:
 800c8a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8a6:	bf00      	nop
 800c8a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8aa:	bc08      	pop	{r3}
 800c8ac:	469e      	mov	lr, r3
 800c8ae:	4770      	bx	lr

0800c8b0 <_fini>:
 800c8b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8b2:	bf00      	nop
 800c8b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8b6:	bc08      	pop	{r3}
 800c8b8:	469e      	mov	lr, r3
 800c8ba:	4770      	bx	lr
