--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10314433 paths analyzed, 990 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.595ns.
--------------------------------------------------------------------------------
Slack:                  5.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.544ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D1      net (fanout=12)       1.637   M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y47.A3      net (fanout=15)       1.347   M_ctrl_sel_new_pos[1]
    SLICE_X13Y47.A       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Mmux__n00403_rs_xor<0>11
    SLICE_X21Y49.A5      net (fanout=2)        1.158   decoder/temp_pos[0]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.544ns (6.217ns logic, 13.327ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  5.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.411ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D1      net (fanout=12)       1.637   M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X14Y50.B1      net (fanout=15)       1.330   M_ctrl_sel_new_pos[1]
    SLICE_X14Y50.B       Tilo                  0.235   M_ctrl_alufn[3]
                                                       decoder/Maddsub_n0037_Madd_lut<1>1_SW0
    SLICE_X21Y49.A6      net (fanout=2)        1.066   decoder/N194
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.411ns (6.193ns logic, 13.218ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  5.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.389ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X22Y51.D3      net (fanout=12)       1.541   M_state_q_FSM_FFd1_1
    SLICE_X22Y51.D       Tilo                  0.235   decoder/N209
                                                       decoder/Mmux__n00403_rs_lut<3>1_SW0
    SLICE_X17Y51.A1      net (fanout=5)        1.401   decoder/N209
    SLICE_X17Y51.A       Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<3>1
    SLICE_X21Y49.A3      net (fanout=18)       1.045   Mmux__n00403_rs_lut[3]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.389ns (6.217ns logic, 13.172ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  5.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.226ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.BQ      Tcko                  0.525   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X10Y52.D3      net (fanout=15)       1.224   M_state_q_FSM_FFd3_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y47.A3      net (fanout=15)       1.347   M_ctrl_sel_new_pos[1]
    SLICE_X13Y47.A       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Mmux__n00403_rs_xor<0>11
    SLICE_X21Y49.A5      net (fanout=2)        1.158   decoder/temp_pos[0]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.226ns (6.312ns logic, 12.914ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  5.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.211ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X22Y51.D5      net (fanout=12)       1.363   M_state_q_FSM_FFd2_1
    SLICE_X22Y51.D       Tilo                  0.235   decoder/N209
                                                       decoder/Mmux__n00403_rs_lut<3>1_SW0
    SLICE_X17Y51.A1      net (fanout=5)        1.401   decoder/N209
    SLICE_X17Y51.A       Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<3>1
    SLICE_X21Y49.A3      net (fanout=18)       1.045   Mmux__n00403_rs_lut[3]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.211ns (6.217ns logic, 12.994ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  5.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.178ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D1      net (fanout=12)       1.637   M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y47.A3      net (fanout=15)       1.347   M_ctrl_sel_new_pos[1]
    SLICE_X13Y47.A       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Mmux__n00403_rs_xor<0>11
    SLICE_X21Y49.A5      net (fanout=2)        1.158   decoder/temp_pos[0]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y49.D3      net (fanout=3)        2.017   n0022[0]
    SLICE_X17Y49.D       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In6
    SLICE_X17Y48.DX      net (fanout=1)        0.446   M_state_q_FSM_FFd4-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     19.178ns (6.222ns logic, 12.956ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  5.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.142ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D1      net (fanout=12)       1.637   M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y48.C2      net (fanout=15)       1.489   M_ctrl_sel_new_pos[1]
    SLICE_X13Y48.C       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y51.B1      net (fanout=3)        1.471   decoder/temp_pos[1]
    SLICE_X12Y51.BMUX    Topbb                 0.464   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<3>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X21Y49.B5      net (fanout=10)       1.206   decoder/Maddsub_n0037_3
    SLICE_X21Y49.B       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X19Y50.A5      net (fanout=1)        0.862   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.142ns (6.427ns logic, 12.715ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  5.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.041ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (0.601 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D1      net (fanout=12)       1.637   M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y47.A3      net (fanout=15)       1.347   M_ctrl_sel_new_pos[1]
    SLICE_X13Y47.A       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Mmux__n00403_rs_xor<0>11
    SLICE_X21Y49.A5      net (fanout=2)        1.158   decoder/temp_pos[0]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B1      net (fanout=3)        1.410   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X17Y47.AX      net (fanout=1)        0.916   M_alu_alu[0]
    SLICE_X17Y47.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.041ns (6.222ns logic, 12.819ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  5.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.093ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.BQ      Tcko                  0.525   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X10Y52.D3      net (fanout=15)       1.224   M_state_q_FSM_FFd3_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X14Y50.B1      net (fanout=15)       1.330   M_ctrl_sel_new_pos[1]
    SLICE_X14Y50.B       Tilo                  0.235   M_ctrl_alufn[3]
                                                       decoder/Maddsub_n0037_Madd_lut<1>1_SW0
    SLICE_X21Y49.A6      net (fanout=2)        1.066   decoder/N194
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.093ns (6.288ns logic, 12.805ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  5.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.085ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.297 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_0 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CMUX    Tshcko                0.576   M_see_q[1]
                                                       M_see_q_0
    SLICE_X22Y51.D6      net (fanout=11)       1.091   M_see_q[0]
    SLICE_X22Y51.D       Tilo                  0.235   decoder/N209
                                                       decoder/Mmux__n00403_rs_lut<3>1_SW0
    SLICE_X17Y51.A1      net (fanout=5)        1.401   decoder/N209
    SLICE_X17Y51.A       Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<3>1
    SLICE_X21Y49.A3      net (fanout=18)       1.045   Mmux__n00403_rs_lut[3]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.085ns (6.363ns logic, 12.722ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  5.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.078ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y49.DQ      Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y52.D6      net (fanout=9)        1.171   M_state_q_FSM_FFd4_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y47.A3      net (fanout=15)       1.347   M_ctrl_sel_new_pos[1]
    SLICE_X13Y47.A       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Mmux__n00403_rs_xor<0>11
    SLICE_X21Y49.A5      net (fanout=2)        1.158   decoder/temp_pos[0]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.078ns (6.217ns logic, 12.861ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  5.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.072ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X23Y51.A1      net (fanout=12)       1.651   M_state_q_FSM_FFd2_1
    SLICE_X23Y51.A       Tilo                  0.259   decoder/N147
                                                       decoder/Mmux__n00403_rs_lut<3>1_SW1
    SLICE_X17Y51.A5      net (fanout=5)        0.950   decoder/N210
    SLICE_X17Y51.A       Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<3>1
    SLICE_X21Y49.A3      net (fanout=18)       1.045   Mmux__n00403_rs_lut[3]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.072ns (6.241ns logic, 12.831ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  5.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.056ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D1      net (fanout=12)       1.637   M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y47.A3      net (fanout=15)       1.347   M_ctrl_sel_new_pos[1]
    SLICE_X13Y47.A       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Mmux__n00403_rs_xor<0>11
    SLICE_X21Y49.A5      net (fanout=2)        1.158   decoder/temp_pos[0]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y50.D4      net (fanout=8)        0.982   Sh1776
    SLICE_X23Y50.D       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a81
    DSP48_X0Y13.B1       net (fanout=7)        1.746   M_alu_a[1]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.056ns (6.217ns logic, 12.839ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  5.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.052ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.BQ      Tcko                  0.525   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X22Y51.D4      net (fanout=15)       1.109   M_state_q_FSM_FFd3_1
    SLICE_X22Y51.D       Tilo                  0.235   decoder/N209
                                                       decoder/Mmux__n00403_rs_lut<3>1_SW0
    SLICE_X17Y51.A1      net (fanout=5)        1.401   decoder/N209
    SLICE_X17Y51.A       Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<3>1
    SLICE_X21Y49.A3      net (fanout=18)       1.045   Mmux__n00403_rs_lut[3]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.052ns (6.312ns logic, 12.740ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  5.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.045ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D1      net (fanout=12)       1.637   M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X14Y50.B1      net (fanout=15)       1.330   M_ctrl_sel_new_pos[1]
    SLICE_X14Y50.B       Tilo                  0.235   M_ctrl_alufn[3]
                                                       decoder/Maddsub_n0037_Madd_lut<1>1_SW0
    SLICE_X21Y49.A6      net (fanout=2)        1.066   decoder/N194
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y49.D3      net (fanout=3)        2.017   n0022[0]
    SLICE_X17Y49.D       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In6
    SLICE_X17Y48.DX      net (fanout=1)        0.446   M_state_q_FSM_FFd4-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     19.045ns (6.198ns logic, 12.847ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  5.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.031ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D1      net (fanout=12)       1.637   M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y48.C2      net (fanout=15)       1.489   M_ctrl_sel_new_pos[1]
    SLICE_X13Y48.C       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y51.B1      net (fanout=3)        1.471   decoder/temp_pos[1]
    SLICE_X12Y51.CMUX    Topbc                 0.650   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<3>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X17Y51.C2      net (fanout=18)       0.994   decoder/Maddsub_n0037_4
    SLICE_X17Y51.C       Tilo                  0.259   decoder/N213
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X19Y50.A2      net (fanout=1)        0.777   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.031ns (6.613ns logic, 12.418ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  5.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.023ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X22Y51.D3      net (fanout=12)       1.541   M_state_q_FSM_FFd1_1
    SLICE_X22Y51.D       Tilo                  0.235   decoder/N209
                                                       decoder/Mmux__n00403_rs_lut<3>1_SW0
    SLICE_X17Y51.A1      net (fanout=5)        1.401   decoder/N209
    SLICE_X17Y51.A       Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<3>1
    SLICE_X21Y49.A3      net (fanout=18)       1.045   Mmux__n00403_rs_lut[3]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y49.D3      net (fanout=3)        2.017   n0022[0]
    SLICE_X17Y49.D       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In6
    SLICE_X17Y48.DX      net (fanout=1)        0.446   M_state_q_FSM_FFd4-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     19.023ns (6.222ns logic, 12.801ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  5.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.014ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y52.D5      net (fanout=12)       1.107   M_state_q_FSM_FFd1_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y47.A3      net (fanout=15)       1.347   M_ctrl_sel_new_pos[1]
    SLICE_X13Y47.A       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Mmux__n00403_rs_xor<0>11
    SLICE_X21Y49.A5      net (fanout=2)        1.158   decoder/temp_pos[0]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.014ns (6.217ns logic, 12.797ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  5.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.011ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.297 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CQ      Tcko                  0.525   M_see_q[1]
                                                       M_see_q_1
    SLICE_X10Y52.D4      net (fanout=6)        1.009   M_see_q[1]
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y47.A3      net (fanout=15)       1.347   M_ctrl_sel_new_pos[1]
    SLICE_X13Y47.A       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Mmux__n00403_rs_xor<0>11
    SLICE_X21Y49.A5      net (fanout=2)        1.158   decoder/temp_pos[0]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.011ns (6.312ns logic, 12.699ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  5.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.993ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D1      net (fanout=12)       1.637   M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y48.C2      net (fanout=15)       1.489   M_ctrl_sel_new_pos[1]
    SLICE_X13Y48.C       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y51.B1      net (fanout=3)        1.471   decoder/temp_pos[1]
    SLICE_X12Y51.BMUX    Topbb                 0.464   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<3>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X22Y42.A6      net (fanout=10)       1.791   decoder/Maddsub_n0037_3
    SLICE_X22Y42.A       Tilo                  0.235   decoder/Sh1778
                                                       decoder/Sh17710_SW5
    SLICE_X23Y50.A6      net (fanout=1)        0.806   decoder/N243
    SLICE_X23Y50.A       Tilo                  0.259   M_alu_a[1]
                                                       decoder/Sh17710
    SLICE_X23Y49.C5      net (fanout=8)        0.409   Sh17710
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.993ns (6.403ns logic, 12.590ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  5.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.993ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D1      net (fanout=12)       1.637   M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y48.C2      net (fanout=15)       1.489   M_ctrl_sel_new_pos[1]
    SLICE_X13Y48.C       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y51.B1      net (fanout=3)        1.471   decoder/temp_pos[1]
    SLICE_X12Y51.CMUX    Topbc                 0.650   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<3>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X22Y42.A5      net (fanout=18)       1.605   decoder/Maddsub_n0037_4
    SLICE_X22Y42.A       Tilo                  0.235   decoder/Sh1778
                                                       decoder/Sh17710_SW5
    SLICE_X23Y50.A6      net (fanout=1)        0.806   decoder/N243
    SLICE_X23Y50.A       Tilo                  0.259   M_alu_a[1]
                                                       decoder/Sh17710
    SLICE_X23Y49.C5      net (fanout=8)        0.409   Sh17710
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.993ns (6.589ns logic, 12.404ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  5.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.908ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (0.601 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D1      net (fanout=12)       1.637   M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X14Y50.B1      net (fanout=15)       1.330   M_ctrl_sel_new_pos[1]
    SLICE_X14Y50.B       Tilo                  0.235   M_ctrl_alufn[3]
                                                       decoder/Maddsub_n0037_Madd_lut<1>1_SW0
    SLICE_X21Y49.A6      net (fanout=2)        1.066   decoder/N194
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B1      net (fanout=3)        1.410   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X17Y47.AX      net (fanout=1)        0.916   M_alu_alu[0]
    SLICE_X17Y47.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.908ns (6.198ns logic, 12.710ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  5.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.886ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (0.601 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X22Y51.D3      net (fanout=12)       1.541   M_state_q_FSM_FFd1_1
    SLICE_X22Y51.D       Tilo                  0.235   decoder/N209
                                                       decoder/Mmux__n00403_rs_lut<3>1_SW0
    SLICE_X17Y51.A1      net (fanout=5)        1.401   decoder/N209
    SLICE_X17Y51.A       Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<3>1
    SLICE_X21Y49.A3      net (fanout=18)       1.045   Mmux__n00403_rs_lut[3]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X17Y53.B1      net (fanout=3)        1.410   n0022[0]
    SLICE_X17Y53.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X17Y47.AX      net (fanout=1)        0.916   M_alu_alu[0]
    SLICE_X17Y47.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.886ns (6.222ns logic, 12.664ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  6.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.945ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y49.DQ      Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X10Y52.D6      net (fanout=9)        1.171   M_state_q_FSM_FFd4_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X14Y50.B1      net (fanout=15)       1.330   M_ctrl_sel_new_pos[1]
    SLICE_X14Y50.B       Tilo                  0.235   M_ctrl_alufn[3]
                                                       decoder/Maddsub_n0037_Madd_lut<1>1_SW0
    SLICE_X21Y49.A6      net (fanout=2)        1.066   decoder/N194
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.945ns (6.193ns logic, 12.752ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  6.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.923ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D1      net (fanout=12)       1.637   M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X14Y50.B1      net (fanout=15)       1.330   M_ctrl_sel_new_pos[1]
    SLICE_X14Y50.B       Tilo                  0.235   M_ctrl_alufn[3]
                                                       decoder/Maddsub_n0037_Madd_lut<1>1_SW0
    SLICE_X21Y49.A6      net (fanout=2)        1.066   decoder/N194
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y50.D4      net (fanout=8)        0.982   Sh1776
    SLICE_X23Y50.D       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a81
    DSP48_X0Y13.B1       net (fanout=7)        1.746   M_alu_a[1]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.923ns (6.193ns logic, 12.730ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  6.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.912ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D1      net (fanout=12)       1.637   M_state_q_FSM_FFd2_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X13Y47.A3      net (fanout=15)       1.347   M_ctrl_sel_new_pos[1]
    SLICE_X13Y47.A       Tilo                  0.259   M_decoder_curr_pos[0]
                                                       decoder/Mmux__n00403_rs_xor<0>11
    SLICE_X21Y49.A5      net (fanout=2)        1.158   decoder/temp_pos[0]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X20Y51.B3      net (fanout=8)        1.049   Sh1776
    SLICE_X20Y51.B       Tilo                  0.254   N188
                                                       Mmux_M_alu_a111
    DSP48_X0Y13.B4       net (fanout=10)       1.540   M_alu_a[4]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.912ns (6.212ns logic, 12.700ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  6.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.901ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X22Y51.D3      net (fanout=12)       1.541   M_state_q_FSM_FFd1_1
    SLICE_X22Y51.D       Tilo                  0.235   decoder/N209
                                                       decoder/Mmux__n00403_rs_lut<3>1_SW0
    SLICE_X17Y51.A1      net (fanout=5)        1.401   decoder/N209
    SLICE_X17Y51.A       Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<3>1
    SLICE_X21Y49.A3      net (fanout=18)       1.045   Mmux__n00403_rs_lut[3]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y50.D4      net (fanout=8)        0.982   Sh1776
    SLICE_X23Y50.D       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a81
    DSP48_X0Y13.B1       net (fanout=7)        1.746   M_alu_a[1]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.901ns (6.217ns logic, 12.684ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  6.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.881ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y48.AQ      Tcko                  0.430   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y52.D5      net (fanout=12)       1.107   M_state_q_FSM_FFd1_1
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X14Y50.B1      net (fanout=15)       1.330   M_ctrl_sel_new_pos[1]
    SLICE_X14Y50.B       Tilo                  0.235   M_ctrl_alufn[3]
                                                       decoder/Maddsub_n0037_Madd_lut<1>1_SW0
    SLICE_X21Y49.A6      net (fanout=2)        1.066   decoder/N194
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.881ns (6.193ns logic, 12.688ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  6.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.878ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.297 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CQ      Tcko                  0.525   M_see_q[1]
                                                       M_see_q_1
    SLICE_X10Y52.D4      net (fanout=6)        1.009   M_see_q[1]
    SLICE_X10Y52.D       Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X14Y50.B1      net (fanout=15)       1.330   M_ctrl_sel_new_pos[1]
    SLICE_X14Y50.B       Tilo                  0.235   M_ctrl_alufn[3]
                                                       decoder/Maddsub_n0037_Madd_lut<1>1_SW0
    SLICE_X21Y49.A6      net (fanout=2)        1.066   decoder/N194
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.878ns (6.288ns logic, 12.590ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  6.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.874ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.297 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_0 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CMUX    Tshcko                0.576   M_see_q[1]
                                                       M_see_q_0
    SLICE_X23Y51.A3      net (fanout=11)       1.307   M_see_q[0]
    SLICE_X23Y51.A       Tilo                  0.259   decoder/N147
                                                       decoder/Mmux__n00403_rs_lut<3>1_SW1
    SLICE_X17Y51.A5      net (fanout=5)        0.950   decoder/N210
    SLICE_X17Y51.A       Tilo                  0.259   decoder/N213
                                                       decoder/Mmux__n00403_rs_lut<3>1
    SLICE_X21Y49.A3      net (fanout=18)       1.045   Mmux__n00403_rs_lut[3]
    SLICE_X21Y49.A       Tilo                  0.259   N262
                                                       decoder/Maddsub_n0037_Madd_lut<1>1
    SLICE_X16Y41.D1      net (fanout=19)       2.066   GND_6_o_GND_6_o_add_13_OUT<1>1
    SLICE_X16Y41.D       Tilo                  0.254   decoder/N119
                                                       decoder/Sh1776_SW3
    SLICE_X19Y50.A3      net (fanout=1)        1.069   decoder/N119
    SLICE_X19Y50.A       Tilo                  0.259   M_alu_a[3]
                                                       decoder/Sh1776
    SLICE_X23Y49.C3      net (fanout=8)        1.063   Sh1776
    SLICE_X23Y49.C       Tilo                  0.259   N263
                                                       Mmux_M_alu_a91
    DSP48_X0Y13.B2       net (fanout=8)        2.153   M_alu_a[2]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X16Y48.B4      net (fanout=3)        1.912   n0022[0]
    SLICE_X16Y48.B       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X17Y48.CX      net (fanout=1)        0.922   M_state_q_FSM_FFd3-In
    SLICE_X17Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.874ns (6.387ns logic, 12.487ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: start_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: down_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: up_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: reset_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_slowclk_value/CLK
  Logical resource: slowclk/M_ctr_q_24/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_slowclk_value/CLK
  Logical resource: slowclk/M_ctr_q_25/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[3]/CLK
  Logical resource: reset_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[3]/CLK
  Logical resource: reset_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[3]/CLK
  Logical resource: reset_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[3]/CLK
  Logical resource: reset_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[7]/CLK
  Logical resource: reset_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[7]/CLK
  Logical resource: reset_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[7]/CLK
  Logical resource: reset_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[7]/CLK
  Logical resource: reset_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[11]/CLK
  Logical resource: reset_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[11]/CLK
  Logical resource: reset_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[11]/CLK
  Logical resource: reset_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[11]/CLK
  Logical resource: reset_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[15]/CLK
  Logical resource: reset_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[15]/CLK
  Logical resource: reset_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[15]/CLK
  Logical resource: reset_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[15]/CLK
  Logical resource: reset_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[19]/CLK
  Logical resource: reset_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[19]/CLK
  Logical resource: reset_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[19]/CLK
  Logical resource: reset_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_conditioner/M_ctr_q[19]/CLK
  Logical resource: reset_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_19/CLK
  Logical resource: midclock/M_ctr_q_18/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.595|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10314433 paths, 0 nets, and 2095 connections

Design statistics:
   Minimum period:  19.595ns{1}   (Maximum frequency:  51.033MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 11 10:23:18 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 143 MB



