
---------- Begin Simulation Statistics ----------
final_tick                               13976038108863                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 157709                       # Simulator instruction rate (inst/s)
host_mem_usage                               17329464                       # Number of bytes of host memory used
host_op_rate                                   219137                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3134.97                       # Real time elapsed on the host
host_tick_rate                                9850060                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   494414085                       # Number of instructions simulated
sim_ops                                     686986561                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030880                       # Number of seconds simulated
sim_ticks                                 30879624465                       # Number of ticks simulated
system.cpu0.committedInsts                         21                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          577                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       300133                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         1342                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests       601013                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         1342                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   4                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                18                       # number of times the integer registers were written
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_mem_refs                            9                       # number of memory refs
system.cpu0.num_store_insts                         6                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       15     62.50%     62.50% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::MemRead                       3     12.50%     75.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      6     25.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                4                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           47                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2047267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          244                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      4080303                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          244                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  10                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   26                       # Number of integer alu accesses
system.cpu1.num_int_insts                          26                       # number of integer instructions
system.cpu1.num_int_register_reads                 53                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       20     76.92%     76.92% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::MemRead                       5     19.23%     96.15% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.85%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        26                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1271042                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          335                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2539804                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          335                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu2.num_fp_insts                           10                       # number of float instructions
system.cpu2.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu2.num_int_insts                          19                       # number of integer instructions
system.cpu2.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         4                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        21                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         12                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1071851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2793                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      2144454                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2793                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu3.num_fp_insts                           17                       # number of float instructions
system.cpu3.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu3.num_int_insts                          10                       # number of integer instructions
system.cpu3.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        5     22.73%     22.73% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  5     22.73%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 7     31.82%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     22.73%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      2082521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        4182382                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1083815                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2248430                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        113291312                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       100082564                       # number of cc regfile writes
system.switch_cpus0.committedInsts          124899248                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            202239064                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.742451                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.742451                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           125882                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          125994                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 154140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1670179                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        22296912                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.743115                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            57868052                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          17827544                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       12998030                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     46286184                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        49051                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     21478803                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    299505483                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     40040508                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3379532                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    254373353                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         26335                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents        55250                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1512080                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles        90025                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        54655                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       822183                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       847996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        329426187                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            253242948                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.584221                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        192457690                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.730925                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             254043411                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       392251770                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      215564614                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.346890                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.346890                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       622447      0.24%      0.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    195839046     75.98%     76.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1712732      0.66%     76.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv       431828      0.17%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     40767073     15.82%     92.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     18127869      7.03%     99.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       125994      0.05%     99.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       125903      0.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     257752892                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses         251897                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads       503794                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       251785                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes       415850                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            5525207                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.021436                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3949020     71.47%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     71.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1144489     20.71%     92.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       431698      7.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     262403755                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    613811651                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    252991163                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    396408741                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         299505483                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        257752892                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     97266376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       707027                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    150616203                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     92577434                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.784187                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.562751                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29028624     31.36%     31.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      8018000      8.66%     40.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9971141     10.77%     50.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10115757     10.93%     61.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9610303     10.38%     72.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8094833      8.74%     80.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      7997098      8.64%     89.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5386050      5.82%     95.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      4355628      4.70%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     92577434                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.779559                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      7777464                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3517723                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     46286184                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     21478803                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      110256296                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                92731574                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1875                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         93003659                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        37884156                       # number of cc regfile writes
system.switch_cpus1.committedInsts           61416631                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            105775638                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.509877                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.509877                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                   9931                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1443757                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        24557994                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.821071                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            41999390                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           8760697                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       36440698                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     38158105                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        55000                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      9879100                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    192611259                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     33238693                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      4346777                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    168870772                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        167688                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      3387219                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1397033                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      3702861                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         3972                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       786977                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       656780                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        176475738                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            166832273                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655238                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        115633682                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.799088                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             167976052                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       242006254                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      135631436                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.662305                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.662305                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        71401      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128705224     74.30%     74.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       175703      0.10%     74.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       444009      0.26%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     34706825     20.04%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      9114387      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     173217549                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            3349256                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019336                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2950850     88.10%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     88.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        366314     10.94%     99.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        32092      0.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     176495404                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    443147742                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    166832273                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    279450534                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         192611259                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        173217549                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     86835528                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       641745                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     92486890                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     92721643                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.868146                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.732805                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     55759948     60.14%     60.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5591915      6.03%     66.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3783877      4.08%     70.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2580119      2.78%     73.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3800807      4.10%     77.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4996413      5.39%     82.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      6042945      6.52%     89.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5450392      5.88%     94.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4715227      5.09%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     92721643                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.867946                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3583851                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1143132                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     38158105                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9879100                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       90996559                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                92731574                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     55                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         45137649                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        54345196                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.370926                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.370926                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        404199470                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       198342789                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  21702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       153364                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         2765395                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            3.235709                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            98352646                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          23618033                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       15938382                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     75346921                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        65186                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     23699159                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    303148083                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     74734613                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       245949                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    300052360                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        204096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       446507                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        153447                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       713550                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         4140                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect        34492                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       118872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        455468792                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            299932249                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.525704                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        239441688                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              3.234413                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             300003594                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       312021323                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       73201010                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.695953                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.695953                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        53214      0.02%      0.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     86555814     28.82%     28.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       187348      0.06%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     55718279     18.55%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      3366053      1.12%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     55938928     18.63%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     10869549      3.62%     70.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4012330      1.34%     72.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     63950803     21.30%     93.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     19615113      6.53%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     300298310                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      233483062                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    453633664                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    219943768                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    224539416                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13910870                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.046324                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          77753      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu           616      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      2967659     21.33%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt           49      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      6649224     47.80%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        286242      2.06%     71.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168416      1.21%     72.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3705669     26.64%     99.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        55242      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      80672904                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    253720861                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     79988481                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     84609746                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         303148083                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        300298310                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5997007                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       137164                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined      9328078                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     92709872                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     3.239119                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.867113                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28947151     31.22%     31.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5827091      6.29%     37.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      7740444      8.35%     45.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6913959      7.46%     53.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9659754     10.42%     63.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      8700201      9.38%     73.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      8848816      9.54%     82.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      5564111      6.00%     88.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     10508345     11.33%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     92709872                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  3.238361                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5170661                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1871682                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     75346921                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     23699159                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      104156795                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                92731574                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         21114365                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        24497956                       # number of cc regfile writes
system.switch_cpus3.committedInsts           58098136                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             81820751                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.596120                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.596120                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads         95514639                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        46712289                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  56450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts         6906                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         3356611                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.883178                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            21565782                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           4313153                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       28410282                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     17265067                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1510                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts      4319250                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts     81979097                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     17252629                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        17614                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts     81898477                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        129603                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      4874544                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles          7319                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      5190844                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          535                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         2221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect         4685                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        102937818                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count             81880938                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.617254                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers         63538809                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.882989                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent              81886412                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads        70431731                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       25753083                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.626519                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.626519                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         2180      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     31480850     38.43%     38.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         3511      0.00%     38.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            7      0.00%     38.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           91      0.00%     38.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     38.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     38.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     38.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     38.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     38.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     38.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     38.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     38.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     38.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       352567      0.43%     38.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     38.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     38.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          525      0.00%     38.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     38.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     38.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     38.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     38.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     38.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     38.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     11435868     13.96%     52.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      1751825      2.14%     54.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       346813      0.42%     55.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     14486159     17.68%     73.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       482575      0.59%     73.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     73.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     73.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     73.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1259890      1.54%     75.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        31375      0.04%     75.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     15999897     19.53%     94.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      4281961      5.23%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      81916094                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       54280257                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    107044946                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     52741246                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     52911211                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            1586892                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.019372                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          25975      1.64%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         84844      5.35%      6.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       279803     17.63%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     24.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt         1659      0.10%     24.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            7      0.00%     24.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     24.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      1005006     63.33%     88.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt           17      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         45077      2.84%     90.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          415      0.03%     90.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       140741      8.87%     99.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         3348      0.21%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      29220549                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    151050817                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     29139692                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     29226604                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded          81979088                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued         81916094                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       158192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         1562                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined       271498                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     92675124                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.883906                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.112899                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     74433562     80.32%     80.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3632830      3.92%     84.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1921326      2.07%     86.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1486572      1.60%     87.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      1784921      1.93%     89.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2252855      2.43%     92.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2019714      2.18%     94.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1688099      1.82%     96.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3455245      3.73%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     92675124                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.883368                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1048646                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       968289                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     17265067                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      4319250                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       34091655                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                92731574                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     48051090                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        48051094                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     48051785                       # number of overall hits
system.cpu0.dcache.overall_hits::total       48051789                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       274171                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        274176                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       274275                       # number of overall misses
system.cpu0.dcache.overall_misses::total       274280                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  12893185242                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12893185242                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  12893185242                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12893185242                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            9                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     48325261                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48325270                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            9                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     48326060                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48326069                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.555556                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005673                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005674                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.555556                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.005676                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005676                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 47026.072203                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47025.214614                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 47008.240788                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47007.383849                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       187826                       # number of writebacks
system.cpu0.dcache.writebacks::total           187826                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data        85631                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85631                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data        85631                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85631                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       188540                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       188540                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       188640                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       188640                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   5404524732                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5404524732                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   5405857731                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5405857731                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003901                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003901                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003903                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003903                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 28665.135950                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28665.135950                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 28657.006632                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28657.006632                       # average overall mshr miss latency
system.cpu0.dcache.replacements                187826                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     33338826                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       33338826                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       210778                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       210781                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  12458351844                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12458351844                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     33549604                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     33549607                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.006283                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006283                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 59106.509427                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59105.668177                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data        85414                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        85414                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       125364                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       125364                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4992753582                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4992753582                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.003737                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003737                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 39826.055183                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39826.055183                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            4                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     14712264                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      14712268                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        63393                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63395                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    434833398                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    434833398                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     14775657                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14775663                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.004290                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004291                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  6859.328285                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  6859.111886                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          217                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          217                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        63176                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        63176                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    411771150                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    411771150                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.004276                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.004276                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  6517.841427                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  6517.841427                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data          695                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          695                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          104                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          104                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data          799                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          799                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.130163                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.130163                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          100                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          100                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data      1332999                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1332999                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.125156                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.125156                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 13329.990000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 13329.990000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.150759                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           48240458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           188338                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           256.137678                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     3.058309                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   508.092449                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.005973                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.992368                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998341                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        386796890                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       386796890                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           25                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     32832493                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        32832518                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           25                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     32832493                       # number of overall hits
system.cpu0.icache.overall_hits::total       32832518                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       116211                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116213                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       116211                       # number of overall misses
system.cpu0.icache.overall_misses::total       116213                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    651268080                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    651268080                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    651268080                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    651268080                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           27                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     32948704                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     32948731                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           27                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     32948704                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     32948731                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.074074                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.003527                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003527                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.074074                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.003527                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003527                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5604.186179                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5604.089732                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5604.186179                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5604.089732                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       112008                       # number of writebacks
system.cpu0.icache.writebacks::total           112008                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3681                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3681                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3681                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3681                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       112530                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       112530                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       112530                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       112530                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    581519232                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    581519232                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    581519232                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    581519232                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.003415                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003415                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.003415                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003415                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  5167.681792                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  5167.681792                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  5167.681792                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  5167.681792                       # average overall mshr miss latency
system.cpu0.icache.replacements                112008                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           25                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     32832493                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       32832518                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       116211                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116213                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    651268080                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    651268080                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     32948704                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     32948731                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.074074                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.003527                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003527                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5604.186179                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5604.089732                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3681                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3681                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       112530                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       112530                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    581519232                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    581519232                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.003415                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003415                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  5167.681792                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  5167.681792                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.356316                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           32945050                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           112532                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           292.761614                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.065374                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   510.290942                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002081                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.996662                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998743                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          143                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        263702380                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       263702380                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         237992                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       132759                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       203819                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          309                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          309                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         62878                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        62878                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       237992                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       337054                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       565120                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total             902174                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     14369408                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     24074496                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            38443904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        36762                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                2352768                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        337923                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.005688                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.075202                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              336001     99.43%     99.43% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                1922      0.57%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          337923                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       399824442                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      112428758                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      188249888                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       111452                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       149619                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         261071                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       111452                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       149619                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        261071                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1060                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        38714                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        39781                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1060                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        38714                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        39781                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     92288952                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   4713807141                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   4806096093                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     92288952                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   4713807141                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   4806096093                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       112512                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       188333                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       300852                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       112512                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       188333                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       300852                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.009421                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.205561                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.132228                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.009421                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.205561                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.132228                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 87065.049057                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 121759.754637                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 120813.858199                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 87065.049057                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 121759.754637                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 120813.858199                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        36744                       # number of writebacks
system.cpu0.l2cache.writebacks::total           36744                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1060                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        38714                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        39774                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1060                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        38714                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        39774                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     91935972                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   4700915379                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   4792851351                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     91935972                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   4700915379                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   4792851351                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.009421                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.205561                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.132205                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.009421                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.205561                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.132205                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 86732.049057                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 121426.754637                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 120502.120757                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 86732.049057                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 121426.754637                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 120502.120757                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                36744                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       109213                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       109213                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       109213                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       109213                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       190497                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       190497                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       190497                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       190497                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          309                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          309                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          309                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          309                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        61104                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        61104                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         1772                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         1774                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    140731794                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    140731794                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        62876                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        62878                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.028182                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.028213                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 79419.748307                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 79330.210823                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         1772                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         1772                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    140141718                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    140141718                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.028182                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.028182                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 79086.748307                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 79086.748307                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       111452                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data        88515                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       199967                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1060                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        36942                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        38007                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     92288952                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4573075347                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   4665364299                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       112512                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       125457                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       237974                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.009421                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.294459                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.159711                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 87065.049057                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 123790.681257                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 122750.132844                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1060                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        36942                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        38002                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     91935972                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4560773661                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   4652709633                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.009421                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.294459                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.159690                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 86732.049057                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 123457.681257                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 122433.283327                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        3984.995908                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            600871                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           40840                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           14.712806                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   160.995912                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.338285                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.436220                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   350.319584                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3471.905908                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.039306                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000083                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000351                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.085527                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.847633                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.972899                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1308                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         1679                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          973                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         9654776                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        9654776                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  30879614465                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30929.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30929.numOps                      0                       # Number of Ops committed
system.cpu0.thread30929.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     30732702                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        30732703                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     30732702                       # number of overall hits
system.cpu1.dcache.overall_hits::total       30732703                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2853358                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2853363                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2853358                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2853363                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 103266542754                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 103266542754                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 103266542754                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 103266542754                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     33586060                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     33586066                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     33586060                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     33586066                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.833333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.084957                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.084957                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.833333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.084957                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.084957                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 36191.232490                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36191.169071                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 36191.232490                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36191.169071                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1431                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    84.176471                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2032438                       # number of writebacks
system.cpu1.dcache.writebacks::total          2032438                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       805619                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       805619                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       805619                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       805619                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2047739                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2047739                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2047739                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2047739                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  55798876602                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55798876602                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  55798876602                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55798876602                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.060970                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.060970                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.060970                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.060970                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 27249.017869                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27249.017869                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 27249.017869                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27249.017869                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2032438                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     25116429                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       25116429                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2592217                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2592222                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 100252328319                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 100252328319                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     27708646                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     27708651                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.093553                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.093553                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 38674.358018                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38674.283421                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       805561                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       805561                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1786656                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1786656                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  52871820255                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52871820255                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.064480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 29592.613382                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29592.613382                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      5616273                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5616274                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       261141                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       261141                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   3014214435                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3014214435                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      5877414                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5877415                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044431                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044431                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11542.478718                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11542.478718                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           58                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       261083                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       261083                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2927056347                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2927056347                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044421                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044421                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11211.210025                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11211.210025                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.837944                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           32791436                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2032950                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.129977                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.005883                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.832061                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000011                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999672                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999683                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          481                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        270721478                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       270721478                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           15                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     26182173                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        26182188                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           15                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     26182173                       # number of overall hits
system.cpu1.icache.overall_hits::total       26182188                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          126                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           130                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          126                       # number of overall misses
system.cpu1.icache.overall_misses::total          130                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     10186470                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10186470                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     10186470                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10186470                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           19                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     26182299                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     26182318                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           19                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     26182299                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     26182318                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.210526                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.210526                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst        80845                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78357.461538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst        80845                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78357.461538                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           48                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           48                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           78                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           78                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      7205121                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7205121                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      7205121                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7205121                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 92373.346154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 92373.346154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 92373.346154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 92373.346154                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           15                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     26182173                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       26182188                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            4                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          126                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          130                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     10186470                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10186470                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     26182299                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     26182318                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.210526                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst        80845                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78357.461538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           48                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           78                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      7205121                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7205121                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 92373.346154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 92373.346154                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           81.065925                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           26182270                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               82                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         319295.975610                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     4.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    77.065925                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.007812                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.150519                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.158332                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.160156                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        209458626                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       209458626                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1786739                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1322418                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1616981                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        14829                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        14829                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        246294                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       246293                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1786742                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          164                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      6128000                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            6128164                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    260184832                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           260190080                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       906961                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               58045504                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2954826                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000098                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.009923                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2954535     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 291      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2954826                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2712341610                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.8                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          77922                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2035850112                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.6                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1122088                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1122088                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1122088                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1122088                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           78                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       910861                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       910948                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           78                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       910861                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       910948                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      7151841                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  49940805537                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  49947957378                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      7151841                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  49940805537                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  49947957378                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           78                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2032949                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2033036                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           78                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2032949                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2033036                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.448049                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.448073                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.448049                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.448073                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 91690.269231                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 54828.130238                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 54830.744870                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 91690.269231                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 54828.130238                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 54830.744870                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       906961                       # number of writebacks
system.cpu1.l2cache.writebacks::total          906961                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           78                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       910861                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       910939                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           78                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       910861                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       910939                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      7125867                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  49637490156                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  49644616023                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      7125867                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  49637490156                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  49644616023                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.448049                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.448068                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.448049                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.448068                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 91357.269231                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 54495.131701                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 54498.288056                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 91357.269231                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 54495.131701                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 54498.288056                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               906961                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1122406                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1122406                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1122406                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1122406                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       909985                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       909985                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       909985                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       909985                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        14829                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        14829                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        14829                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        14829                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       127892                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       127892                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       118402                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       118402                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2187988821                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2187988821                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       246294                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       246294                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.480734                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.480734                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 18479.323162                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 18479.323162                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       118402                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       118402                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2148561288                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2148561288                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.480734                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.480734                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18146.325974                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18146.325974                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       994196                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       994196                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       792459                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       792546                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7151841                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  47752816716                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  47759968557                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           78                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1786655                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1786742                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.443543                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.443570                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 91690.269231                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 60259.037649                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 60261.446726                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       792459                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       792537                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7125867                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  47488928868                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  47496054735                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.443543                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.443565                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 91357.269231                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 59926.038909                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59929.132312                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4077.153619                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           4080252                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          911057                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.478591                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.861907                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.050981                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.073241                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.460481                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4075.707009                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000210                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000012                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000018                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000112                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995046                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.995399                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          544                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         3327                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        66195153                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       66195153                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  30879614465                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30929.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30929.numOps                      0                       # Number of Ops committed
system.cpu1.thread30929.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            4                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     89558398                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        89558402                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            4                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     89558398                       # number of overall hits
system.cpu2.dcache.overall_hits::total       89558402                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5017779                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5017785                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5017780                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5017786                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  44428736790                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  44428736790                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  44428736790                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  44428736790                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     94576177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94576187                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     94576178                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94576188                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.600000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.053055                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.053055                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.600000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.053055                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.053055                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  8854.263368                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  8854.252781                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  8854.261604                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  8854.251016                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1268116                       # number of writebacks
system.cpu2.dcache.writebacks::total          1268116                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      3746229                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3746229                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      3746229                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3746229                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1271550                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1271550                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1271551                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1271551                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  16896323097                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  16896323097                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  16896423996                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  16896423996                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.013445                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013445                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.013445                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013445                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 13287.973809                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13287.973809                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 13288.042710                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13288.042710                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1268116                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     66043388                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       66043389                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      4985057                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4985062                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  44262215145                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  44262215145                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     71028445                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     71028451                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.070184                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.070184                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  8878.978745                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  8878.969839                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      3746220                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3746220                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1238837                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1238837                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  16740710865                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16740710865                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.017441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 13513.247397                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13513.247397                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            3                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     23515010                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      23515013                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        32722                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        32723                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    166521645                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    166521645                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.001390                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001390                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  5088.981266                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  5088.825749                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        32713                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        32713                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    155612232                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    155612232                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.001389                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001389                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4756.892734                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4756.892734                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       100899                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       100899                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data       100899                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total       100899                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.757413                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           90830254                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1268628                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            71.597233                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     2.006754                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   509.750659                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.003919                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.995607                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999526                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          247                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        757878132                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       757878132                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20651694                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20651717                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           23                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20651694                       # number of overall hits
system.cpu2.icache.overall_hits::total       20651717                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          146                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           148                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          146                       # number of overall misses
system.cpu2.icache.overall_misses::total          148                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     13320999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     13320999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     13320999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     13320999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           25                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20651840                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20651865                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           25                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20651840                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20651865                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.080000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.080000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 91239.719178                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 90006.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 91239.719178                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 90006.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          130                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          130                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          130                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          130                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     12205116                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     12205116                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     12205116                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     12205116                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 93885.507692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 93885.507692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 93885.507692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 93885.507692                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           23                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20651694                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20651717                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          146                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          148                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     13320999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     13320999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20651840                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20651865                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 91239.719178                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 90006.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          130                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          130                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     12205116                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     12205116                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 93885.507692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 93885.507692                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          129.642330                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20651849                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              132                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         156453.401515                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   127.642330                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.249301                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.253208                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          132                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.257812                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        165215052                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       165215052                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1238972                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       304401                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1078482                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         2926                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         2926                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         29788                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        29788                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1238974                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          264                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3811226                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3811490                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         8448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    162351616                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           162360064                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       114767                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                7345088                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1386455                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000325                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.018033                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1386004     99.97%     99.97% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 451      0.03%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1386455                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1690317324                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           5.5                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         129870                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1268327736                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1150098                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1150099                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1150098                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1150099                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          129                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       118526                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       118663                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          129                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       118526                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       118663                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     12110877                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  11708119161                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  11720230038                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     12110877                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  11708119161                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  11720230038                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          130                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1268624                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1268762                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          130                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1268624                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1268762                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.093429                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.093527                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.093429                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.093527                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 93882.767442                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 98781.019869                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 98769.035319                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 93882.767442                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 98781.019869                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 98769.035319                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       114767                       # number of writebacks
system.cpu2.l2cache.writebacks::total          114767                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          129                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       118526                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       118655                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          129                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       118526                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       118655                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     12067920                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  11668650003                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  11680717923                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     12067920                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  11668650003                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  11680717923                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.093429                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.093520                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.093429                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.093520                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 93549.767442                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 98448.019869                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 98442.694560                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 93549.767442                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 98448.019869                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 98442.694560                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               114767                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       289086                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       289086                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       289086                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       289086                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       978914                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       978914                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       978914                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       978914                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         2926                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         2926                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         2926                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         2926                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        29524                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        29524                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          263                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          264                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data     10578411                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     10578411                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        29787                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        29788                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.008829                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.008863                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 40222.095057                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 40069.738636                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          263                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          263                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     10490832                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     10490832                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.008829                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.008829                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 39889.095057                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 39889.095057                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1120574                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1120575                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       118263                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       118399                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     12110877                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11697540750                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  11709651627                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          130                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1238837                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1238974                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.095463                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.095562                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 93882.767442                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 98911.246544                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 98899.919991                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       118263                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       118392                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     12067920                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  11658159171                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  11670227091                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.095463                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.095556                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 93549.767442                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 98578.246544                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 98572.767510                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4055.648957                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2539688                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          118863                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           21.366514                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    40.185346                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.035202                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.365350                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     2.857875                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4011.205184                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.009811                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000009                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000333                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000698                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.979298                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.990149                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2713                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          674                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        40753871                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       40753871                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  30879614465                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     16676765                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16676767                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     16887217                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16887219                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3349089                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3349092                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3407180                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3407183                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 156669401769                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 156669401769                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 156669401769                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 156669401769                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     20025854                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20025859                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     20294397                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20294402                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.600000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.167238                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.167238                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.600000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.167888                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.167888                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 46779.706890                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46779.664987                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 45982.132370                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45982.091883                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         2563                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          549                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   102.520000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    54.900000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1071620                       # number of writebacks
system.cpu3.dcache.writebacks::total          1071620                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      2310393                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2310393                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      2310393                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2310393                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1038696                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1038696                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1072351                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1072351                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  68591887449                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  68591887449                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  72345892020                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  72345892020                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.051868                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.051868                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.052840                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052840                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 66036.537590                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 66036.537590                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 67464.749900                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 67464.749900                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1071620                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     12626481                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12626483                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3087138                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3087141                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 139575851766                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 139575851766                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     15713619                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15713624                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.600000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.196463                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.196463                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 45212.054585                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45212.010649                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      2310364                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2310364                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       776774                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       776774                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  51585953742                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  51585953742                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.049433                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.049433                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 66410.505169                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 66410.505169                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      4050284                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4050284                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       261951                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       261951                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  17093550003                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  17093550003                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      4312235                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4312235                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.060746                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.060746                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 65254.761398                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 65254.761398                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           29                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       261922                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       261922                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  17005933707                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  17005933707                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.060739                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.060739                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 64927.473473                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64927.473473                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       210452                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       210452                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        58091                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        58091                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       268543                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       268543                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.216319                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.216319                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        33655                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        33655                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3754004571                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3754004571                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.125324                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.125324                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 111543.740039                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 111543.740039                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.605929                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17959576                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1072132                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.751273                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158487062                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.044357                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.561572                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000087                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999144                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999230                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          471                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        163427348                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       163427348                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst      5089387                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5089405                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst      5089387                       # number of overall hits
system.cpu3.icache.overall_hits::total        5089405                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          534                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           536                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          534                       # number of overall misses
system.cpu3.icache.overall_misses::total          536                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     49306311                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     49306311                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     49306311                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     49306311                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           20                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst      5089921                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5089941                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           20                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst      5089921                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5089941                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.100000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000105                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000105                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.100000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000105                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000105                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 92333.915730                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 91989.386194                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 92333.915730                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 91989.386194                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks            9                       # number of writebacks
system.cpu3.icache.writebacks::total                9                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           66                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           66                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          468                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          468                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          468                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          468                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     43893063                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     43893063                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     43893063                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     43893063                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 93788.596154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 93788.596154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 93788.596154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 93788.596154                       # average overall mshr miss latency
system.cpu3.icache.replacements                     9                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst      5089387                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5089405                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          534                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          536                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     49306311                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     49306311                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst      5089921                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5089941                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000105                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000105                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 92333.915730                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 91989.386194                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           66                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          468                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          468                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     43893063                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     43893063                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 93788.596154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 93788.596154                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          257.837378                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5089875                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              470                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         10829.521277                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   255.837378                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.499682                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.503589                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         40719998                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        40719998                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         810901                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       620495                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1479283                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          222                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          222                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        261701                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       261701                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       810902                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          949                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3216329                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            3217278                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        30656                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    137200128                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           137230784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1028149                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               65801536                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2100974                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001331                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.036456                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2098178     99.87%     99.87% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2796      0.13%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2100974                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1427806431                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           4.6                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         467532                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1071130797                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          3.5                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data        42686                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          42687                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data        42686                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         42687                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          467                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1029444                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1029916                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          467                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1029444                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1029916                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     43569720                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  71362002564                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  71405572284                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     43569720                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  71362002564                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  71405572284                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          468                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1072130                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1072603                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          468                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1072130                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1072603                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.997863                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.960186                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.960202                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.997863                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.960186                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.960202                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 93297.044968                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 69320.917470                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 69331.452550                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 93297.044968                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 69320.917470                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 69331.452550                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1028149                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1028149                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          467                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1029444                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1029911                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          467                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1029444                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1029911                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     43414209                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  71019198045                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  71062612254                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     43414209                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  71019198045                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  71062612254                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.997863                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.960186                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.960198                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.997863                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.960186                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.960198                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 92964.044968                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 68987.917793                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 68998.789462                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 92964.044968                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 68987.917793                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 68998.789462                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1028149                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       290423                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       290423                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       290423                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       290423                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       781203                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       781203                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       781203                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       781203                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          217                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          217                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            5                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            5                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        92241                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        92241                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          222                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          222                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.022523                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.022523                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 18448.200000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 18448.200000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            5                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            5                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        90576                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        90576                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.022523                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.022523                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18115.200000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18115.200000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         3108                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         3108                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       258593                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       258593                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  16793228961                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  16793228961                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       261701                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       261701                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.988124                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.988124                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 64940.771641                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 64940.771641                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       258593                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       258593                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  16707117492                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  16707117492                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.988124                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.988124                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 64607.771641                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 64607.771641                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        39578                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        39579                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          467                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       770851                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       771323                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     43569720                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  54568773603                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  54612343323                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          468                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       810429                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       810902                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.997863                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.951164                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.951191                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 93297.044968                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 70790.300075                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 70803.467967                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          467                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       770851                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       771318                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     43414209                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  54312080553                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  54355494762                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.997863                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.951164                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.951185                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 92964.044968                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 70457.300507                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70470.927376                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4073.418525                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           2144450                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1032245                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.077462                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    11.027884                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.018335                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.023889                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     2.527040                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4059.821378                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.002692                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000004                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000617                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.991167                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.994487                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          493                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1830                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1773                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        35343461                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       35343461                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  30879614465                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1720271                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        750067                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1512971                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            902646                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 5                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                5                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             379033                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            379032                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1720273                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       114964                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2728608                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       351758                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3085205                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 6280535                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      4811712                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    116330304                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     14918080                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    131537920                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                267598016                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           1083768                       # Total snoops (count)
system.l3bus.snoopTraffic                    11591808                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            3183684                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  3183684    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              3183684                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           2086359473                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.8                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            26624276                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           607180378                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            79443214                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           687480131                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               2.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst          214                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         1347                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       543486                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        13067                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       376526                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              934640                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst          214                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         1347                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       543486                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        13067                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       376526                       # number of overall hits
system.l3cache.overall_hits::total             934640                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          846                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        37367                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           78                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       367374                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          129                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       105459                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          467                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       652917                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1164666                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          846                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        37367                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           78                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       367374                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          129                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       105459                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          467                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       652917                       # number of overall misses
system.l3cache.overall_misses::total          1164666                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     84689559                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   4525998803                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      6813513                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  38353405698                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     11551770                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  11007987290                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     41545413                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  61610480744                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 115642472790                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     84689559                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   4525998803                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      6813513                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  38353405698                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     11551770                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  11007987290                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     41545413                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  61610480744                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 115642472790                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1060                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        38714                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           78                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       910860                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          129                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       118526                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          467                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1029443                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         2099306                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1060                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        38714                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           78                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       910860                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          129                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       118526                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          467                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1029443                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        2099306                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.798113                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.965206                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.403327                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.889754                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.634243                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.554786                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.798113                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.965206                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.403327                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.889754                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.634243                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.554786                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 100105.861702                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 121122.883908                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 87352.730769                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 104398.802577                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 89548.604651                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 104381.677145                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 88962.340471                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 94361.887872                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 99292.391802                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 100105.861702                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 121122.883908                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 87352.730769                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 104398.802577                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 89548.604651                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 104381.677145                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 88962.340471                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 94361.887872                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 99292.391802                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         181122                       # number of writebacks
system.l3cache.writebacks::total               181122                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          846                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        37367                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           78                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       367374                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          129                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       105459                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          467                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       652917                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1164637                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          846                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        37367                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           78                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       367374                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          129                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       105459                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          467                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       652917                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1164637                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     79055199                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   4277134583                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      6294033                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  35906708178                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     10692630                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  10305630350                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     38435193                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  57262053524                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 107886003690                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     79055199                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   4277134583                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      6294033                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  35906708178                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     10692630                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  10305630350                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     38435193                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  57262053524                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 107886003690                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.798113                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.965206                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.403327                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.889754                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.634243                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.554772                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.798113                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.965206                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.403327                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.889754                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.634243                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.554772                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 93445.861702                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 114462.883908                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 80692.730769                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 97738.838835                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 82888.604651                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 97721.677145                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 82302.340471                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 87701.887872                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 92634.875665                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 93445.861702                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 114462.883908                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 80692.730769                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 97738.838835                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 82888.604651                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 97721.677145                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 82302.340471                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 87701.887872                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 92634.875665                       # average overall mshr miss latency
system.l3cache.replacements                   1083768                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       568945                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       568945                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       568945                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       568945                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1512971                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1512971                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1512971                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1512971                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            5                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               5                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          528                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       118264                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          195                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data        98965                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           217952                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data         1244                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          138                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data           68                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       159628                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         161081                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    125629245                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     16363287                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data      6705288                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  14282426263                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  14431124083                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         1772                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       118402                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          263                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       258593                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       379033                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.702032                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001166                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.258555                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.617294                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.424979                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 100988.139068                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 118574.543478                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 98607.176471                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 89473.189309                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 89589.238228                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         1244                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          138                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data           68                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       159628                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       161078                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    117344205                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     15444207                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      6252408                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  13219303783                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  13358344603                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.702032                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001166                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.258555                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.617294                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.424971                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 94328.139068                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 111914.543478                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 91947.176471                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 82813.189309                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 82930.906784                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst          214                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data          819                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       425222                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        12872                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       277561                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       716688                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          846                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        36123                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       367236                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       105391                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          467                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       493289                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      1003585                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     84689559                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4400369558                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      6813513                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  38337042411                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     11551770                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11001282002                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     41545413                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  47328054481                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 101211348707                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1060                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        36942                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           78                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       792458                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          129                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       118263                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          467                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       770850                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1720273                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.798113                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.977830                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.463414                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.891158                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.639929                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.583387                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 100105.861702                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 121816.282092                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 87352.730769                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 104393.475615                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 89548.604651                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 104385.402947                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 88962.340471                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 95943.867552                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 100849.802166                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          846                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        36123                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       367236                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       105391                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          467                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       493289                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      1003559                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     79055199                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4159790378                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      6294033                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  35891263971                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     10692630                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10299377942                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     38435193                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  44042749741                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  94527659087                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.798113                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.977830                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.463414                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.891158                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.639929                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.583372                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 93445.861702                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 115156.282092                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 80692.730769                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 97733.511886                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 82888.604651                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 97725.402947                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 82302.340471                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 89283.867552                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 94192.428235                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            60703.834703                       # Cycle average of tags in use
system.l3cache.tags.total_refs                3016561                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              2081912                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.448938                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945354810542                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 60703.834703                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.926267                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.926267                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63499                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1075                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         6510                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        27151                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        28763                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.968918                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             68981544                       # Number of tag accesses
system.l3cache.tags.data_accesses            68981544                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    181121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     37359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    367372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    105428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    652906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001114077824                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11302                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11302                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2238875                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             171768                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1164636                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     181121                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1164636                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   181121                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      54.99                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1164636                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               181121                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  311916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  270360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  223821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  160747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   94250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   53481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   28234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   13170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  13187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  13106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  13069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  12551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  12047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     103.039285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.437179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    618.106218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        11299     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64512-65535            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11302                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.225473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11190     99.01%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      0.36%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               45      0.40%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.13%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11302                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                74536704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11591744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2413.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    375.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   30879535221                       # Total gap between requests
system.mem_ctrls.avgGap                      22945.85                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        54144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      2390976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         4992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     23511808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         8256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6747392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     41785984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     11587648                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1753389.198802226922                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 77428920.896043017507                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 161659.997052687599                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 761402005.605640292168                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 267360.764356367930                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 218506284.221419841051                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 967887.418251347495                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1353189513.277974843979                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 375252231.876518666744                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          846                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        37367                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           78                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       367373                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          129                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       105459                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       652917                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       181121                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     47343242                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   2875170065                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3370559                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  22130760041                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      5858466                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   6352294590                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     20934121                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  32790720335                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1664190305587                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     55961.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     76944.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     43212.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     60240.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     45414.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     60234.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     44826.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     50221.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9188279.14                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           515700                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7612                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     3177                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  32074                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           17                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            4                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        54144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      2391488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     23511808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         8256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6749376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     41786688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      74538496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        54144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         8256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        97920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     11591744                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     11591744                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          846                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        37367                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       367372                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          129                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       105459                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       652917                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1164664                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       181121                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        181121                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        10363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         8290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        10363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        12435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         6218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1753389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     77445501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       161660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    761402006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       267361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    218570534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       967887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1353212311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2413840754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         8290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1753389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       161660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       267361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       967887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3171023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    375384876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       375384876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    375384876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        10363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         8290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        10363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        12435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         6218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1753389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     77445501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       161660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    761402006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       267361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    218570534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       967887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1353212311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2789225630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1164585                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              181057                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        35168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        37101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        36627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        34842                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        34456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        39018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        36532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        33957                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        35133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        36809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        39062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        33461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        34408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        40207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        36627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        35826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        37767                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        37216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        36824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        38114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        35401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        38236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        35693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        35974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        37239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        34341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        38964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        37434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        33515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        37542                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        37721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        33370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5701                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5955                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4947                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5630                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5277                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6231                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5497                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         4953                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         5906                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         6403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         5922                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         5340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         6240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         5822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         6307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5441                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         5093                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         6164                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         6034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         5044                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5855                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         6054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         5905                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             43855530599                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3880397220                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        64226451419                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                37657.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           55149.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              810269                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              19600                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.58                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           10.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       515748                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   166.978540                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   101.416718                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   236.449743                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       363729     70.52%     70.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        66370     12.87%     83.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        21112      4.09%     87.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        14937      2.90%     90.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10353      2.01%     92.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8048      1.56%     93.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5997      1.16%     95.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4591      0.89%     96.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        20611      4.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       515748                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              74533440                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           11587648                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2413.677021                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              375.252232                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.52                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               12.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               61.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1608564956.543999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2138466974.918425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4898609244.211179                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  680502010.271975                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11008210625.730265                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 26041281131.275787                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 149044774.233595                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  46524679717.185616                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1506.646552                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       169457                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2781100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28098345008                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1003583                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       181121                       # Transaction distribution
system.membus.trans_dist::CleanEvict           902644                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161081                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161081                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1003584                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      3413094                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      3413094                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3413094                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     86130240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     86130240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                86130240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1164665                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1164665    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1164665                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           989970987                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2129116683                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       32941285                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     22744380                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1596117                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     17499836                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       16930657                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    96.747518                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        4067197                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         1225                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        13230                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        12234                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          996                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          767                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     97266682                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      1465265                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     79455335                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.545318                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.829614                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     25143390     31.64%     31.64% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     15910458     20.02%     51.67% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      8700366     10.95%     62.62% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8033142     10.11%     72.73% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4405171      5.54%     78.27% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2135377      2.69%     80.96% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1617272      2.04%     83.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1254025      1.58%     84.57% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     12256134     15.43%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     79455335                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    124899248                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     202239064                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           46048008                       # Number of memory references committed
system.switch_cpus0.commit.loads             31272351                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          18464072                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            250952                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          201541216                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2426202                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       450593      0.22%      0.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    153663009     75.98%     76.20% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      1658646      0.82%     77.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv       418808      0.21%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     31146875     15.40%     92.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     14650181      7.24%     99.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       125476      0.06%     99.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       125476      0.06%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    202239064                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     12256134                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8980279                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     37033832                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         34181879                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     10869353                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1512080                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     15465981                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       134375                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     323447322                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       629235                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           40040550                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           17827544                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                27246                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                  765                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2717597                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             219758706                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           32941285                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     21010088                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             88216865                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        3285872                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         32948704                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        38812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     92577434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.835259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.363123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        31347174     33.86%     33.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4423607      4.78%     38.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4312831      4.66%     43.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         3986675      4.31%     47.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         4445019      4.80%     52.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         8966367      9.69%     62.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         4908451      5.30%     67.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3511999      3.79%     71.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        26675311     28.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     92577434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355233                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.369837                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           32948710                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   30                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            6486807                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       15013830                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        22370                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        54655                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6703144                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads         2590                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  30879624465                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1512080                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        13420865                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       21338400                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         40388227                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     15917851                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     314694491                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       351895                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      12541426                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents        766772                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        239676                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents           81                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands    405620649                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          803730244                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       511073729                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           169248                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    261066547                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       144554022                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         41138998                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               366704947                       # The number of ROB reads
system.switch_cpus0.rob.writes              612175137                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        124899248                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          202239064                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       35138575                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     23346430                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1393676                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     12205057                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       12187895                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.859386                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        4879103                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      4582321                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      4535502                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        46819                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         9878                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     86840945                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1393641                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     80467767                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.314509                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.515895                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     54882952     68.20%     68.20% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      7224021      8.98%     77.18% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3113191      3.87%     81.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      3309262      4.11%     85.16% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      2081891      2.59%     87.75% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       913039      1.13%     88.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       523208      0.65%     89.54% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       996182      1.24%     90.77% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      7424021      9.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     80467767                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     61416631                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     105775638                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           26941984                       # Number of memory references committed
system.switch_cpus1.commit.loads             21064560                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15806252                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          105650062                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2042404                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        64527      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     78205731     73.94%     74.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       135972      0.13%     74.13% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       427424      0.40%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     21064560     19.91%     94.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      5877424      5.56%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    105775638                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      7424021                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         4378135                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     54497879                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         28553844                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      3894751                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1397033                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     11338699                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           37                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     213545036                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          189                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           33238658                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            8760697                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               376889                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                69174                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1156681                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             132559544                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           35138575                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     21602500                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             90167894                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2794136                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         26182299                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           77                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     92721643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.475665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.167159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        50357407     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3452092      3.72%     58.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         3005418      3.24%     61.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         5377602      5.80%     67.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         5135863      5.54%     72.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2933588      3.16%     75.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2805750      3.03%     78.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         5325282      5.74%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        14328641     15.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     92721643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378928                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.429497                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           26182299                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            5529512                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       17093517                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        99624                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         3972                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       4001664                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          482                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache            13                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  30879624465                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1397033                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         6134679                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       44383915                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         30245812                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     10560203                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     206157761                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       748363                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       4553472                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       7223152                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         45466                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    215245493                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          551334901                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       307961176                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps    111549324                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       103696057                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         10987323                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               265660329                       # The number of ROB reads
system.switch_cpus1.rob.writes              397560056                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         61416631                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          105775638                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        3148644                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      2927169                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       149719                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      2775541                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        2775254                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.989660                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         111777                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups          312                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits          120                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          192                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      5997179                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       149700                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     91866791                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     3.234586                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.416144                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     31442901     34.23%     34.23% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     15298625     16.65%     50.88% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5948867      6.48%     57.36% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5495294      5.98%     63.34% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      1419576      1.55%     64.88% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1038508      1.13%     66.01% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2770927      3.02%     69.03% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1644376      1.79%     70.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     26807717     29.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     91866791                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     297151015                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           97847752                       # Number of memory references committed
system.switch_cpus2.commit.loads             74300017                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2648180                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         219293270                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          161118285                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     26807717                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5448302                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     48246551                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         27947189                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     10914365                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        153447                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      2689828                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     305771391                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           86                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           74734616                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           23618033                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                 4885                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       117258                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             259236954                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            3148644                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      2887151                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             92439148                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         306932                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20651840                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           59                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     92709872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.332982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.568576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        44138451     47.61%     47.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         2277113      2.46%     50.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2435630      2.63%     52.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1450876      1.56%     54.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         7051364      7.61%     61.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1071523      1.16%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3375851      3.64%     66.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3591328      3.87%     70.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        27317736     29.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     92709872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.033954                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.795563                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20651840                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   11                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            3706152                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        1046884                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          188                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         4140                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        151424                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  30879624465                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        153447                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10471569                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       18559014                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         33756142                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     29769682                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     304773089                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       682066                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8585291                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      17889418                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         79823                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    331543861                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          878985918                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       317201034                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        409400493                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    322157056                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         9386707                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         57382281                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               368207268                       # The number of ROB reads
system.switch_cpus2.rob.writes              607145357                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          297151015                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        3378421                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      3375091                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         6957                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      1616841                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        1616423                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.974147                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed            166                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups          326                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits          100                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          226                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           21                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       159073                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts         6854                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     92651996                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.883098                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.341845                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     78115010     84.31%     84.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      2006602      2.17%     86.48% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      1590607      1.72%     88.19% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      1173469      1.27%     89.46% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4       604618      0.65%     90.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       659889      0.71%     90.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       230824      0.25%     91.07% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       158149      0.17%     91.24% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8      8112828      8.76%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     92651996                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     58098136                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted      81820751                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           21534228                       # Number of memory references committed
system.switch_cpus3.commit.loads             17221992                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           3354583                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          52724439                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer           49343185                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls          131                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         2045      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     31429918     38.41%     38.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult         3480      0.00%     38.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            7      0.00%     38.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd           80      0.00%     38.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     38.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     38.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     38.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     38.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     38.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     38.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     38.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     38.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     38.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       352542      0.43%     38.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     38.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     38.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          455      0.00%     38.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     38.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     38.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     38.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     38.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     38.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     38.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     11434844     13.98%     52.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      1751397      2.14%     54.97% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       346762      0.42%     55.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     14482437     17.70%     73.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       482556      0.59%     73.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      1253951      1.53%     75.21% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite        30638      0.04%     75.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     15968041     19.52%     94.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      4281598      5.23%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total     81820751                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples      8112828                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         1055819                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     80631069                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles          8666012                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      2314874                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles          7319                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      1608409                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          104                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts      82091660                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          493                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           17252491                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            4313154                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                38549                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 8656                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        45227                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts              58435815                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            3378421                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1616689                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             92622475                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          14844                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines          5089921                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     92675124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.887811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.361586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        79299789     85.57%     85.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         1225846      1.32%     86.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2          599492      0.65%     87.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1035514      1.12%     88.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4          881784      0.95%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5          504023      0.54%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6          484004      0.52%     90.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1362063      1.47%     92.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8         7282609      7.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     92675124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.036432                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.630161                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses            5089921                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   22                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976038108863                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            1270281                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads          43045                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          535                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores          7012                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache            32                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  30879624465                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles          7319                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         2073766                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       38200471                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles          9888307                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     42505230                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts      82041049                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       207417                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       4128463                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2501810                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      35940570                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands     97149338                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          221561638                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups        70561306                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups         95703604                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps     96856209                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          292919                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         13276513                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               166518992                       # The number of ROB reads
system.switch_cpus3.rob.writes              163982971                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         58098136                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps           81820751                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
