[2025-09-17 10:42:55] START suite=qualcomm_srv trace=srv553_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv553_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2602327 heartbeat IPC: 3.843 cumulative IPC: 3.843 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5047414 cumulative IPC: 3.962 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5047414 cumulative IPC: 3.962 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5047415 heartbeat IPC: 4.09 cumulative IPC: 5 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14069115 heartbeat IPC: 1.108 cumulative IPC: 1.108 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 23147287 heartbeat IPC: 1.102 cumulative IPC: 1.105 (Simulation time: 00 hr 03 min 41 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 32124584 heartbeat IPC: 1.114 cumulative IPC: 1.108 (Simulation time: 00 hr 04 min 53 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 41200610 heartbeat IPC: 1.102 cumulative IPC: 1.106 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 50200208 heartbeat IPC: 1.111 cumulative IPC: 1.107 (Simulation time: 00 hr 07 min 15 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 59236718 heartbeat IPC: 1.107 cumulative IPC: 1.107 (Simulation time: 00 hr 08 min 26 sec)
Heartbeat CPU 0 instructions: 90000022 cycles: 68193464 heartbeat IPC: 1.116 cumulative IPC: 1.109 (Simulation time: 00 hr 09 min 37 sec)
Heartbeat CPU 0 instructions: 100000026 cycles: 77197111 heartbeat IPC: 1.111 cumulative IPC: 1.109 (Simulation time: 00 hr 10 min 50 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv553_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000026 cycles: 86282531 heartbeat IPC: 1.101 cumulative IPC: 1.108 (Simulation time: 00 hr 12 min 02 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 90334065 cumulative IPC: 1.107 (Simulation time: 00 hr 13 min 05 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 90334065 cumulative IPC: 1.107 (Simulation time: 00 hr 13 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv553_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.107 instructions: 100000003 cycles: 90334065
CPU 0 Branch Prediction Accuracy: 90.97% MPKI: 15.89 Average ROB Occupancy at Mispredict: 26.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3855
BRANCH_INDIRECT: 0.4197
BRANCH_CONDITIONAL: 12.95
BRANCH_DIRECT_CALL: 0.925
BRANCH_INDIRECT_CALL: 0.6003
BRANCH_RETURN: 0.6161


====Backend Stall Breakdown====
ROB_STALL: 106048
LQ_STALL: 0
SQ_STALL: 526932


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 124.04256
REPLAY_LOAD: 88.09524
NON_REPLAY_LOAD: 19.292439

== Total ==
ADDR_TRANS: 5830
REPLAY_LOAD: 5550
NON_REPLAY_LOAD: 94668

== Counts ==
ADDR_TRANS: 47
REPLAY_LOAD: 63
NON_REPLAY_LOAD: 4907

cpu0->cpu0_STLB TOTAL        ACCESS:    1853378 HIT:    1849288 MISS:       4090 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1853378 HIT:    1849288 MISS:       4090 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 214.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8319505 HIT:    7238077 MISS:    1081428 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6758268 HIT:    5838488 MISS:     919780 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     561042 HIT:     416063 MISS:     144979 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     992853 HIT:     983090 MISS:       9763 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7342 HIT:        436 MISS:       6906 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.07 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14911039 HIT:    8007656 MISS:    6903383 MSHR_MERGE:    1641195
cpu0->cpu0_L1I LOAD         ACCESS:   14911039 HIT:    8007656 MISS:    6903383 MSHR_MERGE:    1641195
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.96 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30365942 HIT:   26808627 MISS:    3557315 MSHR_MERGE:    1492840
cpu0->cpu0_L1D LOAD         ACCESS:   17107039 HIT:   15238498 MISS:    1868541 MSHR_MERGE:     372460
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13250580 HIT:   11569263 MISS:    1681317 MSHR_MERGE:    1120265
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8323 HIT:        866 MISS:       7457 MSHR_MERGE:        115
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.12 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12375778 HIT:   10491433 MISS:    1884345 MSHR_MERGE:     944508
cpu0->cpu0_ITLB LOAD         ACCESS:   12375778 HIT:   10491433 MISS:    1884345 MSHR_MERGE:     944508
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.057 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28797689 HIT:   27572385 MISS:    1225304 MSHR_MERGE:     311763
cpu0->cpu0_DTLB LOAD         ACCESS:   28797689 HIT:   27572385 MISS:    1225304 MSHR_MERGE:     311763
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.906 cycles
cpu0->LLC TOTAL        ACCESS:    1295211 HIT:    1245460 MISS:      49751 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     919780 HIT:     902285 MISS:      17495 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     144979 HIT:     116708 MISS:      28271 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     223546 HIT:     223321 MISS:        225 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6906 HIT:       3146 MISS:       3760 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3296
  ROW_BUFFER_MISS:      46229
  AVG DBUS CONGESTED CYCLE: 3.433
Channel 0 WQ ROW_BUFFER_HIT:        840
  ROW_BUFFER_MISS:      20120
  FULL:          0
Channel 0 REFRESHES ISSUED:       7528

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       510528       428656        88152         2237
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           84          448          267
  STLB miss resolved @ L2C                0           33           72          191           58
  STLB miss resolved @ LLC                0          139          246         1755          617
  STLB miss resolved @ MEM                0            5          233         2266         1986

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             160115        52078      1237291       147467          318
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           69          126           18
  STLB miss resolved @ L2C                0           76           54           50            6
  STLB miss resolved @ LLC                0           48          115          381           38
  STLB miss resolved @ MEM                0            0           44          184           56
[2025-09-17 10:56:01] END   suite=qualcomm_srv trace=srv553_ap (rc=0)
