

================================================================
== Vitis HLS Report for 'bit_reverse'
================================================================
* Date:           Tue Oct 18 18:01:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      996|      996|  9.960 us|  9.960 us|  997|  997|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- For_Loop  |      994|      994|         5|          2|          1|   496|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [bit_reverse.cpp:13]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln19 = store i9 0, i9 %i" [bit_reverse.cpp:19]   --->   Operation 14 'store' 'store_ln19' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc" [bit_reverse.cpp:19]   --->   Operation 15 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [bit_reverse.cpp:19]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.66ns)   --->   "%icmp_ln19 = icmp_eq  i9 %i_1, i9 496" [bit_reverse.cpp:19]   --->   Operation 17 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 496, i64 496, i64 496"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%add_ln19 = add i9 %i_1, i9 1" [bit_reverse.cpp:19]   --->   Operation 19 'add' 'add_ln19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.split, void %for.end" [bit_reverse.cpp:19]   --->   Operation 20 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i9 %i_1" [bit_reverse.cpp:19]   --->   Operation 21 'zext' 'zext_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reversible_idx_addr = getelementptr i10 %reversible_idx, i64 0, i64 %zext_ln19" [bit_reverse.cpp:20]   --->   Operation 22 'getelementptr' 'reversible_idx_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%reversible_idx_load = load i9 %reversible_idx_addr" [bit_reverse.cpp:20]   --->   Operation 23 'load' 'reversible_idx_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 496> <ROM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%reversed_idx_addr = getelementptr i10 %reversed_idx, i64 0, i64 %zext_ln19" [bit_reverse.cpp:21]   --->   Operation 24 'getelementptr' 'reversed_idx_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%reversed_idx_load = load i9 %reversed_idx_addr" [bit_reverse.cpp:21]   --->   Operation 25 'load' 'reversed_idx_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 496> <ROM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln19 = store i9 %add_ln19, i9 %i" [bit_reverse.cpp:19]   --->   Operation 26 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%reversible_idx_load = load i9 %reversible_idx_addr" [bit_reverse.cpp:20]   --->   Operation 27 'load' 'reversible_idx_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 496> <ROM>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%reversed_idx_load = load i9 %reversed_idx_addr" [bit_reverse.cpp:21]   --->   Operation 28 'load' 'reversed_idx_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 496> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i10 %reversible_idx_load" [bit_reverse.cpp:23]   --->   Operation 29 'zext' 'zext_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln23" [bit_reverse.cpp:23]   --->   Operation 30 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%tmp = load i10 %X_R_addr" [bit_reverse.cpp:23]   --->   Operation 31 'load' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i10 %reversed_idx_load" [bit_reverse.cpp:24]   --->   Operation 32 'zext' 'zext_ln24' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%X_R_addr_1 = getelementptr i32 %X_R, i64 0, i64 %zext_ln24" [bit_reverse.cpp:24]   --->   Operation 33 'getelementptr' 'X_R_addr_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr_1" [bit_reverse.cpp:24]   --->   Operation 34 'load' 'X_R_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln23" [bit_reverse.cpp:27]   --->   Operation 35 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%tmp_1 = load i10 %X_I_addr" [bit_reverse.cpp:27]   --->   Operation 36 'load' 'tmp_1' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%X_I_addr_1 = getelementptr i32 %X_I, i64 0, i64 %zext_ln24" [bit_reverse.cpp:28]   --->   Operation 37 'getelementptr' 'X_I_addr_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr_1" [bit_reverse.cpp:28]   --->   Operation 38 'load' 'X_I_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 39 [1/2] (3.25ns)   --->   "%tmp = load i10 %X_R_addr" [bit_reverse.cpp:23]   --->   Operation 39 'load' 'tmp' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr_1" [bit_reverse.cpp:24]   --->   Operation 40 'load' 'X_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln24 = store i32 %X_R_load, i10 %X_R_addr" [bit_reverse.cpp:24]   --->   Operation 41 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%tmp_1 = load i10 %X_I_addr" [bit_reverse.cpp:27]   --->   Operation 42 'load' 'tmp_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr_1" [bit_reverse.cpp:28]   --->   Operation 43 'load' 'X_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %X_I_load, i10 %X_I_addr" [bit_reverse.cpp:28]   --->   Operation 44 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln54 = ret" [bit_reverse.cpp:54]   --->   Operation 50 'ret' 'ret_ln54' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/User/Documents/HLS/LabB/FFT/HLS/1_Subcomponents/1_bit_reverse/hls/solution1/directives.tcl:7]   --->   Operation 45 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [bit_reverse.cpp:16]   --->   Operation 46 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln25 = store i32 %tmp, i10 %X_R_addr_1" [bit_reverse.cpp:25]   --->   Operation 47 'store' 'store_ln25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln29 = store i32 %tmp_1, i10 %X_I_addr_1" [bit_reverse.cpp:29]   --->   Operation 48 'store' 'store_ln29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc" [bit_reverse.cpp:19]   --->   Operation 49 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.41ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', bit_reverse.cpp:19) on local variable 'i' [14]  (0 ns)
	'add' operation ('add_ln19', bit_reverse.cpp:19) [17]  (1.82 ns)
	'store' operation ('store_ln19', bit_reverse.cpp:19) of variable 'add_ln19', bit_reverse.cpp:19 on local variable 'i' [41]  (1.59 ns)

 <State 2>: 6.51ns
The critical path consists of the following:
	'load' operation ('reversible_idx_load', bit_reverse.cpp:20) on array 'reversible_idx' [24]  (3.25 ns)
	'getelementptr' operation ('X_R_addr', bit_reverse.cpp:23) [28]  (0 ns)
	'load' operation ('tmp', bit_reverse.cpp:23) on array 'X_R' [29]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('X_R_load', bit_reverse.cpp:24) on array 'X_R' [32]  (3.25 ns)
	'store' operation ('store_ln24', bit_reverse.cpp:24) of variable 'X_R_load', bit_reverse.cpp:24 on array 'X_R' [33]  (3.25 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln25', bit_reverse.cpp:25) of variable 'tmp', bit_reverse.cpp:23 on array 'X_R' [34]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
