Analysis & Synthesis report for SaleTerminal
Thu Jun 24 13:28:11 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Jun 24 13:28:11 2021           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; SaleTerminal                                ;
; Top-level Entity Name       ; BasketController                            ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; BasketController   ; SaleTerminal       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Jun 24 13:28:02 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SaleTerminal -c SaleTerminal
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pricecalculator.v
    Info (12023): Found entity 1: PriceCalculator File: D:/EE/EE314/Project/QuartusProjectFiles/PriceCalculator.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file bcd_multiplier.v
    Info (12023): Found entity 1: BCD_Multiplier File: D:/EE/EE314/Project/QuartusProjectFiles/BCD_Multiplier.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file basketcontroller.v
    Info (12023): Found entity 1: BasketController File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file encoder16x4.v
    Info (12023): Found entity 1: Encoder16x4 File: D:/EE/EE314/Project/QuartusProjectFiles/Encoder16x4.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file encoder8x3.v
    Info (12023): Found entity 1: encoder8x3 File: D:/EE/EE314/Project/QuartusProjectFiles/encoder8x3.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file buttonmanager.v
    Info (12023): Found entity 1: ButtonManager File: D:/EE/EE314/Project/QuartusProjectFiles/ButtonManager.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file barcodecontroller.v
    Info (12023): Found entity 1: BarcodeController File: D:/EE/EE314/Project/QuartusProjectFiles/BarcodeController.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: VGA_PLL File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v
    Info (12023): Found entity 1: VGA_PLL_0002 File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file segment7.v
    Info (12023): Found entity 1: Segment7 File: D:/EE/EE314/Project/QuartusProjectFiles/Segment7.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file imagerom.v
    Info (12023): Found entity 1: ImageROM File: D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file hvsync_generator.v
    Info (12023): Found entity 1: HVSync_Generator File: D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file barcodeshiftregister.v
    Info (12023): Found entity 1: BarcodeShiftRegister File: D:/EE/EE314/Project/QuartusProjectFiles/BarcodeShiftRegister.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file imagelocator.v
    Info (12023): Found entity 1: ImageLocator File: D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file buttondebouncer.v
    Info (12023): Found entity 1: ButtonDebouncer File: D:/EE/EE314/Project/QuartusProjectFiles/ButtonDebouncer.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file buttonlevelpulseconverter.v
    Info (12023): Found entity 1: ButtonLevelPulseConverter File: D:/EE/EE314/Project/QuartusProjectFiles/ButtonLevelPulseConverter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file buttoncontroller.v
    Info (12023): Found entity 1: ButtonController File: D:/EE/EE314/Project/QuartusProjectFiles/ButtonController.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file switchdebouncer.v
    Info (12023): Found entity 1: SwitchDebouncer File: D:/EE/EE314/Project/QuartusProjectFiles/SwitchDebouncer.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file barcode2productid.v
    Info (12023): Found entity 1: Barcode2ProductID File: D:/EE/EE314/Project/QuartusProjectFiles/Barcode2ProductID.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file direction2productid.v
    Info (12023): Found entity 1: Direction2ProductID File: D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file statemachine.v
    Info (12023): Found entity 1: StateMachine File: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file hovercontroller.v
    Info (12023): Found entity 1: HoverController File: D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file decoder4x16.v
    Info (12023): Found entity 1: Decoder4x16 File: D:/EE/EE314/Project/QuartusProjectFiles/Decoder4x16.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file image_shape_submodule.v
    Info (12023): Found entity 1: Image_Shape_Submodule File: D:/EE/EE314/Project/QuartusProjectFiles/Image_Shape_Submodule.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file pixelcontroller.v
    Info (12023): Found entity 1: PixelController File: D:/EE/EE314/Project/QuartusProjectFiles/PixelController.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file saleterminal.v
    Info (12023): Found entity 1: SaleTerminal File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file led_controller.v
    Info (12023): Found entity 1: LED_Controller File: D:/EE/EE314/Project/QuartusProjectFiles/LED_Controller.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file decoder3x8.v
    Info (12023): Found entity 1: Decoder3x8 File: D:/EE/EE314/Project/QuartusProjectFiles/Decoder3x8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_contoller_tb.v
    Info (12023): Found entity 1: VGA_Contoller_tb File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_Contoller_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file saleterminal_tb.v
    Info (12023): Found entity 1: SaleTerminal_tb File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file displayselectedidseg7.v
    Info (12023): Found entity 1: DisplaySelectedIDSeg7 File: D:/EE/EE314/Project/QuartusProjectFiles/DisplaySelectedIDSeg7.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file binary2bcd_2d.v
    Info (12023): Found entity 1: Binary2BCD_2D File: D:/EE/EE314/Project/QuartusProjectFiles/Binary2BCD_2D.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file barcodehovercontroller.v
    Info (12023): Found entity 1: BarcodeHoverController File: D:/EE/EE314/Project/QuartusProjectFiles/BarcodeHoverController.v Line: 14
Info (12127): Elaborating entity "BasketController" for the top level hierarchy
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(186): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 186
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(187): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 187
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(188): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 188
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(189): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 189
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(190): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 190
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(191): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 191
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(192): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 192
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(193): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 193
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(203): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 203
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(204): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 204
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(205): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 205
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(206): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 206
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(207): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 207
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(208): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 208
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(209): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 209
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(210): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 210
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(220): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 220
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(221): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 221
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(222): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 222
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(223): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 223
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(224): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 224
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(225): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 225
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(226): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 226
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(227): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 227
Warning (10230): Verilog HDL assignment warning at BasketController.v(232): truncated value with size 32 to match size of target (4) File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 232
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(292): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 292
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(302): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 302
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(311): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 311
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(319): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 319
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(326): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 326
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(332): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 332
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(337): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 337
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(341): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 341
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(403): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 403
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(414): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 414
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(424): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 424
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(433): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 433
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(441): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 441
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(448): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 448
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(454): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 454
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(459): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 459
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(518): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 518
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(528): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 528
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(537): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 537
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(545): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 545
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(552): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 552
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(558): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 558
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(563): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 563
Warning (10199): Verilog HDL Case Statement warning at BasketController.v(567): case item expression never matches the case expression File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 567
Error (10110): Verilog HDL error at BasketController.v(113): variable "T_PRICE_REG" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments File: D:/EE/EE314/Project/QuartusProjectFiles/BasketController.v Line: 113
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 49 warnings
    Error: Peak virtual memory: 4775 megabytes
    Error: Processing ended: Thu Jun 24 13:28:11 2021
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.map.smsg.


