Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "E:/Xilinx/projects/MBO-5_3/MBO_5_3_FPGA_proj/MBO53/MBO_53_top_tb_isim_beh.exe" -prj "E:/Xilinx/projects/MBO-5_3/MBO_5_3_FPGA_proj/MBO53/MBO_53_top_tb_beh.prj" "work.MBO_53_top_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Xilinx/projects/MBO-5_3/MBO_5_3_FPGA_proj/MBO53/verilog/adc_imi.v" into library work
Analyzing Verilog file "E:/Xilinx/projects/MBO-5_3/MBO_5_3_FPGA_proj/MBO53/pll_2.v" into library work
Analyzing Verilog file "E:/Xilinx/projects/MBO-5_3/MBO_5_3_FPGA_proj/MBO53/pll.v" into library work
Analyzing Verilog file "E:/Xilinx/projects/MBO-5_3/MBO_5_3_FPGA_proj/MBO53/ipcore_dir/fifo_acp.v" into library work
Analyzing Verilog file "E:/Xilinx/projects/MBO-5_3/MBO_5_3_FPGA_proj/MBO53/verilog/MBO_53_top.v" into library work
Analyzing Verilog file "E:/Xilinx/projects/MBO-5_3/MBO_5_3_FPGA_proj/MBO53/verilog/MBO_53_top_tb.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/Xilinx/projects/MBO-5_3/MBO_5_3_FPGA_proj/MBO53/verilog/MBO_53_top.v" Line 181: Port sck is not connected to this instance
WARNING:HDLCompiler:189 - "E:/Xilinx/projects/MBO-5_3/MBO_5_3_FPGA_proj/MBO53/verilog/MBO_53_top.v" Line 203: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "E:/Xilinx/projects/MBO-5_3/MBO_5_3_FPGA_proj/MBO53/verilog/MBO_53_top.v" Line 216: Size mismatch in connection of port <dout>. Formal port size is 16-bit while actual signal size is 8-bit.
Completed static elaboration
Compiling module IBUFG
Compiling module BUFG
Compiling module dcm_sp_clock_divide_by_2
Compiling module dcm_sp_maximum_period_check(cloc...
Compiling module dcm_sp_maximum_period_check(cloc...
Compiling module dcm_sp_clock_lost
Compiling module DCM_SP(CLKIN_PERIOD=20.0)
Compiling module pll
Compiling module DCM_SP(CLKDV_DIVIDE=4.0,CLKIN_PE...
Compiling module pll_2
Compiling module adc_imi
Compiling module fifo_generator_v9_3_sync_stage(C...
Compiling module fifo_generator_v9_3_bhv_ver_as(C...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_DATA_COUNT...
Compiling module fifo_acp
Compiling module MBO_53_top
Compiling module MBO_53_top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 19 Verilog Units
Built simulation executable E:/Xilinx/projects/MBO-5_3/MBO_5_3_FPGA_proj/MBO53/MBO_53_top_tb_isim_beh.exe
Fuse Memory Usage: 34184 KB
Fuse CPU Usage: 530 ms
