#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.18363
#Hostname: DESKTOP-FPVEJ74
Generated by Fabric Compiler (version 2020.3 build 62942) at Thu May 12 17:45:04 2022
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Executing : get_ports cmos_pclk
Executing : get_ports cmos_pclk successfully.
Executing : create_clock -name coms_pclk [get_ports cmos_pclk] -period 10.000 -waveform {0.000 5.000}
Executing : create_clock -name coms_pclk [get_ports cmos_pclk] -period 10.000 -waveform {0.000 5.000} successfully.
Executing : define_attribute i:u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1 PAP_LOC PLL_82_71
Executing : define_attribute i:u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1 PAP_LOC PLL_82_71 successfully.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 183)] | Port cmos_db[0] has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 190)] | Port cmos_db[1] has been placed at location D18, whose type is share pin.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 197)] | Port cmos_db[2] has been placed at location F14, whose type is share pin.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 211)] | Port cmos_db[4] has been placed at location E17, whose type is share pin.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 218)] | Port cmos_db[5] has been placed at location D17, whose type is share pin.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 225)] | Port cmos_db[6] has been placed at location G14, whose type is share pin.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 232)] | Port cmos_db[7] has been placed at location G13, whose type is share pin.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 240)] | Port cmos_href has been placed at location H14, whose type is share pin.
C: ConstraintEditor-2002: [F:/pds_project/ConvKing/ConvKing.fdc(line number: 71)] | Port uart_rx has been placed at location A12, whose type is share pin.
W: ConstraintEditor-4019: Port 'pad_loop_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pad_loop_in_h' unspecified I/O constraint.
Constraint check end.
Executing : get_pins InsertedJtag/u_GTP_SCANCHAIN:CAPDR
Executing : get_pins InsertedJtag/u_GTP_SCANCHAIN:CAPDR successfully.
Executing : create_clock -name InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred [get_pins InsertedJtag/u_GTP_SCANCHAIN:CAPDR] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred [get_pins InsertedJtag/u_GTP_SCANCHAIN:CAPDR] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins InsertedJtag/u_GTP_SCANCHAIN:TCK_USER
Executing : get_pins InsertedJtag/u_GTP_SCANCHAIN:TCK_USER successfully.
Executing : create_clock -name InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred [get_pins InsertedJtag/u_GTP_SCANCHAIN:TCK_USER] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred [get_pins InsertedJtag/u_GTP_SCANCHAIN:TCK_USER] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -2.307692 -4.615385} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -2.307692 -4.615385} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.461538 -16.923077} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.461538 -16.923077} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[0]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[0]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[1]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[1]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[1]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[1]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[2]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[2]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[2]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[2]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[3]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[3]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[3]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[3]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT3] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add
Executing : create_generated_clock -name sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[4]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[4]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[4]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:DQS_CLK_REGIONAL[4]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[3]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[3]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[3]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[3]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:DQSI_DELAY
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:DQSI_DELAY successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:DQSI_DELAY] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:DQSI_DELAY] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[4]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[4]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[4]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[4]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[5]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[5]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[5]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[5]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[6]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[6]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[6]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[6]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[7]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[7]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[7]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[7]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[10]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[10]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[10]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[10]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[11]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[11]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[11]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[11]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[12]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[12]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[12]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[12]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[27]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[27]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[27]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[27]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:DQSI_DELAY
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:DQSI_DELAY successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:DQSI_DELAY] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:DQSI_DELAY] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[28]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[28]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[28]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[28]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[29]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[29]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[29]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[29]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[32]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[32]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[32]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[32]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[33]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[33]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[33]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[33]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[34]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[34]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[34]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[34]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[35]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[35]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[35]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[35]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[36]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[36]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[36]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[36]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:RCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:RCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[2]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[2]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[2]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[2]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK_DELAY
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK_DELAY successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK_DELAY] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK_DELAY] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[9]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[9]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[9]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[9]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:RCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:RCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[17]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[17]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[17]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[17]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:WCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:WCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[18]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[18]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[18]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[18]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[19]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[19]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[19]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[19]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[20]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[20]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[20]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[20]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[21]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[21]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[21]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[21]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[22]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[22]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[22]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[22]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[23]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[23]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[23]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[23]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[24]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[24]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[24]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[24]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[25]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[25]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[25]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[25]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:RCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:RCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK_DELAY
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK_DELAY successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK_DELAY] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK_DELAY] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[31]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[31]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[31]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[31]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[37]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[37]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[37]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[37]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:RCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:RCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[40]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[40]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[40]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[40]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:WCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:WCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[41]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[41]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[41]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[41]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[42]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[42]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[42]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[42]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[43]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[43]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[43]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[43]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[44]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[44]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[44]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[44]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[45]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[45]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[45]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[45]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[46]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[46]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[46]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[46]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[47]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[47]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[47]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[47]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[48]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[48]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[48]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[48]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[49]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[49]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[49]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[49]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[51]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[51]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[51]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[51]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[52]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[52]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[52]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[52]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:RCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:RCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:RCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[55]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[55]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[55]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[55]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:WCLK
Executing : get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:WCLK successfully.
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred [get_pins u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut:WCLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[56]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[56]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[56]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[56]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[57]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[57]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[57]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[57]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[58]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[58]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[58]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[58]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[59]}
Executing : get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[59]} successfully.
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[59]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} [get_pins {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy:IOL_CLK_SYS[59]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_7 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_7 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_8 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_8 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_9 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_9 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_10 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_10 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_11 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_11 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_12 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_12 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_13 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_13 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_14 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_14 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_15 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_15 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_16 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_16 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_17 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_17 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_18 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_18 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_19 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_19 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_20 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_20 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_21 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_21 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_22 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_22 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_23 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_23 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_24 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_24 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_25 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_25 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_26 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_26 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_27 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_27 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_28 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_28 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_29 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_29 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_30 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_30 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_31 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_31 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_32 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_32 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_33 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_33 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_34 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_34 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_35 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_35 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_36 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_36 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_37 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_37 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_38 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_38 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_39 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_39 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_40 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_40 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_41 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_41 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_42 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_42 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_43 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_43 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_44 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_44 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_45 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_45 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_46 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_46 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_47 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_47 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_48 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_48 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_49 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_49 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_50 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_50 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_51 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_51 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_52 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_52 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_53 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_53 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_54 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_54 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_55 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_55 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_56 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_56 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_57 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_57 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_58 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_58 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_59 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_59 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_60 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_60 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_61 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_61 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_62 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_62 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_63 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_63 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_64 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_64 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_65 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_65 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_7 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_7 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_8 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_8 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_9 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_9 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_10 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_10 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_11 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_11 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_12 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_12 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_13 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_13 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_14 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_14 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_15 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_15 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_16 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_16 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_17 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_17 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_18 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_18 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_19 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_19 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_20 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_20 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_21 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_21 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_22 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_22 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_23 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_23 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_24 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_24 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_25 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_25 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_26 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_26 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_27 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_27 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_28 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_28 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_29 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_29 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_30 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_30 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_31 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_31 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_32 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_32 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_33 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_33 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_34 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_34 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_35 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_35 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_36 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_36 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_37 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_37 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_38 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_38 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_39 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_39 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_40 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_40 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_41 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
Executing : set_clock_groups -name Inferred_clock_group_41 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_42 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_42 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_43 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_43 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_44 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_44 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_45 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_45 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_46 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_46 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_47 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_47 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_48 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_48 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_49 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_49 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_50 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_50 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_51 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_51 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_52 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_52 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_53 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_53 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_54 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_54 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_55 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_55 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_56 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_56 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_57 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_57 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_58 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_58 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_59 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_59 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_60 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_60 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_61 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
Executing : set_clock_groups -name Inferred_clock_group_61 -asynchronous -group u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_62 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_62 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_63 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_63 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_64 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_64 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_65 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_65 -asynchronous -group {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} successfully.
Start pre-mapping.
W: Adm-4019: Unable to further flatten instance 'yolo_inst'. The design is empty.
I: Encoding type of FSM 'state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'state[4:0]_fsm[4:0]':
I: from  sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state[4] sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state[3] sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state[2] sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state[1] sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state[0]
I: to  sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_17 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_16 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_15 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_14 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_13 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_12 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_11 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_10 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_9 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_8 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_7 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_6 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_5 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_4 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_3 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_2 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_1 sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_0
I: 00000 => 000000000000000001
I: 00001 => 000000000000000010
I: 00010 => 000000000000000100
I: 00011 => 000000000000001000
I: 00100 => 000000000000010000
I: 00101 => 000000000000100000
I: 00110 => 000000000001000000
I: 00111 => 000000000010000000
I: 01000 => 000000000100000000
I: 01001 => 000000001000000000
I: 01010 => 000000010000000000
I: 01011 => 000000100000000000
I: 01100 => 000001000000000000
I: 01101 => 000010000000000000
I: 01110 => 000100000000000000
I: 01111 => 001000000000000000
I: 10000 => 010000000000000000
I: 10001 => 100000000000000000
I: Encoding type of FSM 'state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'state[4:0]_fsm[4:0]':
I: from  sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state[4] sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state[3] sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state[2] sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state[1] sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state[0]
I: to  sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_12 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_11 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_10 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_9 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_8 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_7 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_6 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_5 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_4 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_3 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_2 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_1 sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_0
I: 00000 => 0000000000001
I: 00001 => 0000000000010
I: 00010 => 0000000000100
I: 00011 => 0000000001000
I: 00100 => 0000000010000
I: 00101 => 0000000100000
I: 00110 => 0000001000000
I: 00111 => 0000010000000
I: 01000 => 0000100000000
I: 01111 => 0001000000000
I: 10000 => 0010000000000
I: 10001 => 0100000000000
I: 10010 => 1000000000000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_read_m0/state[3] frame_read_write_m0/frame_fifo_read_m0/state[2] frame_read_write_m0/frame_fifo_read_m0/state[1] frame_read_write_m0/frame_fifo_read_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_read_m0/state_6 frame_read_write_m0/frame_fifo_read_m0/state_5 frame_read_write_m0/frame_fifo_read_m0/state_4 frame_read_write_m0/frame_fifo_read_m0/state_3 frame_read_write_m0/frame_fifo_read_m0/state_2 frame_read_write_m0/frame_fifo_read_m0/state_1 frame_read_write_m0/frame_fifo_read_m0/state_0
I: 0000 => 0000001
I: 0001 => 0000010
I: 0010 => 0000100
I: 0011 => 0001000
I: 0100 => 0010000
I: 0101 => 0100000
I: 0110 => 1000000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  frame_read_write_m0/frame_fifo_write_m0/state[3] frame_read_write_m0/frame_fifo_write_m0/state[2] frame_read_write_m0/frame_fifo_write_m0/state[1] frame_read_write_m0/frame_fifo_write_m0/state[0]
I: to  frame_read_write_m0/frame_fifo_write_m0/state_5 frame_read_write_m0/frame_fifo_write_m0/state_4 frame_read_write_m0/frame_fifo_write_m0/state_3 frame_read_write_m0/frame_fifo_write_m0/state_2 frame_read_write_m0/frame_fifo_write_m0/state_1 frame_read_write_m0/frame_fifo_write_m0/state_0
I: 0000 => 000001
I: 0001 => 000010
I: 0010 => 000100
I: 0011 => 001000
I: 0100 => 010000
I: 0101 => 100000
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  i2c_config_m0/state[2] i2c_config_m0/state[1] i2c_config_m0/state[0]
I: to  i2c_config_m0/state_3 i2c_config_m0/state_2 i2c_config_m0/state_1 i2c_config_m0/state_0
I: 000 => 0001
I: 001 => 0010
I: 010 => 0100
I: 011 => 1000
I: Encoding type of FSM 'c_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state[4:0]_fsm[4:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0
I: 00000 => 000001
I: 00001 => 000010
I: 00010 => 000100
I: 00100 => 001000
I: 01000 => 010000
I: 10000 => 100000
I: Encoding type of FSM 'c_state[17:0]_fsm[17:0]' is: onehot.
I: Encoding table of FSM 'c_state[17:0]_fsm[17:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[17] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[16] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[15] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[14] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[13] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[10] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[6] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[5] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0
I: 000000000000000000 => 000000000000000001
I: 000000000000000001 => 000000000000000010
I: 000000000000000010 => 000000000000000100
I: 000000000000000100 => 000000000000001000
I: 000000000000001000 => 000000000000010000
I: 000000000000010000 => 000000000000100000
I: 000000000000100000 => 000000000001000000
I: 000000000001000000 => 000000000010000000
I: 000000000010000000 => 000000000100000000
I: 000000000100000000 => 000000001000000000
I: 000000001000000000 => 000000010000000000
I: 000000010000000000 => 000000100000000000
I: 000000100000000000 => 000001000000000000
I: 000001000000000000 => 000010000000000000
I: 000010000000000000 => 000100000000000000
I: 000100000000000000 => 001000000000000000
I: 001000000000000000 => 010000000000000000
I: 010000000000000000 => 100000000000000000
I: Removed bmsWIDEDFFCPE inst sda_chk that is redundant to c_state_17
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[3] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[2] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_8 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_3 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_2 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[1] u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[0]
I: to  u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_1 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0
I: 00 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'wr_state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'wr_state[2:0]_fsm[2:0]':
I: from  u_aq_axi_master/wr_state[2] u_aq_axi_master/wr_state[1] u_aq_axi_master/wr_state[0]
I: to  u_aq_axi_master/wr_state_6 u_aq_axi_master/wr_state_5 u_aq_axi_master/wr_state_4 u_aq_axi_master/wr_state_3 u_aq_axi_master/wr_state_2 u_aq_axi_master/wr_state_1 u_aq_axi_master/wr_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'rd_state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'rd_state[2:0]_fsm[2:0]':
I: from  u_aq_axi_master/rd_state[2] u_aq_axi_master/rd_state[1] u_aq_axi_master/rd_state[0]
I: to  u_aq_axi_master/rd_state_5 u_aq_axi_master/rd_state_4 u_aq_axi_master/rd_state_3 u_aq_axi_master/rd_state_2 u_aq_axi_master/rd_state_1 u_aq_axi_master/rd_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'current_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'current_state[4:0]_fsm[4:0]':
I: from  u_key_top/current_state[4] u_key_top/current_state[3] u_key_top/current_state[2] u_key_top/current_state[1] u_key_top/current_state[0]
I: to  u_key_top/current_state_4 u_key_top/current_state_3 u_key_top/current_state_2 u_key_top/current_state_1 u_key_top/current_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'uart_current_state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'uart_current_state[2:0]_fsm[2:0]':
I: from  u_uart_decode/uart_current_state[2] u_uart_decode/uart_current_state[1] u_uart_decode/uart_current_state[0]
I: to  u_uart_decode/uart_current_state_2 u_uart_decode/uart_current_state_1 u_uart_decode/uart_current_state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_uart_decode/uart_tx_inst/state[2] u_uart_decode/uart_tx_inst/state[1] u_uart_decode/uart_tx_inst/state[0]
I: to  u_uart_decode/uart_tx_inst/state_3 u_uart_decode/uart_tx_inst/state_2 u_uart_decode/uart_tx_inst/state_1 u_uart_decode/uart_tx_inst/state_0
I: 001 => 0001
I: 010 => 0010
I: 011 => 0100
I: 100 => 1000
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_uart_decode/uart_rx_inst/state[2] u_uart_decode/uart_rx_inst/state[1] u_uart_decode/uart_rx_inst/state[0]
I: to  u_uart_decode/uart_rx_inst/state_4 u_uart_decode/uart_rx_inst/state_3 u_uart_decode/uart_rx_inst/state_2 u_uart_decode/uart_rx_inst/state_1 u_uart_decode/uart_rx_inst/state_0
I: 001 => 00001
I: 010 => 00010
I: 011 => 00100
I: 100 => 01000
I: 101 => 10000
I: Removed bmsWIDEDFFCPE inst match_single_to_16[2] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[3] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[4] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[5] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[6] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[7] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[8] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[9] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[10] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[11] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[12] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[13] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[14] that is redundant to match_single_to_16[1]
I: Removed bmsWIDEDFFCPE inst match_single_to_16[15] that is redundant to match_single_to_16[1]
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  sd_card_weight_inst/pt_read_m0/state[3] sd_card_weight_inst/pt_read_m0/state[2] sd_card_weight_inst/pt_read_m0/state[1] sd_card_weight_inst/pt_read_m0/state[0]
I: to  sd_card_weight_inst/pt_read_m0/state_4 sd_card_weight_inst/pt_read_m0/state_3 sd_card_weight_inst/pt_read_m0/state_2 sd_card_weight_inst/pt_read_m0/state_1 sd_card_weight_inst/pt_read_m0/state_0
I: 0000 => 00001
I: 0001 => 00010
I: 0010 => 00100
I: 0011 => 01000
I: 0100 => 10000
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state[2] sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state[1] sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state[0]
I: to  sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_5 sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_4 sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_3 sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_2 sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_1 sd_card_weight_inst/sd_card_top_m0/spi_master_m0/state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully.
Start mod-gen.
W: Public-4008: Instance 'read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rd_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'byte_controller/bit_controller/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'byte_controller/bit_controller/sta_condition' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_master_top_m0/i2c_read_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_key_0/is_change_o' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_key_1/is_change_o' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/active_x[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_b_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_g_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'color_bar_m0/rgb_r_reg[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_equal_to' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_equal_to_16' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_larger_than' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_larger_than_8h[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/result_larger_than_8l' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[15].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[15].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[0].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[0].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[1].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[1].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[2].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[2].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[3].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[3].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[4].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[4].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[5].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[5].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[6].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[6].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[7].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[7].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[8].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[8].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[9].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[9].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[10].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[10].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[11].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[11].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[12].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[12].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[13].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[13].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[14].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_less_than/sub[14].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_equal_to' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_equal_to_16' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_larger_than' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_larger_than_8h[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/result_larger_than_8l' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[15].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[15].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[0].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[0].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[1].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[1].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[2].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[2].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[3].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[3].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[4].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[4].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[5].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[5].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[6].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[6].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[7].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[7].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[8].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[8].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[9].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[9].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[10].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[10].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[11].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[11].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[12].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[12].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[13].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[13].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[14].I_subtract_16b/subtract_16b_equal_to_zero' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_larger_than/sub[14].I_subtract_16b/subtract_16b_flag' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u0_trig_unit/u_cfg_reg_file/cfg_rdlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u0_trig_unit/test_reg0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Storage_Condition/u_cfg_reg_file/cfg_rdlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Trigger_Condition/u_cfg_reg_file/cfg_rdlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/write_req' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/hblank' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_config_m0/error' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_config_m0/i2c_master_top_m0/error' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/DATA_ff[0][0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/data_pipe[0][0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/data_pipe[1][0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/data_pipe[2][0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/data_pipe[3][0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/data_pipe[4][0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/data_start' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/data_start_d1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/operation_ind' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/ram_wadr[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/ram_wdat0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/ram_wren' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/start_d3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/status[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/trig0_d1[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/trig0_d2[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_rd_addr_gen/status_ff_en[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_rd_addr_gen/counter[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_rd_addr_gen/ram_radr[8:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_rd_addr_gen/rst_conf_d1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_rd_addr_gen/rst_conf_d2' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_rd_addr_gen/status_ff[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/u_cfg_reg_file/bit_cnt[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/u_cfg_reg_file/cfg_rdata' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/u_cfg_reg_file/cfg_rdata' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/u_cfg_reg_file/cfg_rdata' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'dvi_encoder_m0/encg/dout[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'dvi_encoder_m0/encg/dout[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/ax_debounce_m0/button_posedge' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_data_wr_en' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_len_cnt_tmp[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N161 (bmsWIDEMUX).
I: Constant propagation done on sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N135 (bmsWIDEINV).
I: Constant propagation done on sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N174 (bmsREDAND).
I: Constant propagation done on sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N167 (bmsREDAND).
I: Constant propagation done on u_uart_decode/N657 (bmsREDAND).
I: Constant propagation done on u_uart_decode/N633 (bmsWIDEINV).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N16 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N57 (bmsWIDEMUX).
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d0[23:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[23:0]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFCPE inst u_uart_decode/uart_current_state_0 that is redundant to u_key_top/current_state_0
I: Removed bmsWIDEDFFCPE inst InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/signal_dly[0] that is redundant to InsertedDebugger/u_ips_dbc_debug_core/TRIG0_ff[1][0]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_d1[23:0] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[23:0]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_7 is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[0] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[1] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[3] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[4] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[5] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[6] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[7] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[8] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[9] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[10] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[11] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[12] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[13] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[14] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[15] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[1] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[2] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[3] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[4] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[5] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[6] is reduced to constant 0.
W: Register sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1[7] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[4] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[7] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[8] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/rd_burst_len[9] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[4] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[6] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[7] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[8] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[9] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[10] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[11] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[12] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[13] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[14] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[15] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[18] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[19] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[20] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[21] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[22] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d0[23] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[4] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[6] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[7] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[8] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[9] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[10] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[11] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[12] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[13] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[14] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[15] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[18] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[19] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[20] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[21] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[22] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_d1[23] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[4] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[6] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[7] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[8] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[9] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[10] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[11] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[12] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[13] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[14] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[15] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[18] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[19] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[20] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[21] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[22] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_read_m0/read_len_latch[23] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[4] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[7] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[8] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/wr_burst_len[9] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[0] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[1] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[2] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[3] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[4] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[5] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[6] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[7] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[8] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[9] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[10] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[11] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[12] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[13] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[14] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[15] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[18] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[19] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[20] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[21] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[22] is reduced to constant 0.
W: Register frame_read_write_m0/frame_fifo_write_m0/write_len_latch[23] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_q is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_reg is reduced to constant 0.
W: Register dvi_encoder_m0/encg/din_q[0] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/din_q[1] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/din_q[2] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/din_q[3] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/din_q[4] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/din_q[5] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/din_q[6] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/din_q[7] is reduced to constant 0.
W: Register InsertedDebugger/u_ips_dbc_debug_core/TRIG0_ff[0][0] is reduced to constant 0.
W: Register InsertedDebugger/u_ips_dbc_debug_core/TRIG0_ff[1][0] is reduced to constant 0.
W: Register dvi_encoder_m0/encr/din_q[7] is reduced to constant 0.
W: Register sd_card_weight_inst/pt_read_m0/state_3 is reduced to constant 0.
W: Register InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/signal_ff_dly[0] is reduced to constant 0.
W: Register dvi_encoder_m0/encg/q_m_reg[0] is reduced to constant 0.
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/din_q[5] that is redundant to dvi_encoder_m0/encr/din_q[0]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/din_q[6] that is redundant to dvi_encoder_m0/encr/din_q[1]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d0[17] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d0[16]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_d1[17] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_d1[16]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_read_m0/read_len_latch[17] that is redundant to frame_read_write_m0/frame_fifo_read_m0/read_len_latch[16]
I: Removed bmsWIDEDFFCPE inst frame_read_write_m0/frame_fifo_write_m0/write_len_latch[17] that is redundant to frame_read_write_m0/frame_fifo_write_m0/write_len_latch[16]
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/bmp_len_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/file_len[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/n1d[3:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst sd_card_weight_inst/pt_read_m0/state_4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/state_9 that is stuck at constant 0.
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[4] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[5] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[6] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[7] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[8] that is redundant to u_aq_axi_master/reg_rd_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[4] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[5] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[6] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[7] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[8] that is redundant to u_aq_axi_master/reg_wr_len[3]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_wr_len[10] that is redundant to u_aq_axi_master/reg_wr_len[9]
I: Removed bmsWIDEDFFCPE inst u_aq_axi_master/reg_rd_len[10] that is redundant to u_aq_axi_master/reg_rd_len[9]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/q_m_reg[7] that is redundant to dvi_encoder_m0/encg/q_m_reg[1]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/q_m_reg[6] that is redundant to dvi_encoder_m0/encg/q_m_reg[1]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/q_m_reg[2] that is redundant to dvi_encoder_m0/encg/q_m_reg[1]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/q_m_reg[3] that is redundant to dvi_encoder_m0/encg/q_m_reg[1]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/q_m_reg[4] that is redundant to dvi_encoder_m0/encg/q_m_reg[1]
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/q_m_reg[5] that is redundant to dvi_encoder_m0/encg/q_m_reg[1]
Executing : mod-gen successfully.
Start logic-optimization.
W: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/q_m_reg[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/q_m_reg[8] that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/n1q_m[3:0] that is stuck at constant 0.
I: Removed bmsWIDEDFFCPE inst dvi_encoder_m0/encg/dout[9] that is redundant to dvi_encoder_m0/encg/dout[2]
I: Removed bmsWIDEDFFCPE inst dvi_encoder_m0/encg/dout[4] that is redundant to dvi_encoder_m0/encg/dout[2]
I: Removed bmsWIDEDFFCPE inst dvi_encoder_m0/encg/dout[6] that is redundant to dvi_encoder_m0/encg/dout[2]
I: Removed bmsWIDEDFFCPE inst dvi_encoder_m0/encg/dout[5] that is redundant to dvi_encoder_m0/encg/dout[3]
I: Removed bmsWIDEDFFCPE inst dvi_encoder_m0/encg/dout[7] that is redundant to dvi_encoder_m0/encg/dout[3]
W: Removed bmsWIDEDFFCPE inst InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/conf_reg[2:0] that is stuck at constant 0.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/conf_reg[3:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/match_single[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/match_single_to_16[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/match_single_to_16[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedDebugger/u_ips_dbc_debug_core/u0_trig_unit/match_single_to_all' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : logic-optimization successfully.
Start tech-mapping phase 1.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'InsertedJtag/u_ips_jtag_hub/conf_sel[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'video_timing_data_m0/vout_data_r[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/state_code[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/state_code[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/pt_read_m0/state_code[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[46]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cmos_8_16bit_m0/x_cnt[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
I: Removed GTP_DFF_PE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[4] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[3]
I: Removed GTP_DFF_PE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[5] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[3]
I: Removed GTP_DFF_PE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[6] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[3]
I: Removed GTP_DFF_PE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[7] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[3]
I: Removed GTP_DFF inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[4] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]
I: Removed GTP_DFF inst dvi_encoder_m0/encb/n1q_m[0] that is redundant to dvi_encoder_m0/encb/n0q_m[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[1] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[2] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[8] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[9] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[10] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[11] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[12] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[13] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[14] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[15] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[2] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[7] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encg/n0q_m[1] that is redundant to dvi_encoder_m0/encg/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encg/n0q_m[2] that is redundant to dvi_encoder_m0/encg/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/n1d[3] that is redundant to dvi_encoder_m0/encg/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/n1q_m[3] that is redundant to dvi_encoder_m0/encg/n0q_m[0]
I: Removed GTP_DFF_CE inst i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[0] that is redundant to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1
I: Removed GTP_DFF_CE inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[1] that is redundant to u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/n1q_m[0] that is redundant to dvi_encoder_m0/encr/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encb/din_q[5] that is redundant to dvi_encoder_m0/encb/din_q[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/din_q[2] that is redundant to dvi_encoder_m0/encb/din_q[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encb/din_q[6] that is redundant to dvi_encoder_m0/encb/din_q[1]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/din_q[3] that is redundant to dvi_encoder_m0/encb/din_q[1]
I: Removed GTP_DFF inst dvi_encoder_m0/encb/din_q[7] that is redundant to dvi_encoder_m0/encb/din_q[2]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/din_q[4] that is redundant to dvi_encoder_m0/encb/din_q[2]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/din_q[0] that is redundant to dvi_encoder_m0/encb/din_q[3]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/din_q[1] that is redundant to dvi_encoder_m0/encb/din_q[4]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[42] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[41]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[5] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[3]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[6] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[3]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[1] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[2] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[8] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[9] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[10] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[11] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[12] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[13] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[14] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[15] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[4] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[3]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[5] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[3]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[6] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[3]
I: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[7] that is redundant to sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[3]
I: Removed GTP_DFF inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[3] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_wr_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_aq_axi_master/reg_rd_adrs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_read_m0/read_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst frame_read_write_m0/frame_fifo_write_m0/write_cnt[5] that is stuck at constant 0.
W: Removed GTP_DFF inst dvi_encoder_m0/encg/n0q_m[3] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[47] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1] that is stuck at constant 0.
W: Removed GTP_DFF inst dvi_encoder_m0/encg/n0q_m[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/clk_div[0] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully.
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
Start tech-optimization.
Executing : tech-optimization successfully.
Start phys-optimization.
Executing : phys-optimization successfully.
Start restore-hierarchy.
Executing : restore-hierarchy successfully.

Cell Usage:
GTP_CLKBUFG                   5 uses
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF                     100 uses
GTP_DFF_C                   579 uses
GTP_DFF_CE                  811 uses
GTP_DFF_E                    29 uses
GTP_DFF_P                    26 uses
GTP_DFF_PE                   49 uses
GTP_DFF_R                     3 uses
GTP_DLL                       2 uses
GTP_DRM18K                    3 uses
GTP_GRS                       1 use
GTP_INV                      59 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     23 uses
GTP_LUT2                    237 uses
GTP_LUT3                    402 uses
GTP_LUT4                    308 uses
GTP_LUT5                    449 uses
GTP_LUT5CARRY               793 uses
GTP_LUT5M                   127 uses
GTP_MUX2LUT6                 31 uses
GTP_OSERDES                  54 uses
GTP_PLL_E1                    2 uses
GTP_ROM128X1                 41 uses
GTP_ROM256X1                 44 uses
GTP_ROM32X1                  20 uses
GTP_SCANCHAIN_E1              1 use
bmsKEEPBUF                  196 uses

I/O ports: 88
GTP_INBUF                  18 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  18 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 11 uses
GTP_OUTBUFT                36 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 2875 of 17536 (16.39%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 2875
Total Registers: 1597 of 26304 (6.07%)
Total Latches: 0

DRM18K:
Total DRM18K = 3.0 of 48 (6.25%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 91 of 240 (37.92%)


Number of unique control sets : 111
  CLK(nt_sys_clk)                                  : 2
  CLK(sys_clk_g)                                   : 3
  CLK(cmos_pclk_g)                                 : 8
  CLK(video_clk5x)                                 : 38
  CLK(video_clk)                                   : 49
  CLK(axi_clk), CE(u_aq_axi_master.N540)           : 1
  CLK(video_clk), CE(nt_rst_n)                     : 3
  CLK(~sys_clk_g), CE(sd_card_weight_inst.pt_read_m0.N451)     : 8
  CLK(~sys_clk_g), CE(sd_card_weight_inst.pt_read_m0.N475)     : 8
  CLK(debug_drck), CE(InsertedJtag.u_ips_jtag_hub.N156)  : 9
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn)      : 3
  CLK(debug_capt), C(~nt_rst_n)                    : 6
  CLK(~debug_drck), C(~nt_rst_n)                   : 6
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n)    : 11
  CLK(sys_clk_g), C(~ddr_init_done)                : 17
  CLK(cmos_pclk_g), C(~nt_rst_n)                   : 21
  CLK(nt_sys_clk), CP(~InsertedDebugger.u_ips_dbc_debug_core.resetn)       : 21
      CLK(nt_sys_clk), C(~InsertedDebugger.u_ips_dbc_debug_core.resetn)    : 19
      CLK(nt_sys_clk), P(~InsertedDebugger.u_ips_dbc_debug_core.resetn)    : 2
  CLK(cmos_pclk_g), C(frame_read_write_m0.write_fifo_aclr)     : 28
  CLK(video_clk), CP(frame_read_write_m0.read_fifo_aclr)       : 28
      CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr)    : 27
      CLK(video_clk), P(frame_read_write_m0.read_fifo_aclr)    : 1
  CLK(axi_clk), C(~nt_rst_n)                       : 32
  CLK(sys_clk_g), CP(~ddr_init_done)               : 35
      CLK(sys_clk_g), C(~ddr_init_done)            : 28
      CLK(sys_clk_g), P(~ddr_init_done)            : 7
  CLK(axi_clk), C(frame_read_write_m0.read_fifo_aclr)    : 37
  CLK(axi_clk), CP(frame_read_write_m0.write_fifo_aclr)        : 37
      CLK(axi_clk), C(frame_read_write_m0.write_fifo_aclr)     : 36
      CLK(axi_clk), P(frame_read_write_m0.write_fifo_aclr)     : 1
  CLK(~sys_clk_g), CP(~nt_rst_n)                   : 40
      CLK(~sys_clk_g), C(~nt_rst_n)                : 35
      CLK(~sys_clk_g), P(~nt_rst_n)                : 5
  CLK(debug_drck), C(~nt_rst_n)                    : 52
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n)         : 52
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n)      : 46
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n)      : 6
  CLK(video_clk), C(~nt_rst_n)                     : 66
  CLK(sys_clk_g), CP(~nt_rst_n)                    : 113
      CLK(sys_clk_g), C(~nt_rst_n)                 : 109
      CLK(sys_clk_g), P(~nt_rst_n)                 : 4
  CLK(debug_drck), C(~InsertedJtag.sel1), CE(InsertedJtag.update)    : 1
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N507)   : 2
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master._N2)    : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N104)      : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N104)   : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N104)   : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.ddrc_init_done)        : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.ddrc_init_done)     : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.ddrc_init_done)     : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N244)           : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N244)  : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N244)  : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N310)     : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N316)     : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N394)          : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N394)       : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N394)       : 1
  CLK(sys_clk_g), P(~nt_rst_n), CE(u_key_top.N126)       : 3
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_uart_decode.uart_rx_inst.N181)  : 3
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_uart_decode.uart_tx_inst.N163)  : 3
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl.N23)    : 3
  CLK(~sys_clk_g), CP(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N420)        : 3
      CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N420)     : 2
      CLK(~sys_clk_g), P(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N420)     : 1
  CLK(cmos_pclk_g), C(~nt_rst_n), CE(cmos_write_req_gen_m0.N6)       : 4
  CLK(sys_clk_g), CP(~ddr_init_done), CE(i2c_config_m0.N67)          : 4
      CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0.N67)       : 3
      CLK(sys_clk_g), P(~ddr_init_done), CE(i2c_config_m0.N67)       : 1
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_uart_decode.N668)   : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)       : 4
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)    : 3
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)    : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0])  : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403)     : 4
  CLK(debug_capt), C(~nt_rst_n), CE(N170[0])       : 5
  CLK(debug_drck), C(~nt_rst_n), CE(InsertedDebugger.u_ips_dbc_debug_core.u_hub_data_decode.N357)  : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110)       : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3)   : 5
  CLK(axi_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N147)        : 6
      CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N147)     : 5
      CLK(axi_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N147)     : 1
  CLK(axi_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N512)        : 6
      CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N512)     : 5
      CLK(axi_clk), P(~nt_rst_n), CE(u_aq_axi_master.N512)     : 1
  CLK(sys_clk_g), P(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N259)   : 6
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N160)   : 6
  CLK(axi_clk), CP(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N163)         : 7
      CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N163)      : 6
      CLK(axi_clk), P(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N163)      : 1
  CLK(axi_clk), CP(~nt_rst_n), CE(u_aq_axi_master.N460)        : 7
      CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N460)     : 6
      CLK(axi_clk), P(~nt_rst_n), CE(u_aq_axi_master.N460)     : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383)    : 7
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N500)   : 8
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N536)   : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_uart_decode.N661)   : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_uart_decode.uart_rx_inst.N60)   : 8
  CLK(sys_clk_g), C(~nt_rst_n), CE(u_uart_decode.uart_tx_inst.N70)   : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236)      : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358)     : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368)     : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374)     : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos)       : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N359)   : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N362)   : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N290)  : 8
  CLK(~sys_clk_g), P(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N432)  : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N171)   : 8
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N177)   : 8
  CLK(axi_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull)      : 9
  CLK(axi_clk), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty)   : 9
  CLK(nt_sys_clk), C(~InsertedDebugger.u_ips_dbc_debug_core.resetn), CE(InsertedDebugger.u_ips_dbc_debug_core.u_Storage_Condition.N370)      : 9
  CLK(sys_clk_g), CP(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)           : 9
      CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)  : 8
      CLK(sys_clk_g), P(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)  : 1
  CLK(nt_sys_clk), C(~InsertedDebugger.u_ips_dbc_debug_core.resetn), CE(InsertedDebugger.u_ips_dbc_debug_core.u_Storage_Condition.N362)      : 10
  CLK(nt_sys_clk), P(~InsertedDebugger.u_ips_dbc_debug_core.resetn), CE(InsertedDebugger.u_ips_dbc_debug_core.u_Storage_Condition.N378)      : 10
  CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0._N6)     : 10
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N357)   : 10
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N462)  : 10
  CLK(~sys_clk_g), CP(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N230)        : 10
      CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N230)     : 9
      CLK(~sys_clk_g), P(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N230)     : 1
  CLK(cmos_pclk_g), C(frame_read_write_m0.write_fifo_aclr), CE(~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull)      : 11
  CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N149)      : 11
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)           : 11
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)  : 10
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~nt_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)  : 1
  CLK(video_clk), C(frame_read_write_m0.read_fifo_aclr), CE(~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty)   : 11
  CLK(video_clk), C(~nt_rst_n), CE(video_timing_data_m0.color_bar_m0.N231)       : 12
  CLK(debug_drck), C(~InsertedDebugger.u_ips_dbc_debug_core.resetn), CE(InsertedDebugger.u_ips_dbc_debug_core.u_hub_data_decode.N357)  : 14
  CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N211)    : 16
  CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251)   : 16
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355)     : 16
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N418)  : 16
  CLK(~sys_clk_g), CP(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N454)       : 17
      CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N454)    : 16
      CLK(~sys_clk_g), P(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N454)    : 1
  CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N193)    : 18
  CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N177)   : 18
  CLK(sys_clk_g), CP(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)        : 18
      CLK(sys_clk_g), C(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)     : 17
      CLK(sys_clk_g), P(~ddr_init_done), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)     : 1
  CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_read_m0.N182)    : 20
  CLK(axi_clk), C(~nt_rst_n), CE(frame_read_write_m0.frame_fifo_write_m0.N166)   : 20
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N475)   : 21
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N587)   : 21
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master._N14)   : 29
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master._N23)   : 29
  CLK(axi_clk), C(~nt_rst_n), CE(u_aq_axi_master.N444)   : 32
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.ax_debounce_m0.N65)      : 32
  CLK(~sys_clk_g), CP(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N436)        : 32
      CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N436)     : 26
      CLK(~sys_clk_g), P(~nt_rst_n), CE(sd_card_weight_inst.pt_read_m0.N436)     : 6
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N288)   : 32
  CLK(~sys_clk_g), C(~nt_rst_n), CE(sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N270)   : 42
  CLK(video_clk5x), R(dvi_encoder_m0.serdes_4b_10to1_m0.N100[4])     : 3


Number of DFF:CE Signals : 86
  InsertedJtag.update(from GTP_SCANCHAIN_E1:UPDR)  : 1
  u_aq_axi_master.N540(from GTP_LUT2:Z)            : 1
  u_aq_axi_master.N507(from GTP_LUT2:Z)            : 2
  u_aq_axi_master._N2(from GTP_LUT2:Z)             : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N104(from GTP_LUT5:Z)     : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.ddrc_init_done(from GTP_DFF_C:Q)      : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N244(from GTP_LUT2:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N310(from GTP_LUT5:Z)   : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N316(from GTP_LUT5:Z)   : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N394(from GTP_LUT2:Z)   : 2
  nt_rst_n(from GTP_INBUF:O)                       : 3
  sd_card_weight_inst.pt_read_m0.N420(from GTP_LUT5M:Z)  : 3
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl.N23(from GTP_LUT5:Z)  : 3
  u_key_top.N126(from GTP_LUT4:Z)                  : 3
  u_uart_decode.uart_rx_inst.N181(from GTP_LUT2:Z)       : 3
  u_uart_decode.uart_tx_inst.N163(from GTP_LUT2:Z)       : 3
  cmos_write_req_gen_m0.N6(from GTP_LUT2:Z)        : 4
  i2c_config_m0.N67(from GTP_LUT5:Z)               : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77(from GTP_LUT5:Z)      : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0](from GTP_LUT3:Z)      : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403(from GTP_LUT3:Z)   : 4
  u_uart_decode.N668(from GTP_LUT5:Z)              : 4
  N170[0](from GTP_DFF_C:Q)                        : 5
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110(from GTP_LUT5:Z)     : 5
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3(from GTP_LUT4:Z)       : 5
  frame_read_write_m0.frame_fifo_write_m0.N147(from GTP_LUT4:Z)      : 6
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N259(from GTP_LUT5:Z)       : 6
  sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N160(from GTP_LUT2:Z)   : 6
  u_aq_axi_master.N512(from GTP_LUT5:Z)            : 6
  frame_read_write_m0.frame_fifo_read_m0.N163(from GTP_LUT4:Z)       : 7
  u_aq_axi_master.N460(from GTP_LUT5:Z)            : 7
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383(from GTP_LUT5:Z)      : 7
  sd_card_weight_inst.pt_read_m0.N359(from GTP_LUT4:Z)   : 8
  sd_card_weight_inst.pt_read_m0.N362(from GTP_LUT4:Z)   : 8
  sd_card_weight_inst.pt_read_m0.N451(from GTP_LUT4:Z)   : 8
  sd_card_weight_inst.pt_read_m0.N475(from GTP_LUT4:Z)   : 8
  sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N290(from GTP_LUT2:Z)  : 8
  sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N432(from GTP_LUT5:Z)  : 8
  sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N171(from GTP_LUT5:Z)   : 8
  sd_card_weight_inst.sd_card_top_m0.spi_master_m0.N177(from GTP_LUT4:Z)   : 8
  u_aq_axi_master.N500(from GTP_LUT3:Z)            : 8
  u_aq_axi_master.N536(from GTP_LUT5:Z)            : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358(from GTP_LUT4:Z)   : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368(from GTP_LUT5:Z)   : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374(from GTP_LUT5:Z)   : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos(from GTP_LUT2:Z)     : 8
  u_uart_decode.N661(from GTP_LUT4:Z)              : 8
  u_uart_decode.uart_rx_inst.N60(from GTP_LUT2:Z)  : 8
  u_uart_decode.uart_tx_inst.N70(from GTP_LUT2:Z)  : 8
  InsertedDebugger.u_ips_dbc_debug_core.u_Storage_Condition.N370(from GTP_LUT3:Z)      : 9
  InsertedJtag.u_ips_jtag_hub.N156(from GTP_LUT4:Z)      : 9
  i2c_config_m0.i2c_master_top_m0.byte_controller.N163(from GTP_LUT5:Z)    : 9
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)     : 9
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)   : 9
  InsertedDebugger.u_ips_dbc_debug_core.u_Storage_Condition.N362(from GTP_LUT4:Z)      : 10
  InsertedDebugger.u_ips_dbc_debug_core.u_Storage_Condition.N378(from GTP_LUT5:Z)      : 10
  i2c_config_m0._N6(from GTP_LUT2:Z)               : 10
  sd_card_weight_inst.pt_read_m0.N357(from GTP_LUT4:Z)   : 10
  sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N462(from GTP_LUT2:Z)  : 10
  sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N230(from GTP_LUT3:Z)   : 10
  i2c_config_m0.i2c_master_top_m0.byte_controller.N149(from GTP_LUT2:Z)    : 11
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226(from GTP_LUT5:Z)    : 11
  ~frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.rempty(from GTP_INV:Z)    : 11
  ~frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wfull(from GTP_INV:Z)    : 11
  video_timing_data_m0.color_bar_m0.N231(from GTP_LUT5:Z)      : 12
  frame_read_write_m0.frame_fifo_read_m0.N211(from GTP_LUT4:Z)       : 16
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251(from GTP_LUT5:Z)       : 16
  sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N418(from GTP_LUT5:Z)  : 16
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355(from GTP_LUT4:Z)   : 16
  sd_card_weight_inst.sd_card_top_m0.sd_card_cmd_m0.N454(from GTP_LUT2:Z)  : 17
  frame_read_write_m0.frame_fifo_read_m0.N193(from GTP_LUT3:Z)       : 18
  frame_read_write_m0.frame_fifo_write_m0.N177(from GTP_LUT3:Z)      : 18
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276(from GTP_LUT2:Z)       : 18
  InsertedDebugger.u_ips_dbc_debug_core.u_hub_data_decode.N357(from GTP_DFF_C:Q)       : 19
  frame_read_write_m0.frame_fifo_read_m0.N182(from GTP_LUT4:Z)       : 20
  frame_read_write_m0.frame_fifo_write_m0.N166(from GTP_LUT4:Z)      : 20
  u_aq_axi_master.N475(from GTP_LUT3:Z)            : 21
  u_aq_axi_master.N587(from GTP_LUT3:Z)            : 21
  u_aq_axi_master._N14(from GTP_LUT5:Z)            : 29
  u_aq_axi_master._N23(from GTP_LUT5:Z)            : 29
  sd_card_weight_inst.ax_debounce_m0.N65(from GTP_LUT3:Z)      : 32
  sd_card_weight_inst.pt_read_m0.N436(from GTP_LUT5:Z)   : 32
  sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N288(from GTP_LUT2:Z)   : 32
  u_aq_axi_master.N444(from GTP_LUT5:Z)            : 32
  sd_card_weight_inst.sd_card_top_m0.sd_card_sec_read_write_m0.N270(from GTP_LUT5M:Z)  : 42

Number of DFF:CLK Signals : 11
  ~debug_drck(from GTP_INV:Z)                      : 6
  debug_capt(from GTP_SCANCHAIN_E1:CAPDR)          : 11
  video_clk5x(from GTP_CLKBUFG:CLKOUT)             : 41
  nt_sys_clk(from GTP_INBUF:O)                     : 52
  cmos_pclk_g(from GTP_CLKBUFG:CLKOUT)             : 72
  debug_drck(from GTP_SCANCHAIN_E1:TCK_USER)       : 81
  video_clk(from GTP_CLKBUFG:CLKOUT)               : 169
  u_ipsl_hmic_h_top.pll_pclk(from GTP_PLL_E1:CLKOUT1)    : 177
  sys_clk_g(from GTP_CLKBUFG:CLKOUT)               : 279
  ~sys_clk_g(from GTP_INV:Z)                       : 314
  axi_clk(from GTP_PLL_E1:CLKOUT3)                 : 395

Number of DFF:CP Signals : 9
  ~InsertedJtag.sel1(from GTP_INV:Z)               : 1
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn(from GTP_INV:Z)  : 10
  ~ddr_init_done(from GTP_INV:Z)                   : 31
  ~InsertedDebugger.u_ips_dbc_debug_core.resetn(from GTP_INV:Z)      : 64
  frame_read_write_m0.read_fifo_aclr(from GTP_DFF_C:Q)   : 85
  frame_read_write_m0.write_fifo_aclr(from GTP_DFF_C:Q)  : 85
  ~ddr_init_done(from GTP_INV:Z)                   : 95
  ~u_ipsl_hmic_h_top.global_reset_n(from GTP_INV:Z)      : 137
  ~nt_rst_n(from GTP_INV:Z)                        : 957

Number of DFF:RS Signals : 1
  dvi_encoder_m0.serdes_4b_10to1_m0.N100[4](from GTP_DFF_R:Q)  : 3

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND9'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND10'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND11'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[24]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[25]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[26]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[27]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[28]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[29]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[30]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[31]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[32]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[33]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[34]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[35]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[36]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[37]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[38]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[39]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[40]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[41]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[42]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[43]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[44]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[45]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[46]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[47]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[48]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[49]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[50]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[51]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[52]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[53]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[54]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[55]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[56]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[57]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[58]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[59]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[60]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[61]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[62]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[63]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[24]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[25]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[26]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[27]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[28]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[29]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[30]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[31]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[32]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[33]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[34]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[35]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[36]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[37]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[38]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[39]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[40]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[41]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[42]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[43]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[44]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[45]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[46]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[47]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[48]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[49]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[50]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[51]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[52]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[53]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[54]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[55]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[56]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[57]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[58]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[59]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[60]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[61]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[62]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[63]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14[2]'.
Saving design to top_syn.vm
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_P1735_KEYS' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_nsa[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/address_win[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/conf_reg[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/counter_win_p[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/stor_en_nsa_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trig_condition' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trig_mask_nsa' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trig_mask_win' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trig_mask_win_p' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trigger_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_Storage_Condition/trigger_nsa_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_d1[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_id_ini[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rden[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_reg_rb[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_rst' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_ini' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_ini_d1' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[0]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[1]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[2]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[3]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[4]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[5]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[6]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[7]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[8]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[9]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[10]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[11]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[12]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[13]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[14]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[15]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[16]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[17]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[18]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_int[19]' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_sel_rb' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/conf_tdi_s' is overwritten by new value.
W: Adm-4021: The attribute 'PAP_PRESERVE' of object 'InsertedDebugger/u_ips_dbc_debug_core/u_hub_data_decode/start' is overwritten by new value.
W: Public-4008: Instance 'frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'cmos_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_xclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_t' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'sd_dclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'sd_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'sd_ncs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_db[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_button[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_button[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sd_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'weight_ctrl_button' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared               645           2  {sys_clk}
 coms_pclk                10.000       {0 5}          Declared                74           0  {cmos_pclk}
 InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred
                          1000.000     {0 500}        Declared                11           0  {InsertedJtag/u_GTP_SCANCHAIN/CAPDR}
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                          1000.000     {0 500}        Declared                87           0  {InsertedJtag/u_GTP_SCANCHAIN/TCK_USER}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          15.384       {0 7.692}      Generated (sys_clk)    170           0  {video_pll_m0/u_pll_e1/CLKOUT0}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          3.076        {0 1.538}      Generated (sys_clk)     57           0  {video_pll_m0/u_pll_e1/CLKOUT1}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    392           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    179           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred
 Inferred_clock_group_0        asynchronous               InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
 Inferred_clock_group_1        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_64       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_65       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     133.458 MHz         20.000          7.493         12.507
 coms_pclk                  100.000 MHz     287.936 MHz         10.000          3.473          6.527
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                              1.000 MHz     398.089 MHz       1000.000          2.512        498.744
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                             65.003 MHz     194.553 MHz         15.384          5.140         10.244
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                            325.098 MHz     495.050 MHz          3.076          2.020          1.056
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     182.349 MHz         10.000          5.484          4.516
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     156.838 MHz         20.000          6.376         13.624
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz     791.139 MHz          2.500          1.264          1.236
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.507       0.000              0           1044
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     15.051       0.000              0              1
 coms_pclk              coms_pclk                    6.527       0.000              0            109
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    5.751       0.000              0             10
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                        InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                                                   498.744       0.000              0             86
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    10.244       0.000              0            193
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -2.436     -47.792             26             26
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     1.056       0.000              0             60
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -1.236     -32.040             28             28
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     4.516       0.000              0            861
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    12.219       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.911      -8.471             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    13.624       0.000              0            349
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.300       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.236       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     5.195       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.654       0.000              0           1044
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      4.786       0.000              0              1
 coms_pclk              coms_pclk                    0.654       0.000              0            109
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    3.841       0.000              0             10
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                        InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                                                     0.725       0.000              0             86
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.654       0.000              0            193
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.533       0.000              0             26
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.878       0.000              0             60
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.726       0.000              0             28
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.617       0.000              0            861
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.733     -37.938             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.475       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.654       0.000              0            349
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     3.274       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.045       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    -1.829     -15.239              9              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     14.978       0.000              0            126
 sys_clk                sys_clk                     18.480       0.000              0             50
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.904       0.000              0             41
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.996     -69.895             40             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.029       0.000              0             88
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    18.088       0.000              0            147
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      4.864       0.000              0            126
 sys_clk                sys_clk                      1.412       0.000              0             50
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.671       0.000              0             41
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     1.375       0.000              0             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.484       0.000              0             88
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     1.159       0.000              0            147
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.279       0.000              0            645
 coms_pclk                                           4.001       0.000              0             74
 InsertedJtag/u_GTP_SCANCHAIN/CAPDR_Inferred       499.380       0.000              0             11
 InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
                                                   499.380       0.000              0             87
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     6.794       0.000              0            170
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.021       0.000              0             57
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                                                   498.293       0.000              0              1
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.750       0.000              0            392
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.750       0.000              0            179
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                                                   498.483       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_uart_decode/uart_rx_inst/cycle_cnt[12]/CLK (GTP_DFF_C)
Endpoint    : u_uart_decode/uart_rx_inst/cycle_cnt[15]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[12]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_uart_decode/uart_rx_inst/cycle_cnt[12]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         u_uart_decode/uart_rx_inst/cycle_cnt [12]
                                                                                   u_uart_decode/uart_rx_inst/N146_14/I0 (GTP_LUT4)
                                   td                    0.261       4.793 f       u_uart_decode/uart_rx_inst/N146_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       5.163         u_uart_decode/uart_rx_inst/_N6380
                                                                                   u_uart_decode/uart_rx_inst/N146_17/I0 (GTP_LUT5)
                                   td                    0.206       5.369 f       u_uart_decode/uart_rx_inst/N146_17/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       5.922         u_uart_decode/uart_rx_inst/_N5408
                                                                                   u_uart_decode/uart_rx_inst/N146_22/I1 (GTP_LUT2)
                                   td                    0.174       6.096 f       u_uart_decode/uart_rx_inst/N146_22/Z (GTP_LUT2)
                                   net (fanout=9)        0.594       6.690         u_uart_decode/uart_rx_inst/N146
                                                                                   u_uart_decode/uart_rx_inst/N28_8/I3 (GTP_LUT4)
                                   td                    0.174       6.864 f       u_uart_decode/uart_rx_inst/N28_8/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       7.398         u_uart_decode/uart_rx_inst/N28
                                                                                   u_uart_decode/uart_rx_inst/N52_4[0]/I4 (GTP_LUT5)
                                   td                    0.174       7.572 f       u_uart_decode/uart_rx_inst/N52_4[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.942         u_uart_decode/uart_rx_inst/_N3059
                                                                                   u_uart_decode/uart_rx_inst/N52_6[0]/ID (GTP_LUT5M)
                                   td                    0.235       8.177 f       u_uart_decode/uart_rx_inst/N52_6[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       8.547         u_uart_decode/uart_rx_inst/next_state [0]
                                                                                   u_uart_decode/uart_rx_inst/N58.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.228       8.775 f       u_uart_decode/uart_rx_inst/N58.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.775         u_uart_decode/uart_rx_inst/u_uart_decode/uart_rx_inst/N58.co [0]
                                                                                   u_uart_decode/uart_rx_inst/N58.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.991 f       u_uart_decode/uart_rx_inst/N58.eq_1/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.482       9.473         u_uart_decode/uart_rx_inst/N58
                                                                                   u_uart_decode/uart_rx_inst/N109/I2 (GTP_LUT3)
                                   td                    0.174       9.647 f       u_uart_decode/uart_rx_inst/N109/Z (GTP_LUT3)
                                   net (fanout=16)       0.653      10.300         u_uart_decode/uart_rx_inst/N109
                                                                                   u_uart_decode/uart_rx_inst/N112_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228      10.528 f       u_uart_decode/uart_rx_inst/N112_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.528         u_uart_decode/uart_rx_inst/_N1564
                                                                                   u_uart_decode/uart_rx_inst/N112_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.560 r       u_uart_decode/uart_rx_inst/N112_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.560         u_uart_decode/uart_rx_inst/_N1565
                                                                                   u_uart_decode/uart_rx_inst/N112_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.592 r       u_uart_decode/uart_rx_inst/N112_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.592         u_uart_decode/uart_rx_inst/_N1566
                                                                                   u_uart_decode/uart_rx_inst/N112_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.624 r       u_uart_decode/uart_rx_inst/N112_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.624         u_uart_decode/uart_rx_inst/_N1567
                                                                                   u_uart_decode/uart_rx_inst/N112_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.656 r       u_uart_decode/uart_rx_inst/N112_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.656         u_uart_decode/uart_rx_inst/_N1568
                                                                                   u_uart_decode/uart_rx_inst/N112_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.688 r       u_uart_decode/uart_rx_inst/N112_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.688         u_uart_decode/uart_rx_inst/_N1569
                                                                                   u_uart_decode/uart_rx_inst/N112_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.720 r       u_uart_decode/uart_rx_inst/N112_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.720         u_uart_decode/uart_rx_inst/_N1570
                                                                                   u_uart_decode/uart_rx_inst/N112_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.752 r       u_uart_decode/uart_rx_inst/N112_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.752         u_uart_decode/uart_rx_inst/_N1571
                                                                                   u_uart_decode/uart_rx_inst/N112_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.784 r       u_uart_decode/uart_rx_inst/N112_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.784         u_uart_decode/uart_rx_inst/_N1572
                                                                                   u_uart_decode/uart_rx_inst/N112_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.816 r       u_uart_decode/uart_rx_inst/N112_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.816         u_uart_decode/uart_rx_inst/_N1573
                                                                                   u_uart_decode/uart_rx_inst/N112_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.848 r       u_uart_decode/uart_rx_inst/N112_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.848         u_uart_decode/uart_rx_inst/_N1574
                                                                                   u_uart_decode/uart_rx_inst/N112_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.880 r       u_uart_decode/uart_rx_inst/N112_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.880         u_uart_decode/uart_rx_inst/_N1575
                                                                                   u_uart_decode/uart_rx_inst/N112_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.912 r       u_uart_decode/uart_rx_inst/N112_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.912         u_uart_decode/uart_rx_inst/_N1576
                                                                                   u_uart_decode/uart_rx_inst/N112_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.944 r       u_uart_decode/uart_rx_inst/N112_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.944         u_uart_decode/uart_rx_inst/_N1577
                                                                                   u_uart_decode/uart_rx_inst/N112_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.976 r       u_uart_decode/uart_rx_inst/N112_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.976         u_uart_decode/uart_rx_inst/_N1578
                                                                                   u_uart_decode/uart_rx_inst/N112_16/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.192 f       u_uart_decode/uart_rx_inst/N112_16/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.192         u_uart_decode/uart_rx_inst/N184 [15]
                                                                           f       u_uart_decode/uart_rx_inst/cycle_cnt[15]/D (GTP_DFF_C)

 Data arrival time                                                  11.192         Logic Levels: 25 
                                                                                   Logic: 3.059ns(41.193%), Route: 4.367ns(58.807%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751      23.766         sys_clk_g        
                                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[15]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                             -0.017      23.699                          

 Data required time                                                 23.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.699                          
 Data arrival time                                                 -11.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/uart_rx_inst/cycle_cnt[12]/CLK (GTP_DFF_C)
Endpoint    : u_uart_decode/uart_rx_inst/cycle_cnt[14]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[12]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_uart_decode/uart_rx_inst/cycle_cnt[12]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         u_uart_decode/uart_rx_inst/cycle_cnt [12]
                                                                                   u_uart_decode/uart_rx_inst/N146_14/I0 (GTP_LUT4)
                                   td                    0.261       4.793 f       u_uart_decode/uart_rx_inst/N146_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       5.163         u_uart_decode/uart_rx_inst/_N6380
                                                                                   u_uart_decode/uart_rx_inst/N146_17/I0 (GTP_LUT5)
                                   td                    0.206       5.369 f       u_uart_decode/uart_rx_inst/N146_17/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       5.922         u_uart_decode/uart_rx_inst/_N5408
                                                                                   u_uart_decode/uart_rx_inst/N146_22/I1 (GTP_LUT2)
                                   td                    0.174       6.096 f       u_uart_decode/uart_rx_inst/N146_22/Z (GTP_LUT2)
                                   net (fanout=9)        0.594       6.690         u_uart_decode/uart_rx_inst/N146
                                                                                   u_uart_decode/uart_rx_inst/N28_8/I3 (GTP_LUT4)
                                   td                    0.174       6.864 f       u_uart_decode/uart_rx_inst/N28_8/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       7.398         u_uart_decode/uart_rx_inst/N28
                                                                                   u_uart_decode/uart_rx_inst/N52_4[0]/I4 (GTP_LUT5)
                                   td                    0.174       7.572 f       u_uart_decode/uart_rx_inst/N52_4[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.942         u_uart_decode/uart_rx_inst/_N3059
                                                                                   u_uart_decode/uart_rx_inst/N52_6[0]/ID (GTP_LUT5M)
                                   td                    0.235       8.177 f       u_uart_decode/uart_rx_inst/N52_6[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       8.547         u_uart_decode/uart_rx_inst/next_state [0]
                                                                                   u_uart_decode/uart_rx_inst/N58.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.228       8.775 f       u_uart_decode/uart_rx_inst/N58.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.775         u_uart_decode/uart_rx_inst/u_uart_decode/uart_rx_inst/N58.co [0]
                                                                                   u_uart_decode/uart_rx_inst/N58.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.991 f       u_uart_decode/uart_rx_inst/N58.eq_1/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.482       9.473         u_uart_decode/uart_rx_inst/N58
                                                                                   u_uart_decode/uart_rx_inst/N109/I2 (GTP_LUT3)
                                   td                    0.174       9.647 f       u_uart_decode/uart_rx_inst/N109/Z (GTP_LUT3)
                                   net (fanout=16)       0.653      10.300         u_uart_decode/uart_rx_inst/N109
                                                                                   u_uart_decode/uart_rx_inst/N112_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228      10.528 f       u_uart_decode/uart_rx_inst/N112_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.528         u_uart_decode/uart_rx_inst/_N1564
                                                                                   u_uart_decode/uart_rx_inst/N112_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.560 r       u_uart_decode/uart_rx_inst/N112_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.560         u_uart_decode/uart_rx_inst/_N1565
                                                                                   u_uart_decode/uart_rx_inst/N112_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.592 r       u_uart_decode/uart_rx_inst/N112_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.592         u_uart_decode/uart_rx_inst/_N1566
                                                                                   u_uart_decode/uart_rx_inst/N112_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.624 r       u_uart_decode/uart_rx_inst/N112_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.624         u_uart_decode/uart_rx_inst/_N1567
                                                                                   u_uart_decode/uart_rx_inst/N112_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.656 r       u_uart_decode/uart_rx_inst/N112_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.656         u_uart_decode/uart_rx_inst/_N1568
                                                                                   u_uart_decode/uart_rx_inst/N112_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.688 r       u_uart_decode/uart_rx_inst/N112_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.688         u_uart_decode/uart_rx_inst/_N1569
                                                                                   u_uart_decode/uart_rx_inst/N112_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.720 r       u_uart_decode/uart_rx_inst/N112_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.720         u_uart_decode/uart_rx_inst/_N1570
                                                                                   u_uart_decode/uart_rx_inst/N112_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.752 r       u_uart_decode/uart_rx_inst/N112_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.752         u_uart_decode/uart_rx_inst/_N1571
                                                                                   u_uart_decode/uart_rx_inst/N112_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.784 r       u_uart_decode/uart_rx_inst/N112_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.784         u_uart_decode/uart_rx_inst/_N1572
                                                                                   u_uart_decode/uart_rx_inst/N112_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.816 r       u_uart_decode/uart_rx_inst/N112_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.816         u_uart_decode/uart_rx_inst/_N1573
                                                                                   u_uart_decode/uart_rx_inst/N112_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.848 r       u_uart_decode/uart_rx_inst/N112_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.848         u_uart_decode/uart_rx_inst/_N1574
                                                                                   u_uart_decode/uart_rx_inst/N112_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.880 r       u_uart_decode/uart_rx_inst/N112_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.880         u_uart_decode/uart_rx_inst/_N1575
                                                                                   u_uart_decode/uart_rx_inst/N112_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.912 r       u_uart_decode/uart_rx_inst/N112_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.912         u_uart_decode/uart_rx_inst/_N1576
                                                                                   u_uart_decode/uart_rx_inst/N112_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.944 r       u_uart_decode/uart_rx_inst/N112_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.944         u_uart_decode/uart_rx_inst/_N1577
                                                                                   u_uart_decode/uart_rx_inst/N112_15/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.160 f       u_uart_decode/uart_rx_inst/N112_15/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.160         u_uart_decode/uart_rx_inst/N184 [14]
                                                                           f       u_uart_decode/uart_rx_inst/cycle_cnt[14]/D (GTP_DFF_C)

 Data arrival time                                                  11.160         Logic Levels: 24 
                                                                                   Logic: 3.027ns(40.939%), Route: 4.367ns(59.061%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751      23.766         sys_clk_g        
                                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[14]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                             -0.017      23.699                          

 Data required time                                                 23.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.699                          
 Data arrival time                                                 -11.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.539                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/uart_rx_inst/cycle_cnt[12]/CLK (GTP_DFF_C)
Endpoint    : u_uart_decode/uart_rx_inst/cycle_cnt[13]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[12]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_uart_decode/uart_rx_inst/cycle_cnt[12]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         u_uart_decode/uart_rx_inst/cycle_cnt [12]
                                                                                   u_uart_decode/uart_rx_inst/N146_14/I0 (GTP_LUT4)
                                   td                    0.261       4.793 f       u_uart_decode/uart_rx_inst/N146_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       5.163         u_uart_decode/uart_rx_inst/_N6380
                                                                                   u_uart_decode/uart_rx_inst/N146_17/I0 (GTP_LUT5)
                                   td                    0.206       5.369 f       u_uart_decode/uart_rx_inst/N146_17/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       5.922         u_uart_decode/uart_rx_inst/_N5408
                                                                                   u_uart_decode/uart_rx_inst/N146_22/I1 (GTP_LUT2)
                                   td                    0.174       6.096 f       u_uart_decode/uart_rx_inst/N146_22/Z (GTP_LUT2)
                                   net (fanout=9)        0.594       6.690         u_uart_decode/uart_rx_inst/N146
                                                                                   u_uart_decode/uart_rx_inst/N28_8/I3 (GTP_LUT4)
                                   td                    0.174       6.864 f       u_uart_decode/uart_rx_inst/N28_8/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       7.398         u_uart_decode/uart_rx_inst/N28
                                                                                   u_uart_decode/uart_rx_inst/N52_4[0]/I4 (GTP_LUT5)
                                   td                    0.174       7.572 f       u_uart_decode/uart_rx_inst/N52_4[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.942         u_uart_decode/uart_rx_inst/_N3059
                                                                                   u_uart_decode/uart_rx_inst/N52_6[0]/ID (GTP_LUT5M)
                                   td                    0.235       8.177 f       u_uart_decode/uart_rx_inst/N52_6[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       8.547         u_uart_decode/uart_rx_inst/next_state [0]
                                                                                   u_uart_decode/uart_rx_inst/N58.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.228       8.775 f       u_uart_decode/uart_rx_inst/N58.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.775         u_uart_decode/uart_rx_inst/u_uart_decode/uart_rx_inst/N58.co [0]
                                                                                   u_uart_decode/uart_rx_inst/N58.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.991 f       u_uart_decode/uart_rx_inst/N58.eq_1/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.482       9.473         u_uart_decode/uart_rx_inst/N58
                                                                                   u_uart_decode/uart_rx_inst/N109/I2 (GTP_LUT3)
                                   td                    0.174       9.647 f       u_uart_decode/uart_rx_inst/N109/Z (GTP_LUT3)
                                   net (fanout=16)       0.653      10.300         u_uart_decode/uart_rx_inst/N109
                                                                                   u_uart_decode/uart_rx_inst/N112_1/I1 (GTP_LUT5CARRY)
                                   td                    0.228      10.528 f       u_uart_decode/uart_rx_inst/N112_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.528         u_uart_decode/uart_rx_inst/_N1564
                                                                                   u_uart_decode/uart_rx_inst/N112_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.560 r       u_uart_decode/uart_rx_inst/N112_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.560         u_uart_decode/uart_rx_inst/_N1565
                                                                                   u_uart_decode/uart_rx_inst/N112_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.592 r       u_uart_decode/uart_rx_inst/N112_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.592         u_uart_decode/uart_rx_inst/_N1566
                                                                                   u_uart_decode/uart_rx_inst/N112_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.624 r       u_uart_decode/uart_rx_inst/N112_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.624         u_uart_decode/uart_rx_inst/_N1567
                                                                                   u_uart_decode/uart_rx_inst/N112_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.656 r       u_uart_decode/uart_rx_inst/N112_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.656         u_uart_decode/uart_rx_inst/_N1568
                                                                                   u_uart_decode/uart_rx_inst/N112_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.688 r       u_uart_decode/uart_rx_inst/N112_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.688         u_uart_decode/uart_rx_inst/_N1569
                                                                                   u_uart_decode/uart_rx_inst/N112_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.720 r       u_uart_decode/uart_rx_inst/N112_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.720         u_uart_decode/uart_rx_inst/_N1570
                                                                                   u_uart_decode/uart_rx_inst/N112_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.752 r       u_uart_decode/uart_rx_inst/N112_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.752         u_uart_decode/uart_rx_inst/_N1571
                                                                                   u_uart_decode/uart_rx_inst/N112_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.784 r       u_uart_decode/uart_rx_inst/N112_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.784         u_uart_decode/uart_rx_inst/_N1572
                                                                                   u_uart_decode/uart_rx_inst/N112_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.816 r       u_uart_decode/uart_rx_inst/N112_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.816         u_uart_decode/uart_rx_inst/_N1573
                                                                                   u_uart_decode/uart_rx_inst/N112_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.848 r       u_uart_decode/uart_rx_inst/N112_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.848         u_uart_decode/uart_rx_inst/_N1574
                                                                                   u_uart_decode/uart_rx_inst/N112_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.880 r       u_uart_decode/uart_rx_inst/N112_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.880         u_uart_decode/uart_rx_inst/_N1575
                                                                                   u_uart_decode/uart_rx_inst/N112_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      10.912 r       u_uart_decode/uart_rx_inst/N112_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.912         u_uart_decode/uart_rx_inst/_N1576
                                                                                   u_uart_decode/uart_rx_inst/N112_14/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.128 f       u_uart_decode/uart_rx_inst/N112_14/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.128         u_uart_decode/uart_rx_inst/N184 [13]
                                                                           f       u_uart_decode/uart_rx_inst/cycle_cnt[13]/D (GTP_DFF_C)

 Data arrival time                                                  11.128         Logic Levels: 23 
                                                                                   Logic: 2.995ns(40.682%), Route: 4.367ns(59.318%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751      23.766         sys_clk_g        
                                                                           r       u_uart_decode/uart_rx_inst/cycle_cnt[13]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                             -0.017      23.699                          

 Data required time                                                 23.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.699                          
 Data arrival time                                                 -11.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.571                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/tx_data[2]/CLK (GTP_DFF_CE)
Endpoint    : u_uart_decode/uart_tx_inst/tx_data_latch[2]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_decode/tx_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_uart_decode/tx_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_uart_decode/tx_data [2]
                                                                           f       u_uart_decode/uart_tx_inst/tx_data_latch[2]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_decode/uart_tx_inst/tx_data_latch[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_decode/tx_data[3]/CLK (GTP_DFF_CE)
Endpoint    : u_uart_decode/uart_tx_inst/tx_data_latch[3]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_decode/tx_data[3]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_uart_decode/tx_data[3]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_uart_decode/tx_data [3]
                                                                           f       u_uart_decode/uart_tx_inst/tx_data_latch[3]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       u_uart_decode/uart_tx_inst/tx_data_latch[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedDebugger/u_ips_dbc_debug_core/rstn_i_d1/CLK (GTP_DFF)
Endpoint    : InsertedDebugger/u_ips_dbc_debug_core/resetn/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/rstn_i_d1/CLK (GTP_DFF)

                                   tco                   0.317       4.083 f       InsertedDebugger/u_ips_dbc_debug_core/rstn_i_d1/Q (GTP_DFF)
                                   net (fanout=1)        0.370       4.453         InsertedDebugger/u_ips_dbc_debug_core/rstn_i_d1
                                                                           f       InsertedDebugger/u_ips_dbc_debug_core/resetn/D (GTP_DFF)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_write_req/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        1.144       8.469         ddr_init_done    
                                                                                   i2c_config_m0/i2c_write_req_ce_mux[0]/I4 (GTP_LUT5)
                                   td                    0.164       8.633 r       i2c_config_m0/i2c_write_req_ce_mux[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.633         i2c_config_m0/_N6292
                                                                           r       i2c_config_m0/i2c_write_req/D (GTP_DFF)

 Data arrival time                                                   8.633         Logic Levels: 1  
                                                                                   Logic: 0.489ns(29.945%), Route: 1.144ns(70.055%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751      23.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_write_req/CLK (GTP_DFF)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                             -0.032      23.684                          

 Data required time                                                 23.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.684                          
 Data arrival time                                                  -8.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.051                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_write_req/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        1.144       8.461         ddr_init_done    
                                                                                   i2c_config_m0/i2c_write_req_ce_mux[0]/I4 (GTP_LUT5)
                                   td                    0.164       8.625 r       i2c_config_m0/i2c_write_req_ce_mux[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.625         i2c_config_m0/_N6292
                                                                           r       i2c_config_m0/i2c_write_req/D (GTP_DFF)

 Data arrival time                                                   8.625         Logic Levels: 1  
                                                                                   Logic: 0.481ns(29.600%), Route: 1.144ns(70.400%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_write_req/CLK (GTP_DFF)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Hold time                                               0.023       3.839                          

 Data required time                                                  3.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.839                          
 Data arrival time                                                  -8.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.786                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534       4.625         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.275       4.900 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.900         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1160
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.932 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.932         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1161
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.964 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.964         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1162
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.996 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.996         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1163
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.028 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.028         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1164
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.060 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.060         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1165
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.092 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.092         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1166
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.124 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.124         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1167
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.340 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       5.851         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.174       6.025 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       6.395         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.228       6.623 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       6.993         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/I4 (GTP_LUT5)
                                   td                    0.164       7.157 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.157         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   7.157         Logic Levels: 12 
                                                                                   Logic: 1.606ns(47.361%), Route: 1.785ns(52.639%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.032      13.684                          

 Data required time                                                 13.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.684                          
 Data arrival time                                                  -7.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.527                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534       4.625         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.275       4.900 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.900         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1160
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.932 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.932         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1161
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.964 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.964         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1162
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.996 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.996         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1163
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.028 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.028         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1164
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.060 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.060         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1165
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.092 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.092         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1166
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.124 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.124         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1167
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.340 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       5.851         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N7_9/I0 (GTP_LUT5)
                                   td                    0.239       6.090 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N7_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.090         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wgnext [9]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/D (GTP_DFF_C)

 Data arrival time                                                   6.090         Logic Levels: 10 
                                                                                   Logic: 1.279ns(55.034%), Route: 1.045ns(44.966%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.017      13.699                          

 Data required time                                                 13.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.699                          
 Data arrival time                                                  -6.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.609                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.534       4.625         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.275       4.900 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.900         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1160
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.932 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.932         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1161
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.964 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.964         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1162
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.996 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.996         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1163
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.028 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.028         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1164
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.060 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.060         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1165
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.092 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.092         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1166
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.124 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.124         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1167
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.156 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.156         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1168
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.372 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_11/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       5.883         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[10]/I2 (GTP_LUT3)
                                   td                    0.164       6.047 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[10]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       6.047         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [10]
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/D (GTP_DFF_C)

 Data arrival time                                                   6.047         Logic Levels: 11 
                                                                                   Logic: 1.236ns(54.187%), Route: 1.045ns(45.813%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.032      13.684                          

 Data required time                                                 13.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.684                          
 Data arrival time                                                  -6.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.637                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [5]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [8]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [4]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/write_req_ack/CLK (GTP_DFF_C)
Endpoint    : cmos_write_req_gen_m0/write_req/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       7.769         cmos_write_req_ack
                                                                                   cmos_write_req_gen_m0/write_req_ce_mux[0]/I3 (GTP_LUT4)
                                   td                    0.164       7.933 r       cmos_write_req_gen_m0/write_req_ce_mux[0]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       7.933         cmos_write_req_gen_m0/_N6276
                                                                           r       cmos_write_req_gen_m0/write_req/D (GTP_DFF_C)

 Data arrival time                                                   7.933         Logic Levels: 1  
                                                                                   Logic: 0.489ns(52.581%), Route: 0.441ns(47.419%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/write_req/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.032      13.684                          

 Data required time                                                 13.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.684                          
 Data arrival time                                                  -7.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.751                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.698         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [0]
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.032      13.684                          

 Data required time                                                 13.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.684                          
 Data arrival time                                                  -7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.986                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.698         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [1]
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Setup time                                             -0.032      13.684                          

 Data required time                                                 13.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.684                          
 Data arrival time                                                  -7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.986                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.690         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [4]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/D (GTP_DFF_C)

 Data arrival time                                                   7.690         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Hold time                                               0.033       3.849                          

 Data required time                                                  3.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.849                          
 Data arrival time                                                  -7.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.841                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.690         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [0]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.690         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Hold time                                               0.033       3.849                          

 Data required time                                                  3.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.849                          
 Data arrival time                                                  -7.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.841                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/D (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.690         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   7.690         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Hold time                                               0.033       3.849                          

 Data required time                                                  3.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.849                          
 Data arrival time                                                  -7.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.841                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)
Endpoint    : InsertedJtag/u_ips_jtag_hub/conf_sel[0]/D (GTP_DFF_C)
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.968
  Launch Clock Delay      :  0.968
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.293 r       InsertedJtag/u_ips_jtag_hub/data_ctrl/Q (GTP_DFF_CE)
                                   net (fanout=9)        0.594       1.887         InsertedJtag/u_ips_jtag_hub/data_ctrl
                                                                                   InsertedJtag/u_ips_jtag_hub/N160[0]_4/I4 (GTP_LUT5)
                                   td                    0.255       2.142 r       InsertedJtag/u_ips_jtag_hub/N160[0]_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       2.142         InsertedJtag/u_ips_jtag_hub/N160 [0]
                                                                           r       InsertedJtag/u_ips_jtag_hub/conf_sel[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.142         Logic Levels: 1  
                                                                                   Logic: 0.580ns(49.404%), Route: 0.594ns(50.596%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.000     500.000         debug_drck       
                                                                                   InsertedJtag/u_ips_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000     500.000 r       InsertedJtag/u_ips_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=6)        0.968     500.968         InsertedJtag/u_ips_jtag_hub/N158
                                                                           r       InsertedJtag/u_ips_jtag_hub/conf_sel[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     500.968                          
 clock uncertainty                                      -0.050     500.918                          

 Setup time                                             -0.032     500.886                          

 Data required time                                                500.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                500.886                          
 Data arrival time                                                  -2.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.744                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)
Endpoint    : InsertedJtag/u_ips_jtag_hub/id_o[4]/D (GTP_DFF_C)
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.968
  Launch Clock Delay      :  0.968
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.293 r       InsertedJtag/u_ips_jtag_hub/data_ctrl/Q (GTP_DFF_CE)
                                   net (fanout=9)        0.594       1.887         InsertedJtag/u_ips_jtag_hub/data_ctrl
                                                                                   InsertedJtag/u_ips_jtag_hub/N159[4]/I1 (GTP_LUT2)
                                   td                    0.187       2.074 f       InsertedJtag/u_ips_jtag_hub/N159[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.074         InsertedJtag/u_ips_jtag_hub/N159 [4]
                                                                           f       InsertedJtag/u_ips_jtag_hub/id_o[4]/D (GTP_DFF_C)

 Data arrival time                                                   2.074         Logic Levels: 1  
                                                                                   Logic: 0.512ns(46.293%), Route: 0.594ns(53.707%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.000     500.000         debug_drck       
                                                                                   InsertedJtag/u_ips_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000     500.000 r       InsertedJtag/u_ips_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=6)        0.968     500.968         InsertedJtag/u_ips_jtag_hub/N158
                                                                           r       InsertedJtag/u_ips_jtag_hub/id_o[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     500.968                          
 clock uncertainty                                      -0.050     500.918                          

 Setup time                                             -0.017     500.901                          

 Data required time                                                500.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                500.901                          
 Data arrival time                                                  -2.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.827                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)
Endpoint    : InsertedJtag/u_ips_jtag_hub/id_o[0]/D (GTP_DFF_C)
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.968
  Launch Clock Delay      :  0.968
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/data_ctrl/CLK (GTP_DFF_CE)

                                   tco                   0.325       1.293 r       InsertedJtag/u_ips_jtag_hub/data_ctrl/Q (GTP_DFF_CE)
                                   net (fanout=9)        0.594       1.887         InsertedJtag/u_ips_jtag_hub/data_ctrl
                                                                                   InsertedJtag/u_ips_jtag_hub/N159[0]/I1 (GTP_LUT2)
                                   td                    0.187       2.074 f       InsertedJtag/u_ips_jtag_hub/N159[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.074         InsertedJtag/u_ips_jtag_hub/N159 [0]
                                                                           f       InsertedJtag/u_ips_jtag_hub/id_o[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.074         Logic Levels: 1  
                                                                                   Logic: 0.512ns(46.293%), Route: 0.594ns(53.707%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.000     500.000         debug_drck       
                                                                                   InsertedJtag/u_ips_jtag_hub/N158/I (GTP_INV)
                                   td                    0.000     500.000 r       InsertedJtag/u_ips_jtag_hub/N158/Z (GTP_INV)
                                   net (fanout=6)        0.968     500.968         InsertedJtag/u_ips_jtag_hub/N158
                                                                           r       InsertedJtag/u_ips_jtag_hub/id_o[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     500.968                          
 clock uncertainty                                      -0.050     500.918                          

 Setup time                                             -0.017     500.901                          

 Data required time                                                500.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                500.901                          
 Data arrival time                                                  -2.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.827                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/shift_dr_d/CLK (GTP_DFF_C)
Endpoint    : InsertedJtag/u_ips_jtag_hub/shift/D (GTP_DFF_C)
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.968
  Launch Clock Delay      :  0.968
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/shift_dr_d/CLK (GTP_DFF_C)

                                   tco                   0.317       1.285 f       InsertedJtag/u_ips_jtag_hub/shift_dr_d/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       1.726         InsertedJtag/u_ips_jtag_hub/shift_d
                                                                           f       InsertedJtag/u_ips_jtag_hub/shift/D (GTP_DFF_C)

 Data arrival time                                                   1.726         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/shift/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       0.968                          
 clock uncertainty                                       0.000       0.968                          

 Hold time                                               0.033       1.001                          

 Data required time                                                  1.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.001                          
 Data arrival time                                                  -1.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/shift_data[7]/CLK (GTP_DFF_E)
Endpoint    : InsertedJtag/u_ips_jtag_hub/shift_data[6]/D (GTP_DFF_E)
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.968
  Launch Clock Delay      :  0.968
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[7]/CLK (GTP_DFF_E)

                                   tco                   0.317       1.285 f       InsertedJtag/u_ips_jtag_hub/shift_data[7]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.441       1.726         InsertedJtag/u_ips_jtag_hub/shift_data [7]
                                                                                   InsertedJtag/u_ips_jtag_hub/shift_data[8:0]_6/I1 (GTP_LUT2)
                                   td                    0.164       1.890 r       InsertedJtag/u_ips_jtag_hub/shift_data[8:0]_6/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       1.890         InsertedJtag/u_ips_jtag_hub/_N4053
                                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[6]/D (GTP_DFF_E)

 Data arrival time                                                   1.890         Logic Levels: 1  
                                                                                   Logic: 0.481ns(52.169%), Route: 0.441ns(47.831%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[6]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       0.968                          
 clock uncertainty                                       0.000       0.968                          

 Hold time                                               0.023       0.991                          

 Data required time                                                  0.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.991                          
 Data arrival time                                                  -1.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.899                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedJtag/u_ips_jtag_hub/shift_data[6]/CLK (GTP_DFF_E)
Endpoint    : InsertedJtag/u_ips_jtag_hub/shift_data[5]/D (GTP_DFF_E)
Path Group  : InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.968
  Launch Clock Delay      :  0.968
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[6]/CLK (GTP_DFF_E)

                                   tco                   0.317       1.285 f       InsertedJtag/u_ips_jtag_hub/shift_data[6]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.441       1.726         InsertedJtag/u_ips_jtag_hub/shift_data [6]
                                                                                   InsertedJtag/u_ips_jtag_hub/shift_data[8:0]_5/I1 (GTP_LUT2)
                                   td                    0.164       1.890 r       InsertedJtag/u_ips_jtag_hub/shift_data[8:0]_5/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       1.890         InsertedJtag/u_ips_jtag_hub/_N4051
                                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[5]/D (GTP_DFF_E)

 Data arrival time                                                   1.890         Logic Levels: 1  
                                                                                   Logic: 0.481ns(52.169%), Route: 0.441ns(47.831%)
----------------------------------------------------------------------------------------------------

 Clock InsertedJtag/u_GTP_SCANCHAIN/TCK_USER_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       InsertedJtag/u_GTP_SCANCHAIN/TCK_USER (GTP_SCANCHAIN_E1)
                                   net (fanout=82)       0.968       0.968         debug_drck       
                                                                           r       InsertedJtag/u_ips_jtag_hub/shift_data[5]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       0.968                          
 clock uncertainty                                       0.000       0.968                          

 Hold time                                               0.023       0.991                          

 Data required time                                                  0.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.991                          
 Data arrival time                                                  -1.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.899                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encb/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751       6.974         video_clk        
                                                                           r       dvi_encoder_m0/encb/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       7.299 r       dvi_encoder_m0/encb/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=14)       0.639       7.938         dvi_encoder_m0/encb/cnt [4]
                                                                                   dvi_encoder_m0/encb/N172_5/I0 (GTP_LUT5)
                                   td                    0.270       8.208 r       dvi_encoder_m0/encb/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.578         dvi_encoder_m0/encb/N172
                                                                                   dvi_encoder_m0/encb/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       8.817 f       dvi_encoder_m0/encb/N237_1/Z (GTP_LUT3)
                                   net (fanout=20)       0.676       9.493         dvi_encoder_m0/encb/N228
                                                                                   dvi_encoder_m0/encb/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       9.667 f       dvi_encoder_m0/encb/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.037         dvi_encoder_m0/encb/nb9 [1]
                                                                                   dvi_encoder_m0/encb/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228      10.265 f       dvi_encoder_m0/encb/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.265         dvi_encoder_m0/encb/_N1209
                                                                                   dvi_encoder_m0/encb/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216      10.481 f       dvi_encoder_m0/encb/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441      10.922         dvi_encoder_m0/encb/nb6 [2]
                                                                                   dvi_encoder_m0/encb/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.150 f       dvi_encoder_m0/encb/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.150         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [3]
                                                                                   dvi_encoder_m0/encb/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.182 r       dvi_encoder_m0/encb/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.182         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [4]
                                                                                   dvi_encoder_m0/encb/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.398 f       dvi_encoder_m0/encb/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      11.768         dvi_encoder_m0/encb/nb5 [4]
                                                                                   dvi_encoder_m0/encb/N243_0[4]/I0 (GTP_LUT3)
                                   td                    0.164      11.932 r       dvi_encoder_m0/encb/N243_0[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      11.932         dvi_encoder_m0/encb/N243 [4]
                                                                           r       dvi_encoder_m0/encb/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  11.932         Logic Levels: 9  
                                                                                   Logic: 2.092ns(42.194%), Route: 2.866ns(57.806%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 sys_clk                                                 0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.384         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.595 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      17.399         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.399 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      19.609         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      20.130 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      20.607         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      20.607 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751      22.358         video_clk        
                                                                           r       dvi_encoder_m0/encb/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      22.358                          
 clock uncertainty                                      -0.150      22.208                          

 Setup time                                             -0.032      22.176                          

 Data required time                                                 22.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.176                          
 Data arrival time                                                 -11.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.244                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encr/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751       6.974         video_clk        
                                                                           r       dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       7.299 r       dvi_encoder_m0/encr/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=14)       0.639       7.938         dvi_encoder_m0/encr/cnt [4]
                                                                                   dvi_encoder_m0/encr/N172_5/I0 (GTP_LUT5)
                                   td                    0.270       8.208 r       dvi_encoder_m0/encr/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.578         dvi_encoder_m0/encr/N172
                                                                                   dvi_encoder_m0/encg/N229_1/I2 (GTP_LUT3)
                                   td                    0.239       8.817 f       dvi_encoder_m0/encg/N229_1/Z (GTP_LUT3)
                                   net (fanout=19)       0.670       9.487         dvi_encoder_m0/_N5143
                                                                                   dvi_encoder_m0/encr/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       9.661 f       dvi_encoder_m0/encr/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.031         dvi_encoder_m0/encr/nb9 [1]
                                                                                   dvi_encoder_m0/encr/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228      10.259 f       dvi_encoder_m0/encr/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.259         dvi_encoder_m0/encr/_N1465
                                                                                   dvi_encoder_m0/encr/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216      10.475 f       dvi_encoder_m0/encr/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441      10.916         dvi_encoder_m0/encr/nb6 [2]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.144 f       dvi_encoder_m0/encr/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.144         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [3]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032      11.176 r       dvi_encoder_m0/encr/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.176         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.392 f       dvi_encoder_m0/encr/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      11.762         dvi_encoder_m0/encr/nb5 [4]
                                                                                   dvi_encoder_m0/encr/N243_0[4]/I0 (GTP_LUT3)
                                   td                    0.164      11.926 r       dvi_encoder_m0/encr/N243_0[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      11.926         dvi_encoder_m0/encr/N243 [4]
                                                                           r       dvi_encoder_m0/encr/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  11.926         Logic Levels: 9  
                                                                                   Logic: 2.092ns(42.246%), Route: 2.860ns(57.754%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 sys_clk                                                 0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.384         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.595 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      17.399         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.399 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      19.609         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      20.130 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      20.607         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      20.607 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751      22.358         video_clk        
                                                                           r       dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      22.358                          
 clock uncertainty                                      -0.150      22.208                          

 Setup time                                             -0.032      22.176                          

 Data required time                                                 22.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.176                          
 Data arrival time                                                 -11.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.250                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encb/cnt[3]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751       6.974         video_clk        
                                                                           r       dvi_encoder_m0/encb/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       7.299 r       dvi_encoder_m0/encb/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=14)       0.639       7.938         dvi_encoder_m0/encb/cnt [4]
                                                                                   dvi_encoder_m0/encb/N172_5/I0 (GTP_LUT5)
                                   td                    0.270       8.208 r       dvi_encoder_m0/encb/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       8.578         dvi_encoder_m0/encb/N172
                                                                                   dvi_encoder_m0/encb/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       8.817 f       dvi_encoder_m0/encb/N237_1/Z (GTP_LUT3)
                                   net (fanout=20)       0.676       9.493         dvi_encoder_m0/encb/N228
                                                                                   dvi_encoder_m0/encb/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       9.667 f       dvi_encoder_m0/encb/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.037         dvi_encoder_m0/encb/nb9 [1]
                                                                                   dvi_encoder_m0/encb/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228      10.265 f       dvi_encoder_m0/encb/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.265         dvi_encoder_m0/encb/_N1209
                                                                                   dvi_encoder_m0/encb/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216      10.481 f       dvi_encoder_m0/encb/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441      10.922         dvi_encoder_m0/encb/nb6 [2]
                                                                                   dvi_encoder_m0/encb/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228      11.150 f       dvi_encoder_m0/encb/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.150         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [3]
                                                                                   dvi_encoder_m0/encb/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.366 f       dvi_encoder_m0/encb/N243_5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      11.736         dvi_encoder_m0/encb/nb5 [3]
                                                                                   dvi_encoder_m0/encb/N243_0[3]/I0 (GTP_LUT3)
                                   td                    0.164      11.900 r       dvi_encoder_m0/encb/N243_0[3]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      11.900         dvi_encoder_m0/encb/N243 [3]
                                                                           r       dvi_encoder_m0/encb/cnt[3]/D (GTP_DFF_C)

 Data arrival time                                                  11.900         Logic Levels: 8  
                                                                                   Logic: 2.060ns(41.819%), Route: 2.866ns(58.181%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 sys_clk                                                 0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.384         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.595 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      17.399         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.399 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      19.609         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      20.130 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      20.607         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      20.607 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751      22.358         video_clk        
                                                                           r       dvi_encoder_m0/encb/cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      22.358                          
 clock uncertainty                                      -0.150      22.208                          

 Setup time                                             -0.032      22.176                          

 Data required time                                                 22.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.176                          
 Data arrival time                                                 -11.900                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.276                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751       6.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.291 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.661         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [3]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/D (GTP_DFF_C)

 Data arrival time                                                   7.661         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751       6.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.974                          
 clock uncertainty                                       0.000       6.974                          

 Hold time                                               0.033       7.007                          

 Data required time                                                  7.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.007                          
 Data arrival time                                                  -7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/video_de_d1/CLK (GTP_DFF_E)
Endpoint    : dvi_encoder_m0/encb/de_q/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751       6.974         video_clk        
                                                                           r       video_timing_data_m0/video_de_d1/CLK (GTP_DFF_E)

                                   tco                   0.317       7.291 f       video_timing_data_m0/video_de_d1/Q (GTP_DFF_E)
                                   net (fanout=1)        0.370       7.661         de               
                                                                           f       dvi_encoder_m0/encb/de_q/D (GTP_DFF)

 Data arrival time                                                   7.661         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751       6.974         video_clk        
                                                                           r       dvi_encoder_m0/encb/de_q/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.974                          
 clock uncertainty                                       0.000       6.974                          

 Hold time                                               0.033       7.007                          

 Data required time                                                  7.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.007                          
 Data arrival time                                                  -7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751       6.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.291 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.661         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [0]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.661         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751       6.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.974                          
 clock uncertainty                                       0.000       6.974                          

 Hold time                                               0.033       7.007                          

 Data required time                                                  7.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.007                          
 Data arrival time                                                  -7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIB[3] (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19034.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252   19037.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)

                                   tco                   1.445   19038.448 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/RDATA_1[43] (GTP_DDRC)
                                   net (fanout=1)        0.780   19039.228         rd_burst_data[43]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIB[3] (GTP_DRM18K)

 Data arrival time                                               19039.228         Logic Levels: 0  
                                                                                   Logic: 1.445ns(64.944%), Route: 0.780ns(35.056%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.233         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19034.754 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.231         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.231 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751   19036.982         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000   19036.982                          
 clock uncertainty                                      -0.150   19036.832                          

 Setup time                                             -0.040   19036.792                          

 Data required time                                              19036.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.792                          
 Data arrival time                                              -19039.228                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.436                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIB[0] (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19034.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252   19037.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)

                                   tco                   1.443   19038.446 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/RDATA_1[40] (GTP_DDRC)
                                   net (fanout=1)        0.780   19039.226         rd_burst_data[40]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIB[0] (GTP_DRM18K)

 Data arrival time                                               19039.226         Logic Levels: 0  
                                                                                   Logic: 1.443ns(64.912%), Route: 0.780ns(35.088%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.233         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19034.754 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.231         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.231 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751   19036.982         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000   19036.982                          
 clock uncertainty                                      -0.150   19036.832                          

 Setup time                                             -0.040   19036.792                          

 Data required time                                              19036.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.792                          
 Data arrival time                                              -19039.226                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIB[5] (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19034.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252   19037.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)

                                   tco                   1.439   19038.442 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/RDATA_1[45] (GTP_DDRC)
                                   net (fanout=1)        0.780   19039.222         rd_burst_data[45]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIB[5] (GTP_DRM18K)

 Data arrival time                                               19039.222         Logic Levels: 0  
                                                                                   Logic: 1.439ns(64.849%), Route: 0.780ns(35.151%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.233         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19034.754 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.231         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.231 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751   19036.982         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000   19036.982                          
 clock uncertainty                                      -0.150   19036.832                          

 Setup time                                             -0.040   19036.792                          

 Data required time                                              19036.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.792                          
 Data arrival time                                              -19039.222                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.430                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19234.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252   19237.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.320 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   19237.690         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/D (GTP_DFF_C)

 Data arrival time                                               19237.690         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19234.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751   19236.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   19236.974                          
 clock uncertainty                                       0.150   19237.124                          

 Hold time                                               0.033   19237.157                          

 Data required time                                              19237.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19237.157                          
 Data arrival time                                              -19237.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19234.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252   19237.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.320 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   19237.690         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                               19237.690         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19234.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751   19236.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   19236.974                          
 clock uncertainty                                       0.150   19237.124                          

 Hold time                                               0.033   19237.157                          

 Data required time                                              19237.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19237.157                          
 Data arrival time                                              -19237.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19234.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252   19237.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.320 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   19237.690         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                               19237.690         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19234.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751   19236.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   19236.974                          
 clock uncertainty                                       0.150   19237.124                          

 Hold time                                               0.033   19237.157                          

 Data required time                                              19237.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19237.157                          
 Data arrival time                                              -19237.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)

                                   tco                   0.325       7.301 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       7.742         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N87/I0 (GTP_LUT1)
                                   td                    0.174       7.916 f       dvi_encoder_m0/serdes_4b_10to1_m0/N87/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       8.786         dvi_encoder_m0/serdes_4b_10to1_m0/N87
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[0] (GTP_OSERDES)

 Data arrival time                                                   8.786         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 sys_clk                                                 0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.000       3.076         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       4.287 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       5.091         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.091 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       7.301         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       7.824 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       8.301         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       8.301 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751      10.052         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000      10.052                          
 clock uncertainty                                      -0.150       9.902                          

 Setup time                                             -0.060       9.842                          

 Data required time                                                  9.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.842                          
 Data arrival time                                                  -8.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.056                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/CLK (GTP_DFF)

                                   tco                   0.325       7.301 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       7.742         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N68/I0 (GTP_LUT1)
                                   td                    0.174       7.916 f       dvi_encoder_m0/serdes_4b_10to1_m0/N68/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       8.786         dvi_encoder_m0/serdes_4b_10to1_m0/N68
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/DI[1] (GTP_OSERDES)

 Data arrival time                                                   8.786         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 sys_clk                                                 0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.000       3.076         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       4.287 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       5.091         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.091 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       7.301         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       7.824 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       8.301         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       8.301 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751      10.052         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000      10.052                          
 clock uncertainty                                      -0.150       9.902                          

 Setup time                                             -0.060       9.842                          

 Data required time                                                  9.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.842                          
 Data arrival time                                                  -8.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.056                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/CLK (GTP_DFF)

                                   tco                   0.325       7.301 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       7.742         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N86/I0 (GTP_LUT1)
                                   td                    0.174       7.916 f       dvi_encoder_m0/serdes_4b_10to1_m0/N86/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       8.786         dvi_encoder_m0/serdes_4b_10to1_m0/N86
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[1] (GTP_OSERDES)

 Data arrival time                                                   8.786         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 sys_clk                                                 0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.000       3.076         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       4.287 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       5.091         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.091 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       7.301         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       7.824 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       8.301         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       8.301 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751      10.052         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000      10.052                          
 clock uncertainty                                      -0.150       9.902                          

 Setup time                                             -0.060       9.842                          

 Data required time                                                  9.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.842                          
 Data arrival time                                                  -8.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.056                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/CLK (GTP_DFF)

                                   tco                   0.317       7.293 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       7.663         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N95[1]/I0 (GTP_LUT3)
                                   td                    0.214       7.877 r       dvi_encoder_m0/serdes_4b_10to1_m0/N95[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       7.877         dvi_encoder_m0/serdes_4b_10to1_m0/N95 [1]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/D (GTP_DFF)

 Data arrival time                                                   7.877         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.976                          
 clock uncertainty                                       0.000       6.976                          

 Hold time                                               0.023       6.999                          

 Data required time                                                  6.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.999                          
 Data arrival time                                                  -7.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/CLK (GTP_DFF)

                                   tco                   0.317       7.293 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       7.663         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [4]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N96[3]/I0 (GTP_LUT3)
                                   td                    0.214       7.877 r       dvi_encoder_m0/serdes_4b_10to1_m0/N96[3]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       7.877         dvi_encoder_m0/serdes_4b_10to1_m0/N96 [3]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/D (GTP_DFF)

 Data arrival time                                                   7.877         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.976                          
 clock uncertainty                                       0.000       6.976                          

 Hold time                                               0.023       6.999                          

 Data required time                                                  6.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.999                          
 Data arrival time                                                  -7.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[2]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/CLK (GTP_DFF)

                                   tco                   0.317       7.293 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       7.663         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [3]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N96[2]/I0 (GTP_LUT3)
                                   td                    0.214       7.877 r       dvi_encoder_m0/serdes_4b_10to1_m0/N96[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       7.877         dvi_encoder_m0/serdes_4b_10to1_m0/N96 [2]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[2]/D (GTP_DFF)

 Data arrival time                                                   7.877         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.976                          
 clock uncertainty                                       0.000       6.976                          

 Hold time                                               0.023       6.999                          

 Data required time                                                  6.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.999                          
 Data arrival time                                                  -7.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[2]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 sys_clk                                                 0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.912         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.123 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   11816.927         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.927 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   11819.137         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   11819.658 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.135         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.135 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751   11821.886         video_clk        
                                                                           r       dvi_encoder_m0/encg/dout[2]/CLK (GTP_DFF_C)

                                   tco                   0.325   11822.211 r       dvi_encoder_m0/encg/dout[2]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.511   11822.722         dvi_encoder_m0/red [6]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N98[4]/I0 (GTP_LUT2)
                                   td                    0.239   11822.961 f       dvi_encoder_m0/serdes_4b_10to1_m0/N98[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000   11822.961         dvi_encoder_m0/serdes_4b_10to1_m0/N98 [4]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/D (GTP_DFF)

 Data arrival time                                               11822.961         Logic Levels: 1  
                                                                                   Logic: 0.564ns(52.465%), Route: 0.511ns(47.535%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 sys_clk                                                 0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.916         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.127 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   11816.931         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.931 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   11819.141         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   11819.664 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.141         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.141 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   11821.892         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/CLK (GTP_DFF)
 clock pessimism                                         0.000   11821.892                          
 clock uncertainty                                      -0.150   11821.742                          

 Setup time                                             -0.017   11821.725                          

 Data required time                                              11821.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11821.725                          
 Data arrival time                                              -11822.961                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.236                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[2]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 sys_clk                                                 0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.912         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.123 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   11816.927         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.927 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   11819.137         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   11819.658 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.135         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.135 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751   11821.886         video_clk        
                                                                           r       dvi_encoder_m0/encg/dout[2]/CLK (GTP_DFF_C)

                                   tco                   0.325   11822.211 r       dvi_encoder_m0/encg/dout[2]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.511   11822.722         dvi_encoder_m0/red [6]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N97[2]/I0 (GTP_LUT3)
                                   td                    0.239   11822.961 f       dvi_encoder_m0/serdes_4b_10to1_m0/N97[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   11822.961         dvi_encoder_m0/serdes_4b_10to1_m0/N97 [2]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/D (GTP_DFF)

 Data arrival time                                               11822.961         Logic Levels: 1  
                                                                                   Logic: 0.564ns(52.465%), Route: 0.511ns(47.535%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 sys_clk                                                 0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.916         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.127 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   11816.931         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.931 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   11819.141         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   11819.664 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.141         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.141 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   11821.892         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000   11821.892                          
 clock uncertainty                                      -0.150   11821.742                          

 Setup time                                             -0.017   11821.725                          

 Data required time                                              11821.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11821.725                          
 Data arrival time                                              -11822.961                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.236                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[2]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     11814.912   11814.912 r                        
 sys_clk                                                 0.000   11814.912 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.912         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.123 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   11816.927         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.927 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   11819.137         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   11819.658 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.135         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.135 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751   11821.886         video_clk        
                                                                           r       dvi_encoder_m0/encg/dout[2]/CLK (GTP_DFF_C)

                                   tco                   0.325   11822.211 r       dvi_encoder_m0/encg/dout[2]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.511   11822.722         dvi_encoder_m0/red [6]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N97[1]/I0 (GTP_LUT3)
                                   td                    0.239   11822.961 f       dvi_encoder_m0/serdes_4b_10to1_m0/N97[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   11822.961         dvi_encoder_m0/serdes_4b_10to1_m0/N97 [1]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/D (GTP_DFF)

 Data arrival time                                               11822.961         Logic Levels: 1  
                                                                                   Logic: 0.564ns(52.465%), Route: 0.511ns(47.535%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     11814.916   11814.916 r                        
 sys_clk                                                 0.000   11814.916 r       sys_clk (port)   
                                   net (fanout=1)        0.000   11814.916         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   11816.127 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   11816.931         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11816.931 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   11819.141         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   11819.664 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   11820.141         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   11820.141 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   11821.892         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000   11821.892                          
 clock uncertainty                                      -0.150   11821.742                          

 Setup time                                             -0.017   11821.725                          

 Data required time                                              11821.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11821.725                          
 Data arrival time                                              -11822.961                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.236                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[8]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751       6.974         video_clk        
                                                                           r       dvi_encoder_m0/encr/dout[8]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.291 f       dvi_encoder_m0/encr/dout[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.661         dvi_encoder_m0/green [8]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N95[4]/I0 (GTP_LUT2)
                                   td                    0.214       7.875 r       dvi_encoder_m0/serdes_4b_10to1_m0/N95[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.875         dvi_encoder_m0/serdes_4b_10to1_m0/N95 [4]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/D (GTP_DFF)

 Data arrival time                                                   7.875         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.976                          
 clock uncertainty                                       0.150       7.126                          

 Hold time                                               0.023       7.149                          

 Data required time                                                  7.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.149                          
 Data arrival time                                                  -7.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.726                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[9]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751       6.974         video_clk        
                                                                           r       dvi_encoder_m0/encr/dout[9]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.291 f       dvi_encoder_m0/encr/dout[9]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.661         dvi_encoder_m0/green [9]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N96[4]/I0 (GTP_LUT2)
                                   td                    0.214       7.875 r       dvi_encoder_m0/serdes_4b_10to1_m0/N96[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.875         dvi_encoder_m0/serdes_4b_10to1_m0/N96 [4]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/D (GTP_DFF)

 Data arrival time                                                   7.875         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.976                          
 clock uncertainty                                       0.150       7.126                          

 Hold time                                               0.023       7.149                          

 Data required time                                                  7.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.149                          
 Data arrival time                                                  -7.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.726                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[8]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.976
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751       6.974         video_clk        
                                                                           r       dvi_encoder_m0/encg/dout[8]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.291 f       dvi_encoder_m0/encg/dout[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.661         dvi_encoder_m0/red [8]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N97[4]/I0 (GTP_LUT2)
                                   td                    0.214       7.875 r       dvi_encoder_m0/serdes_4b_10to1_m0/N97[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.875         dvi_encoder_m0/serdes_4b_10to1_m0/N97 [4]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/D (GTP_DFF)

 Data arrival time                                                   7.875         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.225         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.225 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       6.976         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[4]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.976                          
 clock uncertainty                                       0.150       7.126                          

 Hold time                                               0.023       7.149                          

 Data required time                                                  7.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.149                          
 Data arrival time                                                  -7.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       u_aq_axi_master/reg_arvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       7.769         s00_axi_arvalid  
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)

 Data arrival time                                                   7.769         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252      17.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Setup time                                             -4.568      12.285                          

 Data required time                                                 12.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.285                          
 Data arrival time                                                  -7.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/AWVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       u_aq_axi_master/reg_awvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       u_aq_axi_master/reg_awvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       7.769         s00_axi_awvalid  
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/AWVALID_1 (GTP_DDRC)

 Data arrival time                                                   7.769         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252      17.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Setup time                                             -4.557      12.296                          

 Data required time                                                 12.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.296                          
 Data arrival time                                                  -7.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/D (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)

                                   tco                   0.968       7.971 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/WREADY_1 (GTP_DDRC)
                                   net (fanout=5)        0.534       8.505         s00_axi_wready   
                                                                                   u_aq_axi_master/N5_5/I2 (GTP_LUT3)
                                   td                    0.174       8.679 f       u_aq_axi_master/N5_5/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       9.120         u_aq_axi_master/N5
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       9.306 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.306         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1171
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.338 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.338         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1172
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.370 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.370         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1173
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.402 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.402         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1174
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.434 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.434         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1175
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.466 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.466         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1176
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_7/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.682 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69_7/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511      10.193         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[6]/I2 (GTP_LUT3)
                                   td                    0.174      10.367 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[6]/Z (GTP_LUT3)
                                   net (fanout=2)        0.441      10.808         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_3/I1 (GTP_LUT5CARRY)
                                   td                    0.329      11.137 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.137         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
                                                                                   frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      11.353 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.353         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                  11.353         Logic Levels: 11 
                                                                                   Logic: 2.423ns(55.701%), Route: 1.927ns(44.299%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252      17.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Setup time                                             -0.017      16.836                          

 Data required time                                                 16.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.836                          
 Data arrival time                                                 -11.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.483                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       u_aq_axi_master/reg_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       u_aq_axi_master/reg_arvalid/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       7.761         s00_axi_arvalid  
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_1 (GTP_DDRC)

 Data arrival time                                                   7.761         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.000       7.003                          

 Hold time                                               0.141       7.144                          

 Data required time                                                  7.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.144                          
 Data arrival time                                                  -7.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[23]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[23] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       u_aq_axi_master/reg_rd_adrs[23]/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.320 f       u_aq_axi_master/reg_rd_adrs[23]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       7.761         s00_axi_araddr[23]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[23] (GTP_DDRC)

 Data arrival time                                                   7.761         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.000       7.003                          

 Hold time                                               0.139       7.142                          

 Data required time                                                  7.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.142                          
 Data arrival time                                                  -7.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[10]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[10] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       u_aq_axi_master/reg_rd_adrs[10]/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.320 f       u_aq_axi_master/reg_rd_adrs[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.441       7.761         s00_axi_araddr[10]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_1[10] (GTP_DDRC)

 Data arrival time                                                   7.761         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_1 (GTP_DDRC)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.000       7.003                          

 Hold time                                               0.136       7.139                          

 Data required time                                                  7.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.139                          
 Data arrival time                                                  -7.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.622                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/write_addr_index[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       cmos_write_req_gen_m0/write_addr_index[0]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.511       4.602         cmos_write_addr_index[0]
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.602         Logic Levels: 0  
                                                                                   Logic: 0.325ns(38.876%), Route: 0.511ns(61.124%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252      17.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Setup time                                             -0.032      16.821                          

 Data required time                                                 16.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.821                          
 Data arrival time                                                  -4.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.219                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[1]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/write_addr_index[1]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       cmos_write_req_gen_m0/write_addr_index[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       4.573         cmos_write_addr_index[1]
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.573         Logic Levels: 0  
                                                                                   Logic: 0.325ns(40.273%), Route: 0.482ns(59.727%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252      17.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Setup time                                             -0.032      16.821                          

 Data required time                                                 16.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.821                          
 Data arrival time                                                  -4.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.248                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_req_d0/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/write_req/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       cmos_write_req_gen_m0/write_req/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.532         cmos_write_req   
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/D (GTP_DFF_C)

 Data arrival time                                                   4.532         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252      17.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Setup time                                             -0.032      16.821                          

 Data required time                                                 16.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.821                          
 Data arrival time                                                  -4.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.289                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/read_addr_index[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       cmos_write_req_gen_m0/read_addr_index[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         cmos_read_addr_index[0]
                                                                           f       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.150       7.153                          

 Hold time                                               0.033       7.186                          

 Data required time                                                  7.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.186                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.733                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[1]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       cmos_write_req_gen_m0/read_addr_index[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       cmos_write_req_gen_m0/read_addr_index[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         cmos_read_addr_index[1]
                                                                           f       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.150       7.153                          

 Hold time                                               0.033       7.186                          

 Data required time                                                  7.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.186                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.733                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [9]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.150       7.153                          

 Hold time                                               0.033       7.186                          

 Data required time                                                  7.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.186                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.733                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 sys_clk                                                 0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.992         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804     202.007         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.007 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210     204.217         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     204.738 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477     205.215         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     205.215 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751     206.966         video_clk        
                                                                           r       video_timing_data_m0/read_req/CLK (GTP_DFF_C)

                                   tco                   0.325     207.291 r       video_timing_data_m0/read_req/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441     207.732         read_req         
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)

 Data arrival time                                                 207.732         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 sys_clk                                                 0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804     202.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210     204.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     204.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252     207.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     207.003                          
 clock uncertainty                                      -0.150     206.853                          

 Setup time                                             -0.032     206.821                          

 Data required time                                                206.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.821                          
 Data arrival time                                                -207.732                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.911                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 sys_clk                                                 0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.992         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804     202.007         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.007 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210     204.217         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     204.738 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477     205.215         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     205.215 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751     206.966         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.325     207.291 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370     207.661         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                 207.661         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 sys_clk                                                 0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804     202.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210     204.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     204.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252     207.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     207.003                          
 clock uncertainty                                      -0.150     206.853                          

 Setup time                                             -0.032     206.821                          

 Data required time                                                206.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.821                          
 Data arrival time                                                -207.661                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.840                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 sys_clk                                                 0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.992         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804     202.007         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.007 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210     204.217         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     204.738 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477     205.215         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     205.215 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751     206.966         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/CLK (GTP_DFF_C)

                                   tco                   0.325     207.291 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370     207.661         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/D (GTP_DFF_C)

 Data arrival time                                                 207.661         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 sys_clk                                                 0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     200.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804     202.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     202.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210     204.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     204.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252     207.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     207.003                          
 clock uncertainty                                      -0.150     206.853                          

 Setup time                                             -0.032     206.821                          

 Data required time                                                206.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.821                          
 Data arrival time                                                -207.661                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.840                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751       6.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.291 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.661         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/D (GTP_DFF_C)

 Data arrival time                                                   7.661         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.150       7.153                          

 Hold time                                               0.033       7.186                          

 Data required time                                                  7.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.186                          
 Data arrival time                                                  -7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.475                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751       6.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.291 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.661         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   7.661         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.150       7.153                          

 Hold time                                               0.033       7.186                          

 Data required time                                                  7.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.186                          
 Data arrival time                                                  -7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.475                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  6.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751       6.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.291 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.661         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/D (GTP_DFF_C)

 Data arrival time                                                   7.661         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.150       7.153                          

 Hold time                                               0.033       7.186                          

 Data required time                                                  7.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.186                          
 Data arrival time                                                  -7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       8.125         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       8.386 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       8.897         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6393
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       9.071 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       9.624         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/I3 (GTP_LUT4)
                                   td                    0.174       9.798 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/Z (GTP_LUT4)
                                   net (fanout=40)       0.780      10.578         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N5252
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174      10.752 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      11.193         u_ipsl_hmic_h_top/ddrc_paddr [7]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)

 Data arrival time                                                  11.193         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Setup time                                             -2.033      24.817                          

 Data required time                                                 24.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.817                          
 Data arrival time                                                 -11.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       8.125         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       8.386 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       8.897         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6393
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       9.071 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       9.624         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/I3 (GTP_LUT4)
                                   td                    0.174       9.798 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/Z (GTP_LUT4)
                                   net (fanout=40)       0.780      10.578         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N5252
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174      10.752 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      11.193         u_ipsl_hmic_h_top/ddrc_paddr [7]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)

 Data arrival time                                                  11.193         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PCLK (GTP_DDRPHY)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Setup time                                             -2.033      24.817                          

 Data required time                                                 24.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.817                          
 Data arrival time                                                 -11.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       8.125         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       8.386 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       8.897         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N6393
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       9.071 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       9.624         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/I3 (GTP_LUT4)
                                   td                    0.174       9.798 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]_3/Z (GTP_LUT4)
                                   net (fanout=40)       0.780      10.578         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N5252
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/I1 (GTP_LUT2)
                                   td                    0.174      10.752 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441      11.193         u_ipsl_hmic_h_top/ddrc_paddr [10]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)

 Data arrival time                                                  11.193         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Setup time                                             -2.004      24.846                          

 Data required time                                                 24.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.846                          
 Data arrival time                                                 -11.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[2]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.687         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/D (GTP_DFF_C)

 Data arrival time                                                   7.687         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.000                          
 clock uncertainty                                       0.000       7.000                          

 Hold time                                               0.033       7.033                          

 Data required time                                                  7.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.033                          
 Data arrival time                                                  -7.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.687         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.687         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.000                          
 clock uncertainty                                       0.000       7.000                          

 Hold time                                               0.033       7.033                          

 Data required time                                                  7.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.033                          
 Data arrival time                                                  -7.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       7.687         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [3]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/D (GTP_DFF_C)

 Data arrival time                                                   7.687         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.000                          
 clock uncertainty                                       0.000       7.000                          

 Hold time                                               0.033       7.033                          

 Data required time                                                  7.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.033                          
 Data arrival time                                                  -7.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  8.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      19.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      19.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      20.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      20.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      21.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      21.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      23.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      25.087 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      25.598         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      25.762 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      26.273         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)

 Data arrival time                                                  26.273         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Setup time                                             -0.277      26.573                          

 Data required time                                                 26.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.573                          
 Data arrival time                                                 -26.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  8.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      19.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      19.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      20.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      20.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      21.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      21.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      23.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      25.087 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      25.598         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      25.762 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      26.273         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)

 Data arrival time                                                  26.273         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Setup time                                             -0.277      26.573                          

 Data required time                                                 26.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.573                          
 Data arrival time                                                 -26.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  8.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 sys_clk                                                 0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      17.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      17.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      19.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      19.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      20.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      20.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      21.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      21.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      23.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      25.087 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      25.598         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      25.762 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      26.273         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)

 Data arrival time                                                  26.273         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Setup time                                             -0.277      26.573                          

 Data required time                                                 26.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.573                          
 Data arrival time                                                 -26.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  8.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      24.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      25.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      25.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      26.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      26.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      28.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      30.087 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_REQ (GTP_DDRPHY)
                                   net (fanout=1)        0.370      30.457         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)

 Data arrival time                                                  30.457         Logic Levels: 0  
                                                                                   Logic: 1.404ns(79.143%), Route: 0.370ns(20.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                       0.150      27.150                          

 Hold time                                               0.033      27.183                          

 Data required time                                                 27.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.183                          
 Data arrival time                                                 -30.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  8.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      24.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      25.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      25.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      26.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      26.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      28.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      30.003 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      30.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/I1 (GTP_LUT2)
                                   td                    0.164      30.608 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      30.608         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)

 Data arrival time                                                  30.608         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                       0.150      27.150                          

 Hold time                                               0.023      27.173                          

 Data required time                                                 27.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.173                          
 Data arrival time                                                 -30.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  8.683
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      24.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      25.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      25.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      26.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      26.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      28.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      30.003 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      30.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/I4 (GTP_LUT5)
                                   td                    0.164      30.608 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      30.608         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N6322
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)

 Data arrival time                                                  30.608         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                       0.150      27.150                          

 Hold time                                               0.023      27.173                          

 Data required time                                                 27.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.173                          
 Data arrival time                                                 -30.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.174
  Launch Clock Delay      :  6.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.638 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.220         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   7.220         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       6.725         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.246 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.687         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.993 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.674         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.674                          
 clock uncertainty                                      -0.150       8.524                          

 Setup time                                             -0.068       8.456                          

 Data required time                                                  8.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.456                          
 Data arrival time                                                  -7.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.174
  Launch Clock Delay      :  6.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.638 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.220         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   7.220         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       6.725         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.246 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.687         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.993 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.674         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.674                          
 clock uncertainty                                      -0.150       8.524                          

 Setup time                                             -0.068       8.456                          

 Data required time                                                  8.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.456                          
 Data arrival time                                                  -7.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.174
  Launch Clock Delay      :  6.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.638 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.220         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   7.220         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       4.515         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.515 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       6.725         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.246 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       7.687         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.993 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       8.674         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.674                          
 clock uncertainty                                      -0.150       8.524                          

 Setup time                                             -0.068       8.456                          

 Data required time                                                  8.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.456                          
 Data arrival time                                                  -7.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.174
  Launch Clock Delay      :  6.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.638 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.220         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   7.220         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.174                          
 clock uncertainty                                       0.000       6.174                          

 Hold time                                               0.001       6.175                          

 Data required time                                                  6.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.175                          
 Data arrival time                                                  -7.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.174
  Launch Clock Delay      :  6.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.638 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.220         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   7.220         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.174                          
 clock uncertainty                                       0.000       6.174                          

 Hold time                                               0.001       6.175                          

 Data required time                                                  6.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.175                          
 Data arrival time                                                  -7.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.174
  Launch Clock Delay      :  6.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.638 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       7.220         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   7.220         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.174                          
 clock uncertainty                                       0.000       6.174                          

 Hold time                                               0.001       6.175                          

 Data required time                                                  6.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.175                          
 Data arrival time                                                  -7.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.683
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/Q (GTP_DFF_P)
                                   net (fanout=3)        0.482       7.807         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/I1 (GTP_LUT2)
                                   td                    0.192       7.999 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       8.369         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)

 Data arrival time                                                   8.369         Logic Levels: 1  
                                                                                   Logic: 0.517ns(37.765%), Route: 0.852ns(62.235%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       9.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       9.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      10.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      10.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      11.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      11.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      13.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      13.683                          
 clock uncertainty                                      -0.150      13.533                          

 Setup time                                              0.031      13.564                          

 Data required time                                                 13.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.564                          
 Data arrival time                                                  -8.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.683
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       7.695         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)

 Data arrival time                                                   7.695         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       9.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       9.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      10.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      10.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      11.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      11.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      13.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      13.683                          
 clock uncertainty                                      -0.150      13.533                          

 Setup time                                             -0.568      12.965                          

 Data required time                                                 12.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.965                          
 Data arrival time                                                  -7.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_PE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.683
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_PE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/Q (GTP_DFF_PE)
                                   net (fanout=1)        0.370       7.695         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)

 Data arrival time                                                   7.695         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 sys_clk                                                 0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       7.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       9.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       9.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      10.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      10.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      11.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      11.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      13.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      13.683                          
 clock uncertainty                                      -0.150      13.533                          

 Setup time                                             -0.564      12.969                          

 Data required time                                                 12.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.969                          
 Data arrival time                                                  -7.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.683
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       7.687         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)

 Data arrival time                                                   7.687         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       6.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       8.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       8.683                          
 clock uncertainty                                       0.150       8.833                          

 Hold time                                               0.683       9.516                          

 Data required time                                                  9.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.516                          
 Data arrival time                                                  -7.687                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.683
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       7.687         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)

 Data arrival time                                                   7.687         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       6.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       8.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       8.683                          
 clock uncertainty                                       0.150       8.833                          

 Hold time                                               0.681       9.514                          

 Data required time                                                  9.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.514                          
 Data arrival time                                                  -7.687                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.683
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       7.687         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)

 Data arrival time                                                   7.687         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       4.746 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.187         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.493 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       6.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       8.683         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       8.683                          
 clock uncertainty                                       0.150       8.833                          

 Hold time                                               0.674       9.507                          

 Data required time                                                  9.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.507                          
 Data arrival time                                                  -7.687                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/state_3/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.317         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.317 r       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.461         N24_0            
                                                                           r       i2c_config_m0/state_3/C (GTP_DFF_CE)

 Data arrival time                                                   8.461         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.697%), Route: 1.144ns(78.303%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751      23.766         sys_clk_g        
                                                                           r       i2c_config_m0/state_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.277      23.439                          

 Data required time                                                 23.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.439                          
 Data arrival time                                                  -8.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.978                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/write/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.317         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.317 r       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.461         N24_0            
                                                                           r       i2c_config_m0/i2c_master_top_m0/write/C (GTP_DFF_C)

 Data arrival time                                                   8.461         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.697%), Route: 1.144ns(78.303%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751      23.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_master_top_m0/write/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.277      23.439                          

 Data required time                                                 23.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.439                          
 Data arrival time                                                  -8.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.978                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/lut_index[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.317         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.317 r       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.461         N24_0            
                                                                           r       i2c_config_m0/lut_index[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.461         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.697%), Route: 1.144ns(78.303%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751      23.766         sys_clk_g        
                                                                           r       i2c_config_m0/lut_index[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.277      23.439                          

 Data required time                                                 23.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.439                          
 Data arrival time                                                  -8.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.978                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/state_3/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.325         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.325 f       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.469         N24_0            
                                                                           f       i2c_config_m0/state_3/C (GTP_DFF_CE)

 Data arrival time                                                   8.469         Logic Levels: 1  
                                                                                   Logic: 0.325ns(22.124%), Route: 1.144ns(77.876%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/state_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/write/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.325         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.325 f       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.469         N24_0            
                                                                           f       i2c_config_m0/i2c_master_top_m0/write/C (GTP_DFF_C)

 Data arrival time                                                   8.469         Logic Levels: 1  
                                                                                   Logic: 0.325ns(22.124%), Route: 1.144ns(77.876%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_master_top_m0/write/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/lut_index[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.000       7.325         ddr_init_done    
                                                                                   N24_0/I (GTP_INV)
                                   td                    0.000       7.325 f       N24_0/Z (GTP_INV)
                                   net (fanout=31)       1.144       8.469         N24_0            
                                                                           f       i2c_config_m0/lut_index[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.469         Logic Levels: 1  
                                                                                   Logic: 0.325ns(22.124%), Route: 1.144ns(77.876%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/lut_index[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.864                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)
Endpoint    : InsertedDebugger/u_ips_dbc_debug_core/rst_trig[0]/P (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)

                                   tco                   0.317       4.083 f       InsertedDebugger/u_ips_dbc_debug_core/resetn/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.083         InsertedDebugger/u_ips_dbc_debug_core/resetn
                                                                                   InsertedDebugger/u_ips_dbc_debug_core/N69/I (GTP_INV)
                                   td                    0.000       4.083 r       InsertedDebugger/u_ips_dbc_debug_core/N69/Z (GTP_INV)
                                   net (fanout=64)       0.876       4.959         InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/N21
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/rst_trig[0]/P (GTP_DFF_P)

 Data arrival time                                                   4.959         Logic Levels: 1  
                                                                                   Logic: 0.317ns(26.572%), Route: 0.876ns(73.428%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555      23.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/rst_trig[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.277      23.439                          

 Data required time                                                 23.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.439                          
 Data arrival time                                                  -4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.480                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)
Endpoint    : InsertedDebugger/u_ips_dbc_debug_core/rst_trig[1]/P (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)

                                   tco                   0.317       4.083 f       InsertedDebugger/u_ips_dbc_debug_core/resetn/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.083         InsertedDebugger/u_ips_dbc_debug_core/resetn
                                                                                   InsertedDebugger/u_ips_dbc_debug_core/N69/I (GTP_INV)
                                   td                    0.000       4.083 r       InsertedDebugger/u_ips_dbc_debug_core/N69/Z (GTP_INV)
                                   net (fanout=64)       0.876       4.959         InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/N21
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/rst_trig[1]/P (GTP_DFF_P)

 Data arrival time                                                   4.959         Logic Levels: 1  
                                                                                   Logic: 0.317ns(26.572%), Route: 0.876ns(73.428%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555      23.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/rst_trig[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.277      23.439                          

 Data required time                                                 23.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.439                          
 Data arrival time                                                  -4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.480                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)
Endpoint    : InsertedDebugger/u_ips_dbc_debug_core/start_d1/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)

                                   tco                   0.317       4.083 f       InsertedDebugger/u_ips_dbc_debug_core/resetn/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.083         InsertedDebugger/u_ips_dbc_debug_core/resetn
                                                                                   InsertedDebugger/u_ips_dbc_debug_core/N69/I (GTP_INV)
                                   td                    0.000       4.083 r       InsertedDebugger/u_ips_dbc_debug_core/N69/Z (GTP_INV)
                                   net (fanout=64)       0.876       4.959         InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/N21
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/start_d1/C (GTP_DFF_C)

 Data arrival time                                                   4.959         Logic Levels: 1  
                                                                                   Logic: 0.317ns(26.572%), Route: 0.876ns(73.428%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555      23.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/start_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.277      23.439                          

 Data required time                                                 23.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.439                          
 Data arrival time                                                  -4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.480                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)
Endpoint    : InsertedDebugger/u_ips_dbc_debug_core/rst_trig[0]/P (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)

                                   tco                   0.325       4.091 r       InsertedDebugger/u_ips_dbc_debug_core/resetn/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.091         InsertedDebugger/u_ips_dbc_debug_core/resetn
                                                                                   InsertedDebugger/u_ips_dbc_debug_core/N69/I (GTP_INV)
                                   td                    0.000       4.091 f       InsertedDebugger/u_ips_dbc_debug_core/N69/Z (GTP_INV)
                                   net (fanout=64)       0.876       4.967         InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/N21
                                                                           f       InsertedDebugger/u_ips_dbc_debug_core/rst_trig[0]/P (GTP_DFF_P)

 Data arrival time                                                   4.967         Logic Levels: 1  
                                                                                   Logic: 0.325ns(27.061%), Route: 0.876ns(72.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/rst_trig[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -4.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.412                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)
Endpoint    : InsertedDebugger/u_ips_dbc_debug_core/rst_trig[1]/P (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)

                                   tco                   0.325       4.091 r       InsertedDebugger/u_ips_dbc_debug_core/resetn/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.091         InsertedDebugger/u_ips_dbc_debug_core/resetn
                                                                                   InsertedDebugger/u_ips_dbc_debug_core/N69/I (GTP_INV)
                                   td                    0.000       4.091 f       InsertedDebugger/u_ips_dbc_debug_core/N69/Z (GTP_INV)
                                   net (fanout=64)       0.876       4.967         InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/N21
                                                                           f       InsertedDebugger/u_ips_dbc_debug_core/rst_trig[1]/P (GTP_DFF_P)

 Data arrival time                                                   4.967         Logic Levels: 1  
                                                                                   Logic: 0.325ns(27.061%), Route: 0.876ns(72.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/rst_trig[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -4.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.412                          
====================================================================================================

====================================================================================================

Startpoint  : InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)
Endpoint    : InsertedDebugger/u_ips_dbc_debug_core/start_d1/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/resetn/CLK (GTP_DFF)

                                   tco                   0.325       4.091 r       InsertedDebugger/u_ips_dbc_debug_core/resetn/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.091         InsertedDebugger/u_ips_dbc_debug_core/resetn
                                                                                   InsertedDebugger/u_ips_dbc_debug_core/N69/I (GTP_INV)
                                   td                    0.000       4.091 f       InsertedDebugger/u_ips_dbc_debug_core/N69/Z (GTP_INV)
                                   net (fanout=64)       0.876       4.967         InsertedDebugger/u_ips_dbc_debug_core/u_Trigger_Condition/N21
                                                                           f       InsertedDebugger/u_ips_dbc_debug_core/start_d1/C (GTP_DFF_C)

 Data arrival time                                                   4.967         Logic Levels: 1  
                                                                                   Logic: 0.325ns(27.061%), Route: 0.876ns(72.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       2.555       3.766         nt_sys_clk       
                                                                           r       InsertedDebugger/u_ips_dbc_debug_core/start_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -4.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.412                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       1.366       8.694         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.694         Logic Levels: 0  
                                                                                   Logic: 0.325ns(19.219%), Route: 1.366ns(80.781%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Recovery time                                          -0.118      13.598                          

 Data required time                                                 13.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.598                          
 Data arrival time                                                  -8.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.904                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       1.366       8.694         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.694         Logic Levels: 0  
                                                                                   Logic: 0.325ns(19.219%), Route: 1.366ns(80.781%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Recovery time                                          -0.118      13.598                          

 Data required time                                                 13.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.598                          
 Data arrival time                                                  -8.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.904                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/C (GTP_DFF_CE)
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.284         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.284         Logic Levels: 0  
                                                                                   Logic: 0.325ns(25.371%), Route: 0.956ns(74.629%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 cmos_pclk                                               0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000      10.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      12.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751      13.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.766                          
 clock uncertainty                                      -0.050      13.716                          

 Recovery time                                          -0.277      13.439                          

 Data required time                                                 13.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.439                          
 Data arrival time                                                  -8.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.155                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/C (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.276         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/C (GTP_DFF_C)

 Data arrival time                                                   8.276         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.671                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/C (GTP_DFF_C)
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.276         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   8.276         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.671                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/C (GTP_DFF_CE)
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -3.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.276         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.276         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 cmos_pclk                                               0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.000       0.000         cmos_pclk        
                                                                                   cmos_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_cmos_pclk     
                                                                                   cmos_pclkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       cmos_pclkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=74)       1.751       3.766         cmos_pclk_g      
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.050       3.816                          

 Removal time                                           -0.211       3.605                          

 Data required time                                                  3.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.605                          
 Data arrival time                                                  -8.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.671                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19034.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252   19037.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325   19037.328 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=87)       1.378   19038.706         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                               19038.706         Logic Levels: 0  
                                                                                   Logic: 0.325ns(19.084%), Route: 1.378ns(80.916%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.233         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19034.754 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.231         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.231 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751   19036.982         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000   19036.982                          
 clock uncertainty                                      -0.150   19036.832                          

 Recovery time                                          -0.122   19036.710                          

 Data required time                                              19036.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.710                          
 Data arrival time                                              -19038.706                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.996                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19034.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252   19037.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325   19037.328 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=87)       0.968   19038.296         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                               19038.296         Logic Levels: 0  
                                                                                   Logic: 0.325ns(25.135%), Route: 0.968ns(74.865%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.233         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19034.754 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.231         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.231 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751   19036.982         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000   19036.982                          
 clock uncertainty                                      -0.150   19036.832                          

 Recovery time                                          -0.277   19036.555                          

 Data required time                                              19036.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.555                          
 Data arrival time                                              -19038.296                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.741                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 sys_clk                                                 0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19034.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252   19037.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325   19037.328 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=87)       0.968   19038.296         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                               19038.296         Logic Levels: 0  
                                                                                   Logic: 0.325ns(25.135%), Route: 0.968ns(74.865%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 sys_clk                                                 0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19030.008         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19031.219 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19032.023         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19032.023 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19034.233         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19034.754 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19035.231         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19035.231 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751   19036.982         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000   19036.982                          
 clock uncertainty                                      -0.150   19036.832                          

 Recovery time                                          -0.277   19036.555                          

 Data required time                                              19036.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.555                          
 Data arrival time                                              -19038.296                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.741                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/C (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19234.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252   19237.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.320 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=87)       0.968   19238.288         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/C (GTP_DFF_C)

 Data arrival time                                               19238.288         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.669%), Route: 0.968ns(75.331%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19234.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751   19236.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   19236.974                          
 clock uncertainty                                       0.150   19237.124                          

 Removal time                                           -0.211   19236.913                          

 Data required time                                              19236.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.913                          
 Data arrival time                                              -19238.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.375                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19234.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252   19237.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.320 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=87)       0.968   19238.288         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                               19238.288         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.669%), Route: 0.968ns(75.331%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19234.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751   19236.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000   19236.974                          
 clock uncertainty                                       0.150   19237.124                          

 Removal time                                           -0.211   19236.913                          

 Data required time                                              19236.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.913                          
 Data arrival time                                              -19238.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.375                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.974
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526   19234.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252   19237.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317   19237.320 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=87)       0.968   19238.288         frame_read_write_m0/read_fifo_aclr
                                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                               19238.288         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.669%), Route: 0.968ns(75.331%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 sys_clk                                                 0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000   19230.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   19231.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804   19232.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19232.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210   19234.225         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   19234.746 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   19235.223         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   19235.223 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=170)      1.751   19236.974         video_clk        
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000   19236.974                          
 clock uncertainty                                       0.150   19237.124                          

 Removal time                                           -0.211   19236.913                          

 Data required time                                              19236.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.913                          
 Data arrival time                                              -19238.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.375                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=87)       1.378       8.706         frame_read_write_m0/read_fifo_aclr
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.706         Logic Levels: 0  
                                                                                   Logic: 0.325ns(19.084%), Route: 1.378ns(80.916%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252      17.003         axi_clk          
                                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Recovery time                                          -0.118      16.735                          

 Data required time                                                 16.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.735                          
 Data arrival time                                                  -8.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.029                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       1.366       8.694         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.694         Logic Levels: 0  
                                                                                   Logic: 0.325ns(19.219%), Route: 1.366ns(80.781%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252      17.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Recovery time                                          -0.122      16.731                          

 Data required time                                                 16.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.731                          
 Data arrival time                                                  -8.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.037                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.325       7.328 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       1.366       8.694         frame_read_write_m0/write_fifo_aclr
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.694         Logic Levels: 0  
                                                                                   Logic: 0.325ns(19.219%), Route: 1.366ns(80.781%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      12.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      14.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      14.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252      17.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      17.003                          
 clock uncertainty                                      -0.150      16.853                          

 Recovery time                                          -0.122      16.731                          

 Data required time                                                 16.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.731                          
 Data arrival time                                                  -8.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.037                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[4]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.276         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[4]/C (GTP_DFF_C)

 Data arrival time                                                   8.276         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.000       7.003                          

 Removal time                                           -0.211       6.792                          

 Data required time                                                  6.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.792                          
 Data arrival time                                                  -8.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.484                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.276         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/C (GTP_DFF_C)

 Data arrival time                                                   8.276         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.000       7.003                          

 Removal time                                           -0.211       6.792                          

 Data required time                                                  6.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.792                          
 Data arrival time                                                  -8.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.484                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[3]/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.003
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.317       7.320 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=84)       0.956       8.276         frame_read_write_m0/write_fifo_aclr
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[3]/C (GTP_DFF_C)

 Data arrival time                                                   8.276         Logic Levels: 0  
                                                                                   Logic: 0.317ns(24.902%), Route: 0.956ns(75.098%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       4.751 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3 (GTP_PLL_E1)
                                   net (fanout=392)      2.252       7.003         axi_clk          
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.003                          
 clock uncertainty                                       0.000       7.003                          

 Removal time                                           -0.211       6.792                          

 Data required time                                                  6.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.792                          
 Data arrival time                                                  -8.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.317         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       7.317 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       8.485         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)

 Data arrival time                                                   8.485         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Recovery time                                          -0.277      26.573                          

 Data required time                                                 26.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.573                          
 Data arrival time                                                  -8.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.317         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       7.317 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       8.485         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)

 Data arrival time                                                   8.485         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Recovery time                                          -0.277      26.573                          

 Data required time                                                 26.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.573                          
 Data arrival time                                                  -8.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       7.317 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.317         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       7.317 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=137)      1.168       8.485         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)

 Data arrival time                                                   8.485         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.347%), Route: 1.168ns(78.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804      22.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210      24.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      24.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252      27.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      27.000                          
 clock uncertainty                                      -0.150      26.850                          

 Recovery time                                          -0.277      26.573                          

 Data required time                                                 26.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.573                          
 Data arrival time                                                  -8.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       7.325         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       7.325 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       7.948         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)

 Data arrival time                                                   7.948         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.000                          
 clock uncertainty                                       0.000       7.000                          

 Removal time                                           -0.211       6.789                          

 Data required time                                                  6.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.789                          
 Data arrival time                                                  -7.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       7.325         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       7.325 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       7.948         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)

 Data arrival time                                                   7.948         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.000                          
 clock uncertainty                                       0.000       7.000                          

 Removal time                                           -0.211       6.789                          

 Data required time                                                  6.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.789                          
 Data arrival time                                                  -7.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.000
  Launch Clock Delay      :  7.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       7.325 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       7.325         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       7.325 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       7.948         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)

 Data arrival time                                                   7.948         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.225         sys_clk_g        
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.748 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=179)      2.252       7.000         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       7.000                          
 clock uncertainty                                       0.000       7.000                          

 Removal time                                           -0.211       6.789                          

 Data required time                                                  6.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.789                          
 Data arrival time                                                  -7.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.326         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.849 f       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.326         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.326 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.077         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)

                                   tco                   0.682       7.759 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       8.629         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_n [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/I (GTP_OUTBUFT)
                                   td                    2.409      11.038 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      11.038         nt_tmds_data_n[0]
 tmds_data_n[0]                                                            f       tmds_data_n[0] (port)

 Data arrival time                                                  11.038         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr2/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_p[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.326         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.849 f       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.326         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.326 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.077         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr2/RCLK (GTP_OSERDES)

                                   tco                   0.682       7.759 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr2/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       8.629         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_p [1]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/I (GTP_OUTBUFT)
                                   td                    2.409      11.038 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      11.038         nt_tmds_data_p[1]
 tmds_data_p[1]                                                            f       tmds_data_p[1] (port)

 Data arrival time                                                  11.038         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr3/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_p[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=53)       0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=282)      2.210       4.326         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       4.849 f       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       5.326         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.326 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.077         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr3/RCLK (GTP_OSERDES)

                                   tco                   0.682       7.759 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr3/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       8.629         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_p [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/I (GTP_OUTBUFT)
                                   td                    2.409      11.038 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      11.038         nt_tmds_data_p[0]
 tmds_data_p[0]                                                            f       tmds_data_p[0] (port)

 Data arrival time                                                  11.038         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : cmos_vsync (port)
Endpoint    : cmos_write_req_gen_m0/cmos_vsync_d0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos_vsync                                              0.000       0.000 r       cmos_vsync (port)
                                   net (fanout=1)        0.000       0.000         cmos_vsync       
                                                                                   cmos_vsync_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos_vsync_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_cmos_vsync    
                                                                           r       cmos_write_req_gen_m0/cmos_vsync_d0/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : cmos_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos_scl                                                0.000       0.000 r       cmos_scl (port)  
                                   net (fanout=1)        0.000       0.000         nt_cmos_scl      
                                                                                   i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       i2c_config_m0.i2c_scl_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         _N0              
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : cmos_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos_sda                                                0.000       0.000 r       cmos_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_cmos_sda      
                                                                                   i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       i2c_config_m0.i2c_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         _N1              
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 21.000 sec
Action synthesize: CPU time elapsed is 17.797 sec
Current time: Thu May 12 17:45:23 2022
Action synthesize: Peak memory pool usage is 254,148,608 bytes
