ARM GAS  /tmp/ccLp5Mvj.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"lattice_ice_hx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/lattice_ice_hx.c"
  20              		.section	.text.FPGAGetBitstreamData,"ax",%progbits
  21              		.align	1
  22              		.global	FPGAGetBitstreamData
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	FPGAGetBitstreamData:
  28              	.LVL0:
  29              	.LFB145:
   1:Core/Src/lattice_ice_hx.c **** /**
   2:Core/Src/lattice_ice_hx.c ****  * Lattice ICE40HX NyanOS - Nyan Keys Driver
   3:Core/Src/lattice_ice_hx.c ****  * @author Reese Russell
   4:Core/Src/lattice_ice_hx.c ****  */
   5:Core/Src/lattice_ice_hx.c **** 
   6:Core/Src/lattice_ice_hx.c **** #include <stdlib.h>
   7:Core/Src/lattice_ice_hx.c **** 
   8:Core/Src/lattice_ice_hx.c **** #include "spi.h"
   9:Core/Src/lattice_ice_hx.c **** #include "24xx_eeprom.h"
  10:Core/Src/lattice_ice_hx.c **** #include "iceuncompr.h"
  11:Core/Src/lattice_ice_hx.c **** #include "lattice_ice_hx.h"
  12:Core/Src/lattice_ice_hx.c **** 
  13:Core/Src/lattice_ice_hx.c **** FPGAReturn FPGAInit(LatticeIceHX* fpga)
  14:Core/Src/lattice_ice_hx.c **** {
  15:Core/Src/lattice_ice_hx.c ****     // This needs to be optimized, the current time to program is close to 5 seconds.
  16:Core/Src/lattice_ice_hx.c ****     fpga->configured = false;
  17:Core/Src/lattice_ice_hx.c ****     FPGAGetBitstreamCompressedSize(fpga);
  18:Core/Src/lattice_ice_hx.c ****     FPGAGetBitstreamData(fpga);
  19:Core/Src/lattice_ice_hx.c ****     // First lets set the CRESET_B Low for more than 200ns and make sure the slave select is low
  20:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(SPI4_SS_GPIO_Port, SPI4_SS_Pin, GPIO_PIN_RESET);
  21:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(FPGA_config_nrst_GPIO_Port, FPGA_config_nrst_Pin, GPIO_PIN_RESET);
  22:Core/Src/lattice_ice_hx.c ****     HAL_Delay(1); // Much longer than the needed 200ns but easy to implement
  23:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(FPGA_config_nrst_GPIO_Port, FPGA_config_nrst_Pin, GPIO_PIN_SET);
  24:Core/Src/lattice_ice_hx.c ****     HAL_Delay(3); // This lets the internal configuration memory clear
  25:Core/Src/lattice_ice_hx.c ****     // Now we need to pull the slave select high and send 8 dummy cycles
  26:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(SPI4_SS_GPIO_Port, SPI4_SS_Pin, GPIO_PIN_SET);
  27:Core/Src/lattice_ice_hx.c ****     const uint8_t lattice_dummy_bits = 0x00;
  28:Core/Src/lattice_ice_hx.c ****     HAL_SPI_Transmit(&hspi4, (uint8_t *)&lattice_dummy_bits, 1, 100);
  29:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(SPI4_SS_GPIO_Port, SPI4_SS_Pin, GPIO_PIN_RESET);
ARM GAS  /tmp/ccLp5Mvj.s 			page 2


  30:Core/Src/lattice_ice_hx.c ****     // Uncompress and write the bitstream - This happens all in one file to keep the ram footprint 
  31:Core/Src/lattice_ice_hx.c ****     WriteUncomprBitstream(&ice_uncompr, fpga->p_bitstream_compressed, fpga->bitstream_compressed_si
  32:Core/Src/lattice_ice_hx.c ****     while(!fpga->configured){
  33:Core/Src/lattice_ice_hx.c ****     }
  34:Core/Src/lattice_ice_hx.c ****     // Send over the remaining dummy bytes 49 of them at minim, we will send 80 to be safe.
  35:Core/Src/lattice_ice_hx.c ****     for(uint8_t dummy_byte = 0; dummy_byte < 10; ++dummy_byte) {
  36:Core/Src/lattice_ice_hx.c ****         HAL_SPI_Transmit(&hspi4, (uint8_t *)&lattice_dummy_bits, 1, 100);
  37:Core/Src/lattice_ice_hx.c ****     }
  38:Core/Src/lattice_ice_hx.c ****     // We must free up the compressed memory used by the bitstream
  39:Core/Src/lattice_ice_hx.c ****     free(fpga->p_bitstream_compressed);
  40:Core/Src/lattice_ice_hx.c ****     fpga->p_bitstream_compressed = NULL;
  41:Core/Src/lattice_ice_hx.c **** 
  42:Core/Src/lattice_ice_hx.c ****     return FPGA_SUCCESS;
  43:Core/Src/lattice_ice_hx.c **** }
  44:Core/Src/lattice_ice_hx.c **** 
  45:Core/Src/lattice_ice_hx.c **** FPGAReturn FPGAGetBitstreamData(LatticeIceHX* fpga)
  46:Core/Src/lattice_ice_hx.c **** {
  30              		.loc 1 46 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  47:Core/Src/lattice_ice_hx.c ****     // First lets work out the chunk logic
  48:Core/Src/lattice_ice_hx.c ****     if (fpga->bitstream_compressed_size == 0)
  34              		.loc 1 48 5 view .LVU1
  35              		.loc 1 48 13 is_stmt 0 view .LVU2
  36 0000 4188     		ldrh	r1, [r0, #2]
  37              		.loc 1 48 8 view .LVU3
  38 0002 0029     		cmp	r1, #0
  39 0004 36D0     		beq	.L9
  46:Core/Src/lattice_ice_hx.c ****     // First lets work out the chunk logic
  40              		.loc 1 46 1 view .LVU4
  41 0006 70B5     		push	{r4, r5, r6, lr}
  42              		.cfi_def_cfa_offset 16
  43              		.cfi_offset 4, -16
  44              		.cfi_offset 5, -12
  45              		.cfi_offset 6, -8
  46              		.cfi_offset 14, -4
  47 0008 0546     		mov	r5, r0
  49:Core/Src/lattice_ice_hx.c ****         return FPGA_FAILURE;
  50:Core/Src/lattice_ice_hx.c ****     
  51:Core/Src/lattice_ice_hx.c ****     // Chunk loading and tracking
  52:Core/Src/lattice_ice_hx.c ****     uint16_t chunks = fpga->bitstream_compressed_size / EEPROM_DRIVER_TX_BUF_SZ;
  48              		.loc 1 52 5 is_stmt 1 view .LVU5
  49              	.LVL1:
  53:Core/Src/lattice_ice_hx.c ****     chunks += fpga->bitstream_compressed_size % EEPROM_DRIVER_TX_BUF_SZ  == 0 ? 0 : 1;
  50              		.loc 1 53 5 view .LVU6
  51              		.loc 1 53 83 is_stmt 0 view .LVU7
  52 000a 11F07F06 		ands	r6, r1, #127
  53 000e 18BF     		it	ne
  54 0010 0126     		movne	r6, #1
  55              	.LVL2:
  54:Core/Src/lattice_ice_hx.c ****     if(chunks == 0)
  56              		.loc 1 54 5 is_stmt 1 view .LVU8
  57              		.loc 1 54 7 is_stmt 0 view .LVU9
  58 0012 16EBD116 		adds	r6, r6, r1, lsr #7
  59              	.LVL3:
  60              		.loc 1 54 7 view .LVU10
ARM GAS  /tmp/ccLp5Mvj.s 			page 3


  61 0016 01D1     		bne	.L15
  55:Core/Src/lattice_ice_hx.c ****         return FPGA_FAILURE;
  62              		.loc 1 55 16 view .LVU11
  63 0018 0020     		movs	r0, #0
  64              	.LVL4:
  65              	.L2:
  56:Core/Src/lattice_ice_hx.c ****     
  57:Core/Src/lattice_ice_hx.c ****     // Reallocate the memory needed to hold the compressed bitstream
  58:Core/Src/lattice_ice_hx.c ****     uint8_t* temp_ptr = realloc(fpga->p_bitstream_compressed, fpga->bitstream_compressed_size);
  59:Core/Src/lattice_ice_hx.c ****     if (temp_ptr == NULL) {
  60:Core/Src/lattice_ice_hx.c ****         // Free the original memory as its contents are not needed
  61:Core/Src/lattice_ice_hx.c ****         free(fpga->p_bitstream_compressed);
  62:Core/Src/lattice_ice_hx.c ****         fpga->p_bitstream_compressed = NULL; // Avoid dangling pointer
  63:Core/Src/lattice_ice_hx.c ****         return FPGA_FAILURE;
  64:Core/Src/lattice_ice_hx.c ****     }
  65:Core/Src/lattice_ice_hx.c **** 
  66:Core/Src/lattice_ice_hx.c ****     // Update the pointer as realloc was successful
  67:Core/Src/lattice_ice_hx.c ****     fpga->p_bitstream_compressed = temp_ptr;
  68:Core/Src/lattice_ice_hx.c **** 
  69:Core/Src/lattice_ice_hx.c ****     // Now lets start reading blocks of EEPROM in to the STM32F723's RAM
  70:Core/Src/lattice_ice_hx.c ****     for (uint16_t blk = 0; blk < chunks; ++blk) {
  71:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
  72:Core/Src/lattice_ice_hx.c ****         EepromRead(&nos_eeprom, true, ADDR_FPGA_BITSTREAM + blk * EEPROM_DRIVER_TX_BUF_SZ, EEPROM_D
  73:Core/Src/lattice_ice_hx.c ****         while(nos_eeprom.rx_inflight){}
  74:Core/Src/lattice_ice_hx.c ****         // Write them to the allocated compressed bitstream buffer
  75:Core/Src/lattice_ice_hx.c ****         for(uint8_t byte = 0; byte < EEPROM_DRIVER_TX_BUF_SZ; ++byte) {
  76:Core/Src/lattice_ice_hx.c ****             fpga->p_bitstream_compressed[blk * EEPROM_DRIVER_TX_BUF_SZ + byte] = nos_eeprom.rx_buf[
  77:Core/Src/lattice_ice_hx.c ****         }
  78:Core/Src/lattice_ice_hx.c ****     }
  79:Core/Src/lattice_ice_hx.c **** 
  80:Core/Src/lattice_ice_hx.c ****     return FPGA_SUCCESS;
  81:Core/Src/lattice_ice_hx.c **** }
  66              		.loc 1 81 1 view .LVU12
  67 001a 70BD     		pop	{r4, r5, r6, pc}
  68              	.LVL5:
  69              	.L15:
  58:Core/Src/lattice_ice_hx.c ****     if (temp_ptr == NULL) {
  70              		.loc 1 58 5 is_stmt 1 view .LVU13
  58:Core/Src/lattice_ice_hx.c ****     if (temp_ptr == NULL) {
  71              		.loc 1 58 25 is_stmt 0 view .LVU14
  72 001c 4068     		ldr	r0, [r0, #4]
  73              	.LVL6:
  58:Core/Src/lattice_ice_hx.c ****     if (temp_ptr == NULL) {
  74              		.loc 1 58 25 view .LVU15
  75 001e FFF7FEFF 		bl	realloc
  76              	.LVL7:
  59:Core/Src/lattice_ice_hx.c ****         // Free the original memory as its contents are not needed
  77              		.loc 1 59 5 is_stmt 1 view .LVU16
  59:Core/Src/lattice_ice_hx.c ****         // Free the original memory as its contents are not needed
  78              		.loc 1 59 8 is_stmt 0 view .LVU17
  79 0022 10B1     		cbz	r0, .L16
  67:Core/Src/lattice_ice_hx.c **** 
  80              		.loc 1 67 5 is_stmt 1 view .LVU18
  67:Core/Src/lattice_ice_hx.c **** 
  81              		.loc 1 67 34 is_stmt 0 view .LVU19
  82 0024 6860     		str	r0, [r5, #4]
  70:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
ARM GAS  /tmp/ccLp5Mvj.s 			page 4


  83              		.loc 1 70 5 is_stmt 1 view .LVU20
  84              	.LBB2:
  70:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
  85              		.loc 1 70 10 view .LVU21
  86              	.LVL8:
  70:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
  87              		.loc 1 70 19 is_stmt 0 view .LVU22
  88 0026 0024     		movs	r4, #0
  70:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
  89              		.loc 1 70 5 view .LVU23
  90 0028 14E0     		b	.L4
  91              	.LVL9:
  92              	.L16:
  70:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
  93              		.loc 1 70 5 view .LVU24
  94              	.LBE2:
  61:Core/Src/lattice_ice_hx.c ****         fpga->p_bitstream_compressed = NULL; // Avoid dangling pointer
  95              		.loc 1 61 9 is_stmt 1 view .LVU25
  96 002a 6868     		ldr	r0, [r5, #4]
  97              	.LVL10:
  61:Core/Src/lattice_ice_hx.c ****         fpga->p_bitstream_compressed = NULL; // Avoid dangling pointer
  98              		.loc 1 61 9 is_stmt 0 view .LVU26
  99 002c FFF7FEFF 		bl	free
 100              	.LVL11:
  62:Core/Src/lattice_ice_hx.c ****         return FPGA_FAILURE;
 101              		.loc 1 62 9 is_stmt 1 view .LVU27
  62:Core/Src/lattice_ice_hx.c ****         return FPGA_FAILURE;
 102              		.loc 1 62 38 is_stmt 0 view .LVU28
 103 0030 0020     		movs	r0, #0
 104 0032 6860     		str	r0, [r5, #4]
  63:Core/Src/lattice_ice_hx.c ****     }
 105              		.loc 1 63 9 is_stmt 1 view .LVU29
  63:Core/Src/lattice_ice_hx.c ****     }
 106              		.loc 1 63 16 is_stmt 0 view .LVU30
 107 0034 F1E7     		b	.L2
 108              	.LVL12:
 109              	.L7:
 110              	.LBB4:
 111              	.LBB3:
  76:Core/Src/lattice_ice_hx.c ****         }
 112              		.loc 1 76 13 is_stmt 1 discriminator 3 view .LVU31
  76:Core/Src/lattice_ice_hx.c ****         }
 113              		.loc 1 76 17 is_stmt 0 discriminator 3 view .LVU32
 114 0036 6868     		ldr	r0, [r5, #4]
  76:Core/Src/lattice_ice_hx.c ****         }
 115              		.loc 1 76 72 discriminator 3 view .LVU33
 116 0038 03EBC411 		add	r1, r3, r4, lsl #7
  76:Core/Src/lattice_ice_hx.c ****         }
 117              		.loc 1 76 99 discriminator 3 view .LVU34
 118 003c 0E4A     		ldr	r2, .L18
 119 003e 1A44     		add	r2, r2, r3
 120 0040 92F88520 		ldrb	r2, [r2, #133]	@ zero_extendqisi2
  76:Core/Src/lattice_ice_hx.c ****         }
 121              		.loc 1 76 80 discriminator 3 view .LVU35
 122 0044 4254     		strb	r2, [r0, r1]
  75:Core/Src/lattice_ice_hx.c ****             fpga->p_bitstream_compressed[blk * EEPROM_DRIVER_TX_BUF_SZ + byte] = nos_eeprom.rx_buf[
 123              		.loc 1 75 63 is_stmt 1 discriminator 3 view .LVU36
ARM GAS  /tmp/ccLp5Mvj.s 			page 5


 124 0046 0133     		adds	r3, r3, #1
 125              	.LVL13:
  75:Core/Src/lattice_ice_hx.c ****             fpga->p_bitstream_compressed[blk * EEPROM_DRIVER_TX_BUF_SZ + byte] = nos_eeprom.rx_buf[
 126              		.loc 1 75 63 is_stmt 0 discriminator 3 view .LVU37
 127 0048 DBB2     		uxtb	r3, r3
 128              	.LVL14:
 129              	.L6:
  75:Core/Src/lattice_ice_hx.c ****             fpga->p_bitstream_compressed[blk * EEPROM_DRIVER_TX_BUF_SZ + byte] = nos_eeprom.rx_buf[
 130              		.loc 1 75 36 is_stmt 1 discriminator 1 view .LVU38
 131 004a 13F0800F 		tst	r3, #128
 132 004e F2D0     		beq	.L7
 133              	.LBE3:
  70:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
 134              		.loc 1 70 42 discriminator 2 view .LVU39
 135 0050 0134     		adds	r4, r4, #1
 136              	.LVL15:
  70:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
 137              		.loc 1 70 42 is_stmt 0 discriminator 2 view .LVU40
 138 0052 A4B2     		uxth	r4, r4
 139              	.LVL16:
 140              	.L4:
  70:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
 141              		.loc 1 70 32 is_stmt 1 discriminator 1 view .LVU41
 142 0054 B442     		cmp	r4, r6
 143 0056 0BD2     		bcs	.L17
  72:Core/Src/lattice_ice_hx.c ****         while(nos_eeprom.rx_inflight){}
 144              		.loc 1 72 9 view .LVU42
 145 0058 E201     		lsls	r2, r4, #7
 146 005a 8023     		movs	r3, #128
 147 005c 12B2     		sxth	r2, r2
 148 005e 0121     		movs	r1, #1
 149 0060 0548     		ldr	r0, .L18
 150 0062 FFF7FEFF 		bl	EepromRead
 151              	.LVL17:
  73:Core/Src/lattice_ice_hx.c ****         // Write them to the allocated compressed bitstream buffer
 152              		.loc 1 73 9 view .LVU43
 153              	.L5:
  73:Core/Src/lattice_ice_hx.c ****         // Write them to the allocated compressed bitstream buffer
 154              		.loc 1 73 39 discriminator 1 view .LVU44
  73:Core/Src/lattice_ice_hx.c ****         // Write them to the allocated compressed bitstream buffer
 155              		.loc 1 73 15 discriminator 1 view .LVU45
  73:Core/Src/lattice_ice_hx.c ****         // Write them to the allocated compressed bitstream buffer
 156              		.loc 1 73 25 is_stmt 0 discriminator 1 view .LVU46
 157 0066 044B     		ldr	r3, .L18
 158 0068 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
  73:Core/Src/lattice_ice_hx.c ****         // Write them to the allocated compressed bitstream buffer
 159              		.loc 1 73 15 discriminator 1 view .LVU47
 160 006a 002B     		cmp	r3, #0
 161 006c FBD1     		bne	.L5
 162 006e ECE7     		b	.L6
 163              	.L17:
 164              	.LBE4:
  80:Core/Src/lattice_ice_hx.c **** }
 165              		.loc 1 80 12 view .LVU48
 166 0070 0120     		movs	r0, #1
 167              	.LBB5:
 168 0072 D2E7     		b	.L2
ARM GAS  /tmp/ccLp5Mvj.s 			page 6


 169              	.LVL18:
 170              	.L9:
 171              		.cfi_def_cfa_offset 0
 172              		.cfi_restore 4
 173              		.cfi_restore 5
 174              		.cfi_restore 6
 175              		.cfi_restore 14
  80:Core/Src/lattice_ice_hx.c **** }
 176              		.loc 1 80 12 view .LVU49
 177              	.LBE5:
  49:Core/Src/lattice_ice_hx.c ****     
 178              		.loc 1 49 16 view .LVU50
 179 0074 0020     		movs	r0, #0
 180              	.LVL19:
 181              		.loc 1 81 1 view .LVU51
 182 0076 7047     		bx	lr
 183              	.L19:
 184              		.align	2
 185              	.L18:
 186 0078 00000000 		.word	nos_eeprom
 187              		.cfi_endproc
 188              	.LFE145:
 190              		.section	.text.FPGAGetBitstreamCompressedSize,"ax",%progbits
 191              		.align	1
 192              		.global	FPGAGetBitstreamCompressedSize
 193              		.syntax unified
 194              		.thumb
 195              		.thumb_func
 197              	FPGAGetBitstreamCompressedSize:
 198              	.LVL20:
 199              	.LFB146:
  82:Core/Src/lattice_ice_hx.c **** 
  83:Core/Src/lattice_ice_hx.c **** FPGAReturn FPGAGetBitstreamCompressedSize(LatticeIceHX* fpga)
  84:Core/Src/lattice_ice_hx.c **** {
 200              		.loc 1 84 1 is_stmt 1 view -0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204              		.loc 1 84 1 is_stmt 0 view .LVU53
 205 0000 10B5     		push	{r4, lr}
 206              		.cfi_def_cfa_offset 8
 207              		.cfi_offset 4, -8
 208              		.cfi_offset 14, -4
 209 0002 0446     		mov	r4, r0
  85:Core/Src/lattice_ice_hx.c ****     // We need to fetch the owners name from the eeprom - !!!FIXME!!! Polled
  86:Core/Src/lattice_ice_hx.c ****     EepromRead(&nos_eeprom, false, ADDR_FPGA_BITSTREAM_LEN, SIZE_FPGA_BITSTREAM_LEN);
 210              		.loc 1 86 5 is_stmt 1 view .LVU54
 211 0004 1023     		movs	r3, #16
 212 0006 B022     		movs	r2, #176
 213 0008 0021     		movs	r1, #0
 214 000a 0648     		ldr	r0, .L23
 215              	.LVL21:
 216              		.loc 1 86 5 is_stmt 0 view .LVU55
 217 000c FFF7FEFF 		bl	EepromRead
 218              	.LVL22:
  87:Core/Src/lattice_ice_hx.c ****     while(nos_eeprom.rx_inflight){}
 219              		.loc 1 87 5 is_stmt 1 view .LVU56
ARM GAS  /tmp/ccLp5Mvj.s 			page 7


 220              	.L21:
 221              		.loc 1 87 35 discriminator 1 view .LVU57
 222              		.loc 1 87 11 discriminator 1 view .LVU58
 223              		.loc 1 87 21 is_stmt 0 discriminator 1 view .LVU59
 224 0010 044B     		ldr	r3, .L23
 225 0012 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 226              		.loc 1 87 11 discriminator 1 view .LVU60
 227 0014 002B     		cmp	r3, #0
 228 0016 FBD1     		bne	.L21
  88:Core/Src/lattice_ice_hx.c ****     // Cast the eeprom as a pointer of shorts
  89:Core/Src/lattice_ice_hx.c ****     uint16_t *rx_buf = (uint16_t *)nos_eeprom.rx_buf;
 229              		.loc 1 89 5 is_stmt 1 view .LVU61
 230              	.LVL23:
  90:Core/Src/lattice_ice_hx.c ****     fpga->bitstream_compressed_size = rx_buf[SIZE_FPGA_BITSTREAM_LEN/2 - 2]; //Little Endian Cast? 
 231              		.loc 1 90 5 view .LVU62
 232              		.loc 1 90 37 is_stmt 0 view .LVU63
 233 0018 024B     		ldr	r3, .L23
 234 001a B3F89130 		ldrh	r3, [r3, #145]	@ unaligned
 235 001e 6380     		strh	r3, [r4, #2]	@ movhi
  91:Core/Src/lattice_ice_hx.c **** 
  92:Core/Src/lattice_ice_hx.c ****     return FPGA_SUCCESS;
 236              		.loc 1 92 5 is_stmt 1 view .LVU64
  93:Core/Src/lattice_ice_hx.c **** }...
 237              		.loc 1 93 1 is_stmt 0 view .LVU65
 238 0020 0120     		movs	r0, #1
 239 0022 10BD     		pop	{r4, pc}
 240              	.LVL24:
 241              	.L24:
 242              		.loc 1 93 1 view .LVU66
 243              		.align	2
 244              	.L23:
 245 0024 00000000 		.word	nos_eeprom
 246              		.cfi_endproc
 247              	.LFE146:
 249              		.section	.text.FPGAInit,"ax",%progbits
 250              		.align	1
 251              		.global	FPGAInit
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 256              	FPGAInit:
 257              	.LVL25:
 258              	.LFB144:
  14:Core/Src/lattice_ice_hx.c **** {
 259              		.loc 1 14 1 is_stmt 1 view -0
 260              		.cfi_startproc
 261              		@ args = 0, pretend = 0, frame = 8
 262              		@ frame_needed = 0, uses_anonymous_args = 0
  14:Core/Src/lattice_ice_hx.c **** {
 263              		.loc 1 14 1 is_stmt 0 view .LVU68
 264 0000 70B5     		push	{r4, r5, r6, lr}
 265              		.cfi_def_cfa_offset 16
 266              		.cfi_offset 4, -16
 267              		.cfi_offset 5, -12
 268              		.cfi_offset 6, -8
 269              		.cfi_offset 14, -4
 270 0002 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/ccLp5Mvj.s 			page 8


 271              		.cfi_def_cfa_offset 24
 272 0004 0546     		mov	r5, r0
  16:Core/Src/lattice_ice_hx.c ****     fpga->configured = false;
 273              		.loc 1 16 5 is_stmt 1 view .LVU69
  16:Core/Src/lattice_ice_hx.c ****     fpga->configured = false;
 274              		.loc 1 16 22 is_stmt 0 view .LVU70
 275 0006 0026     		movs	r6, #0
 276 0008 0670     		strb	r6, [r0]
  17:Core/Src/lattice_ice_hx.c ****     FPGAGetBitstreamCompressedSize(fpga);
 277              		.loc 1 17 5 is_stmt 1 view .LVU71
 278 000a FFF7FEFF 		bl	FPGAGetBitstreamCompressedSize
 279              	.LVL26:
  18:Core/Src/lattice_ice_hx.c ****     FPGAGetBitstreamData(fpga);
 280              		.loc 1 18 5 view .LVU72
 281 000e 2846     		mov	r0, r5
 282 0010 FFF7FEFF 		bl	FPGAGetBitstreamData
 283              	.LVL27:
  20:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(SPI4_SS_GPIO_Port, SPI4_SS_Pin, GPIO_PIN_RESET);
 284              		.loc 1 20 5 view .LVU73
 285 0014 224C     		ldr	r4, .L31
 286 0016 3246     		mov	r2, r6
 287 0018 0821     		movs	r1, #8
 288 001a 2046     		mov	r0, r4
 289 001c FFF7FEFF 		bl	HAL_GPIO_WritePin
 290              	.LVL28:
  21:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(FPGA_config_nrst_GPIO_Port, FPGA_config_nrst_Pin, GPIO_PIN_RESET);
 291              		.loc 1 21 5 view .LVU74
 292 0020 3246     		mov	r2, r6
 293 0022 1021     		movs	r1, #16
 294 0024 2046     		mov	r0, r4
 295 0026 FFF7FEFF 		bl	HAL_GPIO_WritePin
 296              	.LVL29:
  22:Core/Src/lattice_ice_hx.c ****     HAL_Delay(1); // Much longer than the needed 200ns but easy to implement
 297              		.loc 1 22 5 view .LVU75
 298 002a 0120     		movs	r0, #1
 299 002c FFF7FEFF 		bl	HAL_Delay
 300              	.LVL30:
  23:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(FPGA_config_nrst_GPIO_Port, FPGA_config_nrst_Pin, GPIO_PIN_SET);
 301              		.loc 1 23 5 view .LVU76
 302 0030 0122     		movs	r2, #1
 303 0032 1021     		movs	r1, #16
 304 0034 2046     		mov	r0, r4
 305 0036 FFF7FEFF 		bl	HAL_GPIO_WritePin
 306              	.LVL31:
  24:Core/Src/lattice_ice_hx.c ****     HAL_Delay(3); // This lets the internal configuration memory clear
 307              		.loc 1 24 5 view .LVU77
 308 003a 0320     		movs	r0, #3
 309 003c FFF7FEFF 		bl	HAL_Delay
 310              	.LVL32:
  26:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(SPI4_SS_GPIO_Port, SPI4_SS_Pin, GPIO_PIN_SET);
 311              		.loc 1 26 5 view .LVU78
 312 0040 0122     		movs	r2, #1
 313 0042 0821     		movs	r1, #8
 314 0044 2046     		mov	r0, r4
 315 0046 FFF7FEFF 		bl	HAL_GPIO_WritePin
 316              	.LVL33:
  27:Core/Src/lattice_ice_hx.c ****     const uint8_t lattice_dummy_bits = 0x00;
ARM GAS  /tmp/ccLp5Mvj.s 			page 9


 317              		.loc 1 27 5 view .LVU79
  27:Core/Src/lattice_ice_hx.c ****     const uint8_t lattice_dummy_bits = 0x00;
 318              		.loc 1 27 19 is_stmt 0 view .LVU80
 319 004a 8DF80760 		strb	r6, [sp, #7]
  28:Core/Src/lattice_ice_hx.c ****     HAL_SPI_Transmit(&hspi4, (uint8_t *)&lattice_dummy_bits, 1, 100);
 320              		.loc 1 28 5 is_stmt 1 view .LVU81
 321 004e 6423     		movs	r3, #100
 322 0050 0122     		movs	r2, #1
 323 0052 0DF10701 		add	r1, sp, #7
 324 0056 1348     		ldr	r0, .L31+4
 325 0058 FFF7FEFF 		bl	HAL_SPI_Transmit
 326              	.LVL34:
  29:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(SPI4_SS_GPIO_Port, SPI4_SS_Pin, GPIO_PIN_RESET);
 327              		.loc 1 29 5 view .LVU82
 328 005c 3246     		mov	r2, r6
 329 005e 0821     		movs	r1, #8
 330 0060 2046     		mov	r0, r4
 331 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 332              	.LVL35:
  31:Core/Src/lattice_ice_hx.c ****     WriteUncomprBitstream(&ice_uncompr, fpga->p_bitstream_compressed, fpga->bitstream_compressed_si
 333              		.loc 1 31 5 view .LVU83
 334 0066 6A88     		ldrh	r2, [r5, #2]
 335 0068 6968     		ldr	r1, [r5, #4]
 336 006a 0F48     		ldr	r0, .L31+8
 337 006c FFF7FEFF 		bl	WriteUncomprBitstream
 338              	.LVL36:
  32:Core/Src/lattice_ice_hx.c ****     while(!fpga->configured){
 339              		.loc 1 32 5 view .LVU84
 340              	.L27:
  33:Core/Src/lattice_ice_hx.c ****     }
 341              		.loc 1 33 5 discriminator 1 view .LVU85
  32:Core/Src/lattice_ice_hx.c ****     while(!fpga->configured){
 342              		.loc 1 32 11 discriminator 1 view .LVU86
  32:Core/Src/lattice_ice_hx.c ****     while(!fpga->configured){
 343              		.loc 1 32 16 is_stmt 0 discriminator 1 view .LVU87
 344 0070 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
  32:Core/Src/lattice_ice_hx.c ****     while(!fpga->configured){
 345              		.loc 1 32 11 discriminator 1 view .LVU88
 346 0072 002B     		cmp	r3, #0
 347 0074 FCD0     		beq	.L27
 348              	.LBB6:
  35:Core/Src/lattice_ice_hx.c ****     for(uint8_t dummy_byte = 0; dummy_byte < 10; ++dummy_byte) {
 349              		.loc 1 35 17 view .LVU89
 350 0076 0024     		movs	r4, #0
 351 0078 08E0     		b	.L26
 352              	.LVL37:
 353              	.L28:
  36:Core/Src/lattice_ice_hx.c ****         HAL_SPI_Transmit(&hspi4, (uint8_t *)&lattice_dummy_bits, 1, 100);
 354              		.loc 1 36 9 is_stmt 1 discriminator 3 view .LVU90
 355 007a 6423     		movs	r3, #100
 356 007c 0122     		movs	r2, #1
 357 007e 0DF10701 		add	r1, sp, #7
 358 0082 0848     		ldr	r0, .L31+4
 359 0084 FFF7FEFF 		bl	HAL_SPI_Transmit
 360              	.LVL38:
  35:Core/Src/lattice_ice_hx.c ****     for(uint8_t dummy_byte = 0; dummy_byte < 10; ++dummy_byte) {
 361              		.loc 1 35 50 discriminator 3 view .LVU91
ARM GAS  /tmp/ccLp5Mvj.s 			page 10


 362 0088 0134     		adds	r4, r4, #1
 363              	.LVL39:
  35:Core/Src/lattice_ice_hx.c ****     for(uint8_t dummy_byte = 0; dummy_byte < 10; ++dummy_byte) {
 364              		.loc 1 35 50 is_stmt 0 discriminator 3 view .LVU92
 365 008a E4B2     		uxtb	r4, r4
 366              	.LVL40:
 367              	.L26:
  35:Core/Src/lattice_ice_hx.c ****     for(uint8_t dummy_byte = 0; dummy_byte < 10; ++dummy_byte) {
 368              		.loc 1 35 44 is_stmt 1 discriminator 1 view .LVU93
 369 008c 092C     		cmp	r4, #9
 370 008e F4D9     		bls	.L28
 371              	.LBE6:
  39:Core/Src/lattice_ice_hx.c ****     free(fpga->p_bitstream_compressed);
 372              		.loc 1 39 5 view .LVU94
 373 0090 6868     		ldr	r0, [r5, #4]
 374 0092 FFF7FEFF 		bl	free
 375              	.LVL41:
  40:Core/Src/lattice_ice_hx.c ****     fpga->p_bitstream_compressed = NULL;
 376              		.loc 1 40 5 view .LVU95
  40:Core/Src/lattice_ice_hx.c ****     fpga->p_bitstream_compressed = NULL;
 377              		.loc 1 40 34 is_stmt 0 view .LVU96
 378 0096 0023     		movs	r3, #0
 379 0098 6B60     		str	r3, [r5, #4]
  42:Core/Src/lattice_ice_hx.c ****     return FPGA_SUCCESS;
 380              		.loc 1 42 5 is_stmt 1 view .LVU97
  43:Core/Src/lattice_ice_hx.c **** }
 381              		.loc 1 43 1 is_stmt 0 view .LVU98
 382 009a 0120     		movs	r0, #1
 383 009c 02B0     		add	sp, sp, #8
 384              		.cfi_def_cfa_offset 16
 385              		@ sp needed
 386 009e 70BD     		pop	{r4, r5, r6, pc}
 387              	.LVL42:
 388              	.L32:
  43:Core/Src/lattice_ice_hx.c **** }
 389              		.loc 1 43 1 view .LVU99
 390              		.align	2
 391              	.L31:
 392 00a0 00100240 		.word	1073876992
 393 00a4 00000000 		.word	hspi4
 394 00a8 00000000 		.word	ice_uncompr
 395              		.cfi_endproc
 396              	.LFE144:
 398              		.text
 399              	.Letext0:
 400              		.file 2 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 401              		.file 3 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 402              		.file 4 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 403              		.file 5 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 404              		.file 6 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 405              		.file 7 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 406              		.file 8 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f723xx.h"
 407              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 408              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 409              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 410              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spi.h"
 411              		.file 13 "Core/Inc/24xx_eeprom.h"
ARM GAS  /tmp/ccLp5Mvj.s 			page 11


 412              		.file 14 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 413              		.file 15 "Core/Inc/iceuncompr.h"
 414              		.file 16 "Core/Inc/spi.h"
 415              		.file 17 "Core/Inc/lattice_ice_hx.h"
 416              		.file 18 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 417              		.file 19 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
ARM GAS  /tmp/ccLp5Mvj.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 lattice_ice_hx.c
     /tmp/ccLp5Mvj.s:21     .text.FPGAGetBitstreamData:00000000 $t
     /tmp/ccLp5Mvj.s:27     .text.FPGAGetBitstreamData:00000000 FPGAGetBitstreamData
     /tmp/ccLp5Mvj.s:186    .text.FPGAGetBitstreamData:00000078 $d
     /tmp/ccLp5Mvj.s:191    .text.FPGAGetBitstreamCompressedSize:00000000 $t
     /tmp/ccLp5Mvj.s:197    .text.FPGAGetBitstreamCompressedSize:00000000 FPGAGetBitstreamCompressedSize
     /tmp/ccLp5Mvj.s:245    .text.FPGAGetBitstreamCompressedSize:00000024 $d
     /tmp/ccLp5Mvj.s:250    .text.FPGAInit:00000000 $t
     /tmp/ccLp5Mvj.s:256    .text.FPGAInit:00000000 FPGAInit
     /tmp/ccLp5Mvj.s:392    .text.FPGAInit:000000a0 $d

UNDEFINED SYMBOLS
realloc
free
EepromRead
nos_eeprom
HAL_GPIO_WritePin
HAL_Delay
HAL_SPI_Transmit
WriteUncomprBitstream
hspi4
ice_uncompr
