verilog work "decoder_7_seg.v"
verilog work "seg_test.v"
