Apr 06 15:50:25.042 VTTY: Console port: waiting connection on tcp port 3001 (FD 39)
Apr 06 15:50:25.088 disk0: C/H/S settings = 1024/4/32
Apr 06 15:50:25.166 CONSOLE: console managed by I/O board
Apr 06 15:50:25.698 C7200_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x6067b6c0,JIT on)
Apr 06 15:50:25.698 CPU0: CPU_STATE: Starting CPU (old state=2)...
Apr 06 15:50:25.839 ROM: Microcode has started.
Apr 06 15:50:25.839 CPU0: IO_FPGA: read from addr 0x3a0, pc=0xffffffff806ad374 (size=2)
Apr 06 15:50:25.869 ROM: unhandled syscall 0x00000032 at pc=0x60677844 (a1=0x00000019,a2=0x61e36fa0,a3=0x62128bc8)
Apr 06 15:50:25.869 CPU0: IO_FPGA: read from addr 0x224, pc=0x606ade10 (size=1)
Apr 06 15:50:26.010 CPU0: IO_FPGA: write to addr 0x398, value=0x2000000, pc=0x606adfc0 (size=4)
Apr 06 15:50:26.010 CPU0: IO_FPGA: write to addr 0x398, value=0x0, pc=0x606adfdc (size=4)
Apr 06 15:50:26.010 CPU0: MP_FPGA: writing reg 0x70 at pc=0x606d129c (data=0x7e)
Apr 06 15:50:26.010 CPU0: PCI: read request at pc=0x606c2790: bus=0,device=0,function=0,reg=0x08
Apr 06 15:50:26.010 CPU0: PCI: read request at pc=0x606c29fc: bus=0,device=0,function=0,reg=0x00
Apr 06 15:50:26.010 CPU0: PCI: read request at pc=0x606c2a00: bus=0,device=0,function=0,reg=0x00
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00000000) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x10
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00000000) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x10
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00000000) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x90
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00000000) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x90
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x10000000) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x14
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x10000000) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x14
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x10000000) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x94
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x10000000) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x94
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x14000000) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x20
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x14000000) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x20
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x14000000) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0xa0
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x14000000) at pc=0x606c2900: bus=0,device=0,function=0,reg=0xa0
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00000146) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x04
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00000146) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x04
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00000146) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x84
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00000146) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x84
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x0000000f) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x0c
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x0000000f) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x0c
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x0000000f) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x8c
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x0000000f) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x8c
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xc0000000) at pc=0x606c28fc: bus=0,device=0,function=1,reg=0x10
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x606c28fc (bus=0,device=0,function=1,reg=0x10).
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xc0000000) at pc=0x606c2900: bus=0,device=0,function=1,reg=0x10
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x606c2900 (bus=0,device=0,function=1,reg=0x10).
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xc0000000) at pc=0x606c28fc: bus=0,device=0,function=1,reg=0x90
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x606c28fc (bus=0,device=0,function=1,reg=0x90).
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xc0000000) at pc=0x606c2900: bus=0,device=0,function=1,reg=0x90
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x606c2900 (bus=0,device=0,function=1,reg=0x90).
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xd0000000) at pc=0x606c28fc: bus=0,device=0,function=1,reg=0x14
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x606c28fc (bus=0,device=0,function=1,reg=0x14).
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xd0000000) at pc=0x606c2900: bus=0,device=0,function=1,reg=0x14
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x606c2900 (bus=0,device=0,function=1,reg=0x14).
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xd0000000) at pc=0x606c28fc: bus=0,device=0,function=1,reg=0x94
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x606c28fc (bus=0,device=0,function=1,reg=0x94).
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xd0000000) at pc=0x606c2900: bus=0,device=0,function=1,reg=0x94
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x606c2900 (bus=0,device=0,function=1,reg=0x94).
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x000000c0) at pc=0x606c28fc: bus=0,device=0,function=1,reg=0x1c
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x606c28fc (bus=0,device=0,function=1,reg=0x1c).
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x000000c0) at pc=0x606c2900: bus=0,device=0,function=1,reg=0x1c
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x606c2900 (bus=0,device=0,function=1,reg=0x1c).
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x000000c0) at pc=0x606c28fc: bus=0,device=0,function=1,reg=0x9c
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x606c28fc (bus=0,device=0,function=1,reg=0x9c).
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x000000c0) at pc=0x606c2900: bus=0,device=0,function=1,reg=0x9c
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x606c2900 (bus=0,device=0,function=1,reg=0x9c).
Apr 06 15:50:26.010 CPU0: PCI: read request at pc=0x606c29fc: bus=0,device=1,function=0,reg=0x00
Apr 06 15:50:26.010 CPU0: PCI: read request at pc=0x606c2a00: bus=0,device=1,function=0,reg=0x00
Apr 06 15:50:26.010 CPU0: PCI: read request at pc=0x606c29fc: bus=0,device=1,function=0,reg=0x40
Apr 06 15:50:26.010 CPU0: PCI: read request at pc=0x606c2a00: bus=0,device=1,function=0,reg=0x40
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00000147) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x04
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00000147) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x04
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00002e10) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x0c
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00002e10) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x0c
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x18020100) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x18
Apr 06 15:50:26.010 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 02
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x18020100) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x18
Apr 06 15:50:26.010 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 02
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xffff3f00) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x1c
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0xffff3f00) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x1c
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x48704000) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x20
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x48704000) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x20
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x0000ff00) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x24
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x0000ff00) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x24
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00030000) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x3c
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00030000) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x3c
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00100000) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x40
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00100000) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x40
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00009020) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x44
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00009020) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x44
Apr 06 15:50:26.010 CPU0: PCI: read request at pc=0x606c29fc: bus=2,device=16,function=0,reg=0x00
Apr 06 15:50:26.010 CPU0: PCI: read request at pc=0x606c2a00: bus=2,device=16,function=0,reg=0x00
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x000001c3) at pc=0x606c28b8: bus=2,device=16,function=0,reg=0x04
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x000001c3) at pc=0x606c28c4: bus=2,device=16,function=0,reg=0x04
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00000400) at pc=0x606c28b8: bus=2,device=16,function=0,reg=0x10
Apr 06 15:50:26.010 CPU0: PCI: write request (data=0x00000400) at pc=0x606c28c4: bus=2,device=16,function=0,reg=0x10
Apr 06 15:50:26.369 ROM: trying to read bootvar 'BOOT'
Apr 06 15:50:26.369 ROM: trying to read bootvar 'CONFIG_FILE'
Apr 06 15:50:26.369 ROM: trying to read bootvar 'BOOTLDR'
Apr 06 15:50:26.369 ROM: trying to read bootvar 'INHIBIT_BSI'
Apr 06 15:50:26.369 ROM: trying to read bootvar 'RSHELF'
Apr 06 15:50:26.369 ROM: trying to read bootvar 'DSHELF'
Apr 06 15:50:26.369 ROM: trying to read bootvar 'DSHELFINFO'
Apr 06 15:50:26.369 ROM: trying to read bootvar 'RESET_COUNTER'
Apr 06 15:50:26.369 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Apr 06 15:50:26.369 ROM: trying to read bootvar 'CHRG_ID'
Apr 06 15:50:26.369 ROM: trying to read bootvar 'SLOTCACHE'
Apr 06 15:50:27.385 CPU0: PCI: read request at pc=0x606e74f0: bus=0,device=0,function=0,reg=0x08
Apr 06 15:50:27.385 CPU0: CLPD6729: ext reg index 0x03 at pc=0x606eb350
Apr 06 15:50:27.385 CPU0: CLPD6729: ext reg index 0x03 at pc=0x606eb350
Apr 06 15:50:27.385 CPU0: CLPD6729: ext reg index 0x09 at pc=0x606eb350
Apr 06 15:50:27.385 CPU0: CLPD6729: ext reg index 0x09 at pc=0x606eb350
Apr 06 15:50:27.385 CPU0: CLPD6729: ext reg index 0x05 at pc=0x606eb350
Apr 06 15:50:27.385 CPU0: CLPD6729: ext reg index 0x05 at pc=0x606eb350
Apr 06 15:50:27.385 Calendar: reset
Apr 06 15:50:27.432 ROM: trying to read bootvar 'BOOTLDR'
Apr 06 15:50:27.432 ROM: trying to read bootvar 'CONFIG_FILE'
Apr 06 15:50:27.557 CPU0: MP_FPGA: writing reg 0x70 at pc=0x606d40c4 (data=0x2)
Apr 06 15:50:27.682 CPU0: PCI: read request at pc=0x606c29fc: bus=0,device=7,function=0,reg=0x00
Apr 06 15:50:27.682 CPU0: PCI: read request at pc=0x606c2a00: bus=0,device=7,function=0,reg=0x00
Apr 06 15:50:27.682 CPU0: PCI: read request at pc=0x606c29fc: bus=0,device=7,function=0,reg=0x08
Apr 06 15:50:27.682 CPU0: PCI: read request at pc=0x606c2a00: bus=0,device=7,function=0,reg=0x08
Apr 06 15:50:27.682 CPU0: PCI: read request at pc=0x606c29fc: bus=0,device=7,function=0,reg=0x00
Apr 06 15:50:27.682 CPU0: PCI: read request at pc=0x606c2a00: bus=0,device=7,function=0,reg=0x00
Apr 06 15:50:27.682 CPU0: PCI: read request at pc=0x606c29fc: bus=0,device=7,function=0,reg=0x40
Apr 06 15:50:27.682 CPU0: PCI: read request at pc=0x606c2a00: bus=0,device=7,function=0,reg=0x40
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0xffff0000) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x04
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0xffff0000) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x04
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x00002e10) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x0c
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x00002e10) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x0c
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x18050504) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x18
Apr 06 15:50:27.682 PCI: PCI bridge 0,7,0 -> pri: 04, sec: 05, sub: 05
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x18050504) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x18
Apr 06 15:50:27.682 PCI: PCI bridge 0,7,0 -> pri: 04, sec: 05, sub: 05
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x02805f40) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x1c
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x02805f40) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x1c
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x48f04880) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x20
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x48f04880) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x20
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x0001ff01) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x24
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x0001ff01) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x24
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x00000000) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x30
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x00000000) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x30
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x03030000) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x3c
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x03030000) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x3c
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x02000000) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x40
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x02000000) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x40
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x00000000) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x64
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x00000000) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x64
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x000001ff) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x68
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x000001ff) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x68
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x00000147) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x04
Apr 06 15:50:27.682 CPU0: PCI: write request (data=0x00000147) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x04
Apr 06 15:50:27.792 CPU0: PCI: read request at pc=0x606c29fc: bus=1,device=0,function=0,reg=0x00
Apr 06 15:50:27.792 CPU0: PCI: read request at pc=0x606c2a00: bus=1,device=0,function=0,reg=0x00
Apr 06 15:50:27.792 CPU0: PCI: write request (data=0x00000006) at pc=0x606c28b8: bus=1,device=0,function=0,reg=0x04
Apr 06 15:50:27.792 CPU0: PCI: write request (data=0x00000006) at pc=0x606c28c4: bus=1,device=0,function=0,reg=0x04
Apr 06 15:50:27.792 CPU0: PCI: write request (data=0x480c0000) at pc=0x606c28b8: bus=1,device=0,function=0,reg=0x14
Apr 06 15:50:27.792 C7200-IO-FE(0): registers are mapped at 0x480c0000
Apr 06 15:50:27.792 CPU0: PCI: write request (data=0x480c0000) at pc=0x606c28c4: bus=1,device=0,function=0,reg=0x14
Apr 06 15:50:27.792 C7200-IO-FE(0): registers are mapped at 0x480c0000
Apr 06 15:50:27.792 CPU0: PCI: write request (data=0x0000ff00) at pc=0x606c28b8: bus=1,device=0,function=0,reg=0x0c
Apr 06 15:50:27.792 CPU0: PCI: write request (data=0x0000ff00) at pc=0x606c28c4: bus=1,device=0,function=0,reg=0x0c
Apr 06 15:50:27.792 CPU0: PCI: read request at pc=0x606c29fc: bus=1,device=0,function=0,reg=0x08
Apr 06 15:50:27.792 CPU0: PCI: read request at pc=0x606c2a00: bus=1,device=0,function=0,reg=0x08
Apr 06 15:50:27.807 CPU0: PCI: read request at pc=0x606c29fc: bus=5,device=0,function=0,reg=0x00
Apr 06 15:50:27.807 CPU0: PCI: read request at pc=0x606c2a00: bus=5,device=0,function=0,reg=0x00
Apr 06 15:50:27.807 CPU0: PCI: read request at pc=0x606c29fc: bus=5,device=0,function=0,reg=0x00
Apr 06 15:50:27.807 CPU0: PCI: read request at pc=0x606c2a00: bus=5,device=0,function=0,reg=0x00
Apr 06 15:50:27.807 CPU0: PCI: write request (data=0x48800000) at pc=0x606c28b8: bus=5,device=0,function=0,reg=0x10
Apr 06 15:50:27.807 PA-4T+(1): registers are mapped at 0x48800000
Apr 06 15:50:27.807 CPU0: PCI: write request (data=0x48800000) at pc=0x606c28c4: bus=5,device=0,function=0,reg=0x10
Apr 06 15:50:27.807 PA-4T+(1): registers are mapped at 0x48800000
Apr 06 15:50:27.807 CPU0: PCI: write request (data=0x48802000) at pc=0x606c28b8: bus=5,device=0,function=0,reg=0x14
Apr 06 15:50:27.807 CPU0: PCI: write request (data=0x48802000) at pc=0x606c28c4: bus=5,device=0,function=0,reg=0x14
Apr 06 15:50:27.807 CPU0: PCI: write request (data=0x00000008) at pc=0x606c28b8: bus=5,device=0,function=0,reg=0x40
Apr 06 15:50:27.807 CPU0: PCI: write request (data=0x00000008) at pc=0x606c28c4: bus=5,device=0,function=0,reg=0x40
Apr 06 15:50:27.807 CPU0: PCI: write request (data=0x0000f800) at pc=0x606c28b8: bus=5,device=0,function=0,reg=0x0c
Apr 06 15:50:27.807 CPU0: PCI: write request (data=0x0000f800) at pc=0x606c28c4: bus=5,device=0,function=0,reg=0x0c
Apr 06 15:50:27.807 CPU0: PCI: write request (data=0x00000006) at pc=0x606c28b8: bus=5,device=0,function=0,reg=0x04
Apr 06 15:50:27.807 CPU0: PCI: write request (data=0x00000006) at pc=0x606c28c4: bus=5,device=0,function=0,reg=0x04
Apr 06 15:50:27.807 CPU0: PCI: read request at pc=0x606c29fc: bus=5,device=0,function=0,reg=0x08
Apr 06 15:50:27.807 CPU0: PCI: read request at pc=0x606c2a00: bus=5,device=0,function=0,reg=0x08
Apr 06 15:50:27.807 CPU0: PCI: write request (data=0x0000f800) at pc=0x606c28b8: bus=5,device=0,function=0,reg=0x0c
Apr 06 15:50:27.807 CPU0: PCI: write request (data=0x0000f800) at pc=0x606c28c4: bus=5,device=0,function=0,reg=0x0c
Apr 06 15:50:27.807 PA-4T+(1): channel 0 disabled
Apr 06 15:50:27.807 PA-4T+(1): channel 0 disabled
Apr 06 15:50:27.807 PA-4T+(1): channel 0 enabled
Apr 06 15:50:27.807 PA-4T+(1): channel 1 disabled
Apr 06 15:50:27.807 PA-4T+(1): channel 1 disabled
Apr 06 15:50:27.807 PA-4T+(1): channel 1 enabled
Apr 06 15:50:27.807 PA-4T+(1): channel 2 disabled
Apr 06 15:50:27.807 PA-4T+(1): channel 2 disabled
Apr 06 15:50:27.807 PA-4T+(1): channel 2 enabled
Apr 06 15:50:27.807 PA-4T+(1): channel 3 disabled
Apr 06 15:50:27.807 PA-4T+(1): channel 3 disabled
Apr 06 15:50:27.807 PA-4T+(1): channel 3 enabled
Apr 06 15:50:27.823 C7200-IO-FE(0): unicast MAC address: ca:00:1e:38:00:00
Apr 06 15:50:27.823 CPU0: PCI: read request at pc=0x606c29fc: bus=1,device=0,function=0,reg=0x08
Apr 06 15:50:27.823 CPU0: PCI: read request at pc=0x606c2a00: bus=1,device=0,function=0,reg=0x08
Apr 06 15:50:27.838 C7200-IO-FE(0): unicast MAC address: ca:00:1e:38:00:00
Apr 06 15:50:27.854 CPU0: PCI: read request at pc=0x606c29fc: bus=1,device=0,function=0,reg=0x08
Apr 06 15:50:27.854 CPU0: PCI: read request at pc=0x606c2a00: bus=1,device=0,function=0,reg=0x08
Apr 06 15:50:27.870 C7200-IO-FE(0): unicast MAC address: ca:00:1e:38:00:00
Apr 06 15:50:28.010 CPU0: JIT: partial JIT flush (count=794)
Apr 06 15:50:28.229 ROM: unhandled syscall 0x0000001a at pc=0x60677844 (a1=0x6073787c,a2=0x7fff0000,a3=0x00000001)
Apr 06 15:50:28.229 ROM: unhandled syscall 0x00000009 at pc=0x60677844 (a1=0x6073787c,a2=0x7fff0000,a3=0x00000001)
Apr 06 15:50:29.620 CPU0: JIT: flushing data structures (compiled pages=949)
Apr 06 15:50:42.246 PA-4T+(1): channel 0 disabled
Apr 06 15:50:42.246 PA-4T+(1): channel 0 disabled
Apr 06 15:50:42.246 PA-4T+(1): channel 0 enabled
Apr 06 15:50:42.262 PA-4T+(1): channel 0 disabled
Apr 06 15:50:42.262 PA-4T+(1): channel 0 disabled
Apr 06 15:50:42.262 PA-4T+(1): channel 0 enabled
Apr 06 15:50:42.277 PA-4T+(1): channel 0 disabled
Apr 06 15:50:42.277 PA-4T+(1): channel 0 disabled
Apr 06 15:50:42.277 PA-4T+(1): channel 0 enabled
Apr 06 15:50:42.277 PA-4T+(1): channel 0 disabled
Apr 06 15:50:42.277 PA-4T+(1): channel 0 disabled
Apr 06 15:50:42.277 PA-4T+(1): channel 0 enabled
Apr 06 15:50:42.293 PA-4T+(1): channel 0 disabled
Apr 06 15:50:42.293 PA-4T+(1): channel 0 disabled
Apr 06 15:50:42.293 PA-4T+(1): channel 0 enabled
Apr 06 15:50:42.293 PA-4T+(1): channel 0 disabled
Apr 06 15:50:42.293 PA-4T+(1): channel 0 disabled
Apr 06 15:50:42.293 PA-4T+(1): channel 0 enabled
Apr 06 15:50:42.293 PA-4T+(1): channel 0 disabled
Apr 06 15:50:42.293 PA-4T+(1): channel 0 disabled
Apr 06 15:50:42.293 PA-4T+(1): channel 0 enabled
Apr 06 15:50:47.762 PA-4T+(1): channel 1 disabled
Apr 06 15:50:47.762 PA-4T+(1): channel 1 disabled
Apr 06 15:50:47.762 PA-4T+(1): channel 1 enabled
Apr 06 15:50:47.809 PA-4T+(1): channel 2 disabled
Apr 06 15:50:47.809 PA-4T+(1): channel 2 disabled
Apr 06 15:50:47.809 PA-4T+(1): channel 2 enabled
Apr 06 15:50:47.809 PA-4T+(1): channel 3 disabled
Apr 06 15:50:47.809 PA-4T+(1): channel 3 disabled
Apr 06 15:50:47.809 PA-4T+(1): channel 3 enabled
Apr 06 15:50:57.763 PA-4T+(1): channel 1 disabled
Apr 06 15:50:57.763 PA-4T+(1): channel 1 disabled
Apr 06 15:50:57.763 PA-4T+(1): channel 1 enabled
Apr 06 15:50:57.810 PA-4T+(1): channel 2 disabled
Apr 06 15:50:57.810 PA-4T+(1): channel 2 disabled
Apr 06 15:50:57.810 PA-4T+(1): channel 2 enabled
Apr 06 15:50:57.810 PA-4T+(1): channel 3 disabled
Apr 06 15:50:57.810 PA-4T+(1): channel 3 disabled
Apr 06 15:50:57.810 PA-4T+(1): channel 3 enabled
Apr 06 15:51:18.313 PA-4T+(1): channel 0 disabled
Apr 06 15:51:18.313 PA-4T+(1): channel 0 disabled
Apr 06 15:51:18.313 PA-4T+(1): channel 0 enabled
Apr 06 15:51:18.313 PA-4T+(1): channel 0 disabled
Apr 06 15:51:18.313 PA-4T+(1): channel 0 disabled
Apr 06 15:51:18.313 PA-4T+(1): channel 0 enabled
Apr 06 15:51:18.313 PA-4T+(1): channel 0 disabled
Apr 06 15:51:18.313 PA-4T+(1): channel 0 disabled
Apr 06 15:51:18.313 PA-4T+(1): channel 0 enabled
Apr 06 15:51:18.313 PA-4T+(1): channel 0 disabled
Apr 06 15:51:18.313 PA-4T+(1): channel 0 disabled
Apr 06 15:51:18.313 PA-4T+(1): channel 0 enabled
Apr 06 15:54:06.987 VTTY: Console port is now connected (accept_fd=39,conn_fd=71)
Apr 06 15:54:10.006 PA-4T+(1): channel 0 disabled
Apr 06 15:54:10.006 PA-4T+(1): channel 1 disabled
Apr 06 15:54:10.006 PA-4T+(1): channel 2 disabled
Apr 06 15:54:10.006 PA-4T+(1): channel 3 disabled
Apr 06 15:54:17.663 ROM: trying to set bootvar 'BSI=0'
Apr 06 15:54:17.663 ROM: trying to read bootvar 'RET_2_RCALTS'
Apr 06 15:54:17.663 ROM: trying to set bootvar 'RET_2_RCALTS='
Apr 06 15:56:17.824 CPU0: PCI: read request at pc=0x606c29fc: bus=1,device=0,function=0,reg=0x08
Apr 06 15:56:17.824 CPU0: PCI: read request at pc=0x606c2a00: bus=1,device=0,function=0,reg=0x08
Apr 06 15:56:17.840 C7200-IO-FE(0): unicast MAC address: ca:00:1e:38:00:00
Apr 06 15:56:17.840 C7200-IO-FE(0): unicast MAC address: ca:00:1e:38:00:00
Apr 06 15:56:25.263 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
Apr 06 15:56:25.278 CPU0: JIT: partial JIT flush (count=642)
Apr 06 15:58:40.918 PA-4T+(1): channel 1 disabled
Apr 06 15:59:11.207 PA-4T+(1): channel 1 disabled
Apr 06 15:59:11.207 PA-4T+(1): channel 1 disabled
Apr 06 15:59:11.207 PA-4T+(1): channel 1 enabled
Apr 06 15:59:33.241 PA-4T+(1): channel 1 disabled
Apr 06 15:59:33.241 PA-4T+(1): channel 1 disabled
Apr 06 15:59:33.241 PA-4T+(1): channel 1 enabled
Apr 06 16:00:23.255 PA-4T+(1): channel 1 disabled
Apr 06 16:00:23.255 PA-4T+(1): channel 1 disabled
Apr 06 16:00:23.255 PA-4T+(1): channel 1 enabled
Apr 06 16:00:59.431 PA-4T+(1): channel 0 disabled
Apr 06 16:01:13.297 PA-4T+(1): channel 1 disabled
Apr 06 16:01:13.297 PA-4T+(1): channel 1 disabled
Apr 06 16:01:13.297 PA-4T+(1): channel 1 enabled
Apr 06 16:01:20.158 PA-4T+(1): channel 0 disabled
Apr 06 16:01:20.158 PA-4T+(1): channel 0 disabled
Apr 06 16:01:20.158 PA-4T+(1): channel 0 enabled
Apr 06 16:01:28.379 CPU0: JIT: flushing data structures (compiled pages=1042)
Apr 06 16:01:28.521 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
Apr 06 16:01:56.754 PA-4T+(1): channel 0 disabled
Apr 06 16:01:56.770 PA-4T+(1): channel 0 disabled
Apr 06 16:01:56.770 PA-4T+(1): channel 0 enabled
Apr 06 16:02:00.973 CPU0: JIT: partial JIT flush (count=761)
Apr 06 16:02:01.036 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
Apr 06 16:02:03.333 PA-4T+(1): channel 1 disabled
Apr 06 16:02:03.333 PA-4T+(1): channel 1 disabled
Apr 06 16:02:03.333 PA-4T+(1): channel 1 enabled
Apr 06 16:02:16.772 PA-4T+(1): channel 0 disabled
Apr 06 16:02:16.772 PA-4T+(1): channel 0 disabled
Apr 06 16:02:16.772 PA-4T+(1): channel 0 enabled
Apr 06 16:02:53.354 PA-4T+(1): channel 1 disabled
Apr 06 16:02:53.354 PA-4T+(1): channel 1 disabled
Apr 06 16:02:53.354 PA-4T+(1): channel 1 enabled
Apr 06 16:03:06.769 PA-4T+(1): channel 0 disabled
Apr 06 16:03:06.769 PA-4T+(1): channel 0 disabled
Apr 06 16:03:06.769 PA-4T+(1): channel 0 enabled
Apr 06 16:03:43.370 PA-4T+(1): channel 1 disabled
Apr 06 16:03:43.370 PA-4T+(1): channel 1 disabled
Apr 06 16:03:43.370 PA-4T+(1): channel 1 enabled
Apr 06 16:03:56.741 PA-4T+(1): channel 0 disabled
Apr 06 16:03:56.741 PA-4T+(1): channel 0 disabled
Apr 06 16:03:56.741 PA-4T+(1): channel 0 enabled
Apr 06 16:04:33.370 PA-4T+(1): channel 1 disabled
Apr 06 16:04:33.370 PA-4T+(1): channel 1 disabled
Apr 06 16:04:33.370 PA-4T+(1): channel 1 enabled
Apr 06 16:04:46.793 PA-4T+(1): channel 0 disabled
Apr 06 16:04:46.793 PA-4T+(1): channel 0 disabled
Apr 06 16:04:46.793 PA-4T+(1): channel 0 enabled
Apr 06 16:04:48.340 CPU0: JIT: flushing data structures (compiled pages=1111)
Apr 06 16:05:36.749 PA-4T+(1): channel 0 disabled
Apr 06 16:05:36.749 PA-4T+(1): channel 0 disabled
Apr 06 16:05:36.749 PA-4T+(1): channel 0 enabled
Apr 06 16:06:26.729 PA-4T+(1): channel 0 disabled
Apr 06 16:06:26.730 PA-4T+(1): channel 0 disabled
Apr 06 16:06:26.730 PA-4T+(1): channel 0 enabled
Apr 06 16:07:16.734 PA-4T+(1): channel 0 disabled
Apr 06 16:07:16.734 PA-4T+(1): channel 0 disabled
Apr 06 16:07:16.734 PA-4T+(1): channel 0 enabled
Apr 06 16:08:06.760 PA-4T+(1): channel 0 disabled
Apr 06 16:08:06.760 PA-4T+(1): channel 0 disabled
Apr 06 16:08:06.760 PA-4T+(1): channel 0 enabled
Apr 06 16:17:19.322 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
Apr 06 16:17:19.478 CPU0: JIT: partial JIT flush (count=631)
Apr 06 16:28:46.477 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
Apr 06 16:29:45.091 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
Apr 06 16:55:08.248 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
Apr 06 17:02:14.783 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
Apr 06 17:04:44.885 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
