#defines working directory where all verilog compiled files go
vlib work1
#compile all verilog modules in test.v to working directory
vlog displayOutput.v
vlog mazeRam.v
vlog maze_position_counter.v
vlog exitTileRam.v
vlog vga_adapter.v
vlog vga_controller.v
vlog vga_address_translator.v
vlog vga_pll.v

#load simultation using test as top level module
vsim -L altera_mf_ver -L lpm_ver display
#log all signals and add some signals to waveform window
log {/*}
#add all items in top level simulation module
add wave {/*}

force {CLOCK_50} 0 0ns, 1 {20ns} -r 40ns
force {resetn} 0
run 40 ns
force {resetn} 1
run 10000 ns