# Test script to read Verilog file directly in Yosys
read_verilog -sv dut.sv
hierarchy -check -top generate_test
stat
proc
opt
stat
write_rtlil generate_test_from_verilog.il
# Synthesize to gate-level netlist
synth -top generate_test
write_verilog -noexpr generate_test_from_verilog_synth.v
