<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/coproc_soft_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/niosv_reset_controller.vhd"
   type="VHDL"
   library="niosv_reset_controller" />
 <file
   path="simulation/submodules/coproc_soft_cpu_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/coproc_soft_cpu_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/coproc_soft_cpu_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/coproc_soft_cpu_mm_interconnect_0_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="simulation/submodules/coproc_soft_cpu_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/coproc_soft_cpu_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/coproc_soft_cpu_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/coproc_soft_cpu_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/coproc_soft_cpu_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="CPU_data_manager_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="CPU_data_manager_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="CPU_data_manager_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="CPU_data_manager_limiter" />
 <file
   path="simulation/submodules/coproc_soft_cpu_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="simulation/submodules/coproc_soft_cpu_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="simulation/submodules/coproc_soft_cpu_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/coproc_soft_cpu_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="SRAM_s1_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="SRAM_s1_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="SRAM_s1_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="SPI_avalon_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="SRAM_s1_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="SPI_avalon_master_translator" />
 <file
   path="simulation/submodules/aldec/niosv_opcode_def.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_mem_op_state.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_shift.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_alu.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_lsu.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_bus_req.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_interrupt_handler.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_reg_file.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_ram.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/ecc_enc.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/ecc_dec.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altecc_enc.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altecc_dec.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_c_decoder.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_c_core.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_c_csr.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_c_D_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_c_E_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_c_M0_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/niosv_avl_to_axi_shim.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/coproc_soft_cpu_CPU_hart.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="riviera" />
 <file
   path="simulation/submodules/cadence/niosv_opcode_def.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/niosv_mem_op_state.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/niosv_shift.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/niosv_alu.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/niosv_lsu.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/niosv_bus_req.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/niosv_interrupt_handler.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/niosv_reg_file.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/niosv_ram.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/ecc_enc.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/ecc_dec.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/altecc_enc.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/altecc_dec.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/niosv_c_decoder.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/niosv_c_core.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/niosv_c_csr.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/niosv_c_D_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/niosv_c_E_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/niosv_c_M0_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/niosv_avl_to_axi_shim.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/cadence/coproc_soft_cpu_CPU_hart.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="ncsim" />
 <file
   path="simulation/submodules/mentor/niosv_opcode_def.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_mem_op_state.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_shift.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_alu.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_lsu.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_bus_req.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_interrupt_handler.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_reg_file.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_ram.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/ecc_enc.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/ecc_dec.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altecc_enc.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altecc_dec.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_c_decoder.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_c_core.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_c_csr.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_c_D_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_c_E_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_c_M0_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/niosv_avl_to_axi_shim.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/coproc_soft_cpu_CPU_hart.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="modelsim" />
 <file
   path="simulation/submodules/synopsys/niosv_opcode_def.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/niosv_mem_op_state.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/niosv_shift.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/niosv_alu.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/niosv_lsu.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/niosv_bus_req.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/niosv_interrupt_handler.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/niosv_reg_file.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/niosv_ram.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/ecc_enc.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/ecc_dec.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/altecc_enc.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/altecc_dec.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/niosv_c_decoder.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/niosv_c_core.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/niosv_c_csr.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/niosv_c_D_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/niosv_c_E_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/niosv_c_M0_stage.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/niosv_avl_to_axi_shim.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/synopsys/coproc_soft_cpu_CPU_hart.sv"
   type="SYSTEM_VERILOG"
   library="hart"
   simulator="vcs" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/coproc_soft_cpu_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/coproc_soft_cpu_SRAM.vhd"
   type="VHDL"
   library="SRAM" />
 <file
   path="simulation/submodules/SPISlaveToAvalonMasterBridge.v"
   type="VERILOG"
   library="SPI" />
 <file
   path="simulation/submodules/altera_avalon_packets_to_master_inst_for_spichain.v"
   type="VERILOG"
   library="SPI" />
 <file
   path="simulation/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v"
   type="VERILOG"
   library="SPI" />
 <file
   path="simulation/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v"
   type="VERILOG"
   library="SPI" />
 <file
   path="simulation/submodules/channel_adapter_btop_for_spichain.v"
   type="VERILOG"
   library="SPI" />
 <file
   path="simulation/submodules/channel_adapter_ptob_for_spichain.v"
   type="VERILOG"
   library="SPI" />
 <file
   path="simulation/submodules/spislave_inst_for_spichain.v"
   type="VERILOG"
   library="SPI" />
 <file
   path="simulation/submodules/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="SPI" />
 <file
   path="simulation/submodules/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="SPI" />
 <file
   path="simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="SPI" />
 <file
   path="simulation/submodules/spiphyslave.v"
   type="VERILOG"
   library="SPI" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart.sv"
   type="SYSTEM_VERILOG"
   library="DEBUG_JTAG" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart_log_module.sv"
   type="SYSTEM_VERILOG"
   library="DEBUG_JTAG" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart_scfifo_r.sv"
   type="SYSTEM_VERILOG"
   library="DEBUG_JTAG" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart_scfifo_w.sv"
   type="SYSTEM_VERILOG"
   library="DEBUG_JTAG" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv"
   type="SYSTEM_VERILOG"
   library="DEBUG_JTAG" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv"
   type="SYSTEM_VERILOG"
   library="DEBUG_JTAG" />
 <file
   path="simulation/submodules/coproc_soft_cpu_CPU.vhd"
   type="VHDL"
   library="CPU" />
 <file path="simulation/coproc_soft_cpu.vhd" type="VHDL" />
 <topLevel name="coproc_soft_cpu" />
 <deviceFamily name="cycloneive" />
 <modelMap
   controllerPath="coproc_soft_cpu.SRAM"
   modelPath="coproc_soft_cpu.SRAM" />
</simPackage>
