--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml final_project.twx final_project.ncd -o final_project.twr
final_project.pcf

Design file:              final_project.ncd
Physical constraint file: final_project.pcf
Device,package,speed:     xc7z020,clg484,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+---------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                     | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)    | Phase  |
------------+------------+------------+------------+------------+---------------------+--------+
AC_GPIO2    |    3.420(R)|      SLOW  |   -1.645(R)|      FAST  |adau1761_codec/clk_48|   0.000|
AC_GPIO3    |    6.150(R)|      SLOW  |   -1.781(R)|      FAST  |adau1761_codec/clk_48|   0.000|
AC_SDA      |    3.108(R)|      SLOW  |   -1.469(R)|      FAST  |adau1761_codec/clk_48|   0.000|
JB<4>       |    0.724(R)|      FAST  |    0.846(R)|      SLOW  |clk_IBUF_BUFG        |   0.000|
JB<5>       |    0.700(R)|      FAST  |    1.838(R)|      SLOW  |clk_IBUF_BUFG        |   0.000|
JB<6>       |    0.809(R)|      FAST  |    2.041(R)|      SLOW  |clk_IBUF_BUFG        |   0.000|
JB<7>       |    0.620(R)|      FAST  |    1.989(R)|      SLOW  |clk_IBUF_BUFG        |   0.000|
btn_left    |   -0.428(R)|      FAST  |    2.592(R)|      SLOW  |clk_IBUF_BUFG        |   0.000|
btn_right   |   -0.278(R)|      FAST  |    2.362(R)|      SLOW  |clk_IBUF_BUFG        |   0.000|
btn_up      |    5.139(R)|      SLOW  |    2.162(R)|      SLOW  |clk_IBUF_BUFG        |   0.000|
------------+------------+------------+------------+------------+---------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+---------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                     | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)    | Phase  |
------------+-----------------+------------+-----------------+------------+---------------------+--------+
AC_GPIO0    |         3.449(R)|      SLOW  |         1.301(R)|      FAST  |adau1761_codec/clk_48|   0.000|
AC_MCLK     |         3.122(R)|      SLOW  |         1.068(R)|      FAST  |adau1761_codec/clk_48|   0.000|
AC_SCK      |         3.051(R)|      SLOW  |         1.024(R)|      FAST  |adau1761_codec/clk_48|   0.000|
AC_SDA      |         3.181(R)|      SLOW  |         0.994(R)|      FAST  |adau1761_codec/clk_48|   0.000|
JB<0>       |         8.424(R)|      SLOW  |         3.549(R)|      FAST  |clk_IBUF_BUFG        |   0.000|
JB<1>       |         8.464(R)|      SLOW  |         3.573(R)|      FAST  |clk_IBUF_BUFG        |   0.000|
JB<2>       |         8.455(R)|      SLOW  |         3.581(R)|      FAST  |clk_IBUF_BUFG        |   0.000|
JB<3>       |         8.188(R)|      SLOW  |         3.416(R)|      FAST  |clk_IBUF_BUFG        |   0.000|
hdmi_clock  |         6.873(R)|      SLOW  |         2.964(R)|      FAST  |hdmi/clk_vgax2       |   0.000|
            |         6.873(F)|      SLOW  |         2.964(F)|      FAST  |hdmi/clk_vgax2       |   0.000|
hdmi_d<8>   |         8.205(R)|      SLOW  |         3.491(R)|      FAST  |hdmi/clk_vgax2       |   0.000|
hdmi_d<9>   |         8.205(R)|      SLOW  |         3.483(R)|      FAST  |hdmi/clk_vgax2       |   0.000|
hdmi_d<10>  |         8.552(R)|      SLOW  |         3.677(R)|      FAST  |hdmi/clk_vgax2       |   0.000|
hdmi_d<11>  |         8.064(R)|      SLOW  |         3.355(R)|      FAST  |hdmi/clk_vgax2       |   0.000|
hdmi_d<12>  |         8.358(R)|      SLOW  |         3.570(R)|      FAST  |hdmi/clk_vgax2       |   0.000|
hdmi_d<13>  |         8.211(R)|      SLOW  |         3.488(R)|      FAST  |hdmi/clk_vgax2       |   0.000|
hdmi_d<14>  |         8.545(R)|      SLOW  |         3.692(R)|      FAST  |hdmi/clk_vgax2       |   0.000|
hdmi_d<15>  |         8.606(R)|      SLOW  |         3.680(R)|      FAST  |hdmi/clk_vgax2       |   0.000|
hdmi_de     |         7.681(R)|      SLOW  |         3.098(R)|      FAST  |hdmi/clk_vgax2       |   0.000|
hdmi_hsync  |         8.075(R)|      SLOW  |         3.390(R)|      FAST  |hdmi/clk_vgax2       |   0.000|
hdmi_vsync  |         8.558(R)|      SLOW  |         3.654(R)|      FAST  |hdmi/clk_vgax2       |   0.000|
leds_l<0>   |         7.774(R)|      SLOW  |         3.144(R)|      FAST  |clk_IBUF_BUFG        |   0.000|
leds_l<1>   |         7.798(R)|      SLOW  |         3.164(R)|      FAST  |clk_IBUF_BUFG        |   0.000|
leds_l<2>   |         7.769(R)|      SLOW  |         3.126(R)|      FAST  |clk_IBUF_BUFG        |   0.000|
leds_l<3>   |         7.782(R)|      SLOW  |         3.145(R)|      FAST  |clk_IBUF_BUFG        |   0.000|
leds_r<0>   |         4.963(R)|      SLOW  |         2.190(R)|      FAST  |adau1761_codec/clk_48|   0.000|
            |        10.253(R)|      SLOW  |         4.062(R)|      FAST  |clk_IBUF_BUFG        |   0.000|
leds_r<1>   |         4.624(R)|      SLOW  |         2.034(R)|      FAST  |adau1761_codec/clk_48|   0.000|
            |         9.913(R)|      SLOW  |         3.974(R)|      FAST  |clk_IBUF_BUFG        |   0.000|
leds_r<2>   |         5.610(R)|      SLOW  |         2.565(R)|      FAST  |adau1761_codec/clk_48|   0.000|
            |        10.371(R)|      SLOW  |         4.432(R)|      FAST  |clk_IBUF_BUFG        |   0.000|
leds_r<3>   |         5.181(R)|      SLOW  |         2.275(R)|      FAST  |adau1761_codec/clk_48|   0.000|
            |        10.228(R)|      SLOW  |         3.950(R)|      FAST  |clk_IBUF_BUFG        |   0.000|
scl         |        10.213(R)|      SLOW  |         4.271(R)|      FAST  |hdmi/clk             |   0.000|
sda         |         9.235(R)|      SLOW  |         3.820(R)|      FAST  |hdmi/clk             |   0.000|
------------+-----------------+------------+-----------------+------------+---------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.784|         |    1.139|         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 02 09:42:35 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



