// Seed: 1092747795
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_9;
  ;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wire id_5,
    output wire id_6
    , id_9,
    output logic id_7
);
  assign id_7 = -1;
  logic id_10;
  always @(*) while (~id_10) id_7 <= 1 - "";
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10,
      id_10
  );
endmodule
