
*** Running vivado
    with args -log CameraIP_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CameraIP_v1_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Ryan Bornhorst/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source CameraIP_v1_0.tcl -notrace
WARNING: [Board 49-91] Board repository path 'C:XilinxVivadoÅ8.2dataoards' does not exist, it will not be used to search board files.
Command: synth_design -top CameraIP_v1_0 -part xc7a100tcsg324-1 -directive FewerCarryChains -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 53544 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 373.320 ; gain = 99.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CameraIP_v1_0' [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/hdl/CameraIP_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CameraIP_v1_0_S00_AXI' [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/hdl/CameraIP_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/hdl/CameraIP_v1_0_S00_AXI.v:255]
INFO: [Synth 8-226] default block is never used [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/hdl/CameraIP_v1_0_S00_AXI.v:396]
INFO: [Synth 8-6157] synthesizing module 'OV7670_wrapper' [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/OV7670_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'OV7670_controller' [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/OV7670_controller.v:8]
	Parameter camera_address bound to: 8'b01000010 
INFO: [Synth 8-6157] synthesizing module 'i2c_sender' [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/i2c_sender.v:8]
WARNING: [Synth 8-5788] Register taken_reg in module i2c_sender is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/i2c_sender.v:35]
WARNING: [Synth 8-5788] Register sioc_reg in module i2c_sender is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/i2c_sender.v:37]
INFO: [Synth 8-6155] done synthesizing module 'i2c_sender' (1#1) [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/i2c_sender.v:8]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_controller' (2#1) [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/OV7670_controller.v:8]
INFO: [Synth 8-6157] synthesizing module 'OV7670_capture' [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/OV7670_capture.v:8]
WARNING: [Synth 8-5788] Register dout_reg in module OV7670_capture is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/OV7670_capture.v:44]
WARNING: [Synth 8-5788] Register we_reg in module OV7670_capture is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/OV7670_capture.v:46]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_capture' (3#1) [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/OV7670_capture.v:8]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/vga.v:8]
	Parameter hRez bound to: 640 - type: integer 
	Parameter hStartSync bound to: 656 - type: integer 
	Parameter hEndSync bound to: 752 - type: integer 
	Parameter hMaxCount bound to: 800 - type: integer 
	Parameter vRez bound to: 480 - type: integer 
	Parameter vStartSync bound to: 490 - type: integer 
	Parameter vEndSync bound to: 492 - type: integer 
	Parameter vMaxCount bound to: 525 - type: integer 
	Parameter hsync_active bound to: 1'b0 
	Parameter vsync_active bound to: 1'b0 
WARNING: [Synth 8-5788] Register frame_addr_reg in module vga is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/vga.v:46]
WARNING: [Synth 8-5788] Register vga_red_reg in module vga is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/vga.v:58]
WARNING: [Synth 8-5788] Register vga_green_reg in module vga is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/vga.v:59]
WARNING: [Synth 8-5788] Register vga_blue_reg in module vga is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/vga.v:60]
WARNING: [Synth 8-5788] Register vga_hsync_reg in module vga is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/vga.v:81]
WARNING: [Synth 8-5788] Register vga_vsync_reg in module vga is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/vga.v:87]
INFO: [Synth 8-6155] done synthesizing module 'vga' (4#1) [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/vga.v:8]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_wrapper' (5#1) [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/src/OV7670_wrapper.v:23]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/hdl/CameraIP_v1_0_S00_AXI.v:247]
INFO: [Synth 8-6155] done synthesizing module 'CameraIP_v1_0_S00_AXI' (6#1) [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/hdl/CameraIP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CameraIP_v1_0' (7#1) [C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0/hdl/CameraIP_v1_0.v:4]
WARNING: [Synth 8-3331] design OV7670_wrapper has unconnected port clk100
WARNING: [Synth 8-3331] design CameraIP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design CameraIP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design CameraIP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design CameraIP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design CameraIP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design CameraIP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 428.047 ; gain = 153.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 428.047 ; gain = 153.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 428.047 ; gain = 153.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5546] ROM "divider" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finished" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 428.047 ; gain = 153.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module OV7670_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module OV7670_capture 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module CameraIP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/busy_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CameraIP_v1_0_S00_AXI_inst/ov7670/controller/finished" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CameraIP_v1_0_S00_AXI_inst/ov7670/vga/vCounter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design CameraIP_v1_0 has port OV7670_RESET driven by constant 1
WARNING: [Synth 8-3917] design CameraIP_v1_0 has port OV7670_PWDN driven by constant 0
WARNING: [Synth 8-3331] design CameraIP_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design CameraIP_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design CameraIP_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design CameraIP_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design CameraIP_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design CameraIP_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/data_sr_reg[0] )
INFO: [Synth 8-3886] merging instance 'CameraIP_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'CameraIP_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CameraIP_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'CameraIP_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'CameraIP_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CameraIP_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (CameraIP_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module CameraIP_v1_0.
WARNING: [Synth 8-3332] Sequential element (CameraIP_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module CameraIP_v1_0.
WARNING: [Synth 8-3332] Sequential element (CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/data_sr_reg[0]) is unused and will be removed from module CameraIP_v1_0.
WARNING: [Synth 8-3332] Sequential element (CameraIP_v1_0_S00_AXI_inst/ov7670/capture/d_latch_reg[11]) is unused and will be removed from module CameraIP_v1_0.
WARNING: [Synth 8-3332] Sequential element (CameraIP_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module CameraIP_v1_0.
WARNING: [Synth 8-3332] Sequential element (CameraIP_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module CameraIP_v1_0.
WARNING: [Synth 8-3332] Sequential element (CameraIP_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module CameraIP_v1_0.
WARNING: [Synth 8-3332] Sequential element (CameraIP_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module CameraIP_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 591.336 ; gain = 317.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 591.336 ; gain = 317.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `CameraIP_v1_0`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `CameraIP_v1_0' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 591.344 ; gain = 317.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 591.344 ; gain = 317.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 591.344 ; gain = 317.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 591.344 ; gain = 317.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 591.344 ; gain = 317.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 591.344 ; gain = 317.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 591.344 ; gain = 317.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    10|
|3     |LUT1   |     9|
|4     |LUT2   |    82|
|5     |LUT3   |    56|
|6     |LUT4   |    30|
|7     |LUT5   |    40|
|8     |LUT6   |    28|
|9     |FDCE   |   133|
|10    |FDPE   |    33|
|11    |FDRE   |   186|
|12    |FDSE   |     1|
|13    |IBUF   |    73|
|14    |OBUF   |   111|
|15    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------+------+
|      |Instance                     |Module                |Cells |
+------+-----------------------------+----------------------+------+
|1     |top                          |                      |   797|
|2     |  CameraIP_v1_0_S00_AXI_inst |CameraIP_v1_0_S00_AXI |   608|
|3     |    ov7670                   |OV7670_wrapper        |   417|
|4     |      capture                |OV7670_capture        |   117|
|5     |      controller             |OV7670_controller     |   164|
|6     |        sender               |i2c_sender            |   162|
|7     |      vga                    |vga                   |   136|
+------+-----------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 591.344 ; gain = 317.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 591.344 ; gain = 317.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 591.344 ; gain = 317.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 688.547 ; gain = 426.520
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/edit_CameraIP_v1_0.runs/synth_1/CameraIP_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CameraIP_v1_0_utilization_synth.rpt -pb CameraIP_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 688.547 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 14:02:41 2019...
