// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2021 Anbernic
 *
 * Anbernic RG351V
 *
 */

/dts-v1/;
#include <dt-bindings/display/drm_mipi_dsi.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/pinctrl/rockchip.h>
#include <dt-bindings/sensor-dev.h>
#include "rockchip/rk3326.dtsi"
#include "rockchip/rk3326-linux.dtsi"

/ {
	model = "Anbernic RG351V";
	compatible = "rockchip,rk3326-rg351v-linux", "rockchip,rk3326";

	chosen {
                bootargs = "";
	};

	gpio_keys: rg351-keys {
		compatible = "gpio-keys";
		#address-cells = <1>;
		#size-cells = <0>;
		autorepeat;
		button@0 {
			label = "GPIO BTN-VOLUP";
			linux,code = <KEY_VOLUMEUP>;
			gpios = <&gpio2 RK_PA0 GPIO_ACTIVE_LOW>;
		};
		button@1 {
			label = "GPIO BTN-VOLDN";
			linux,code = <KEY_VOLUMEDOWN>;
			gpios = <&gpio2 RK_PA1 GPIO_ACTIVE_LOW>;
		};
	};

	fiq-debugger {
		compatible = "rockchip,fiq-debugger";
		rockchip,serial-id = <2>;
		rockchip,wake-irq = <0>;
		/* If enable uart uses irq instead of fiq */
		rockchip,irq-mode-enable = <0>;
		rockchip,baudrate = <115200>;  /* Only 115200 and 1500000 */
		interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_LOW>;
		pinctrl-names = "default";
		pinctrl-0 = <&uart2m1_xfer>;
		status = "okay";
	};

	backlight: backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 62745 0>;
		brightness-levels = <
			  2   3   4   5   6   7
			  8   9  10  11  12  13  14  15
			 16  17  18  19  20  21  22  23
			 24  25  26  27  28  29  30  31
			 32  33  34  35  36  37  38  39
			 40  41  42  43  44  45  46  47
			 48  49  50  51  52  53  54  55
			 56  57  58  59  60  61  62  63
			 64  65  66  67  68  69  70  71
			 72  73  74  75  76  77  78  79
			 80  81  82  83  84  85  86  87
			 88  89  90  91  92  93  94  95
			 96  97  98  99 100 101 102 >;
		default-brightness-level = <51>; /* default 50% */
	};

	leds: gpio_leds {
		compatible = "gpio-leds";

		pinctrl-names = "led_pins";
		pinctrl-0 = <&led_pins>;

		/* Blue LED : GPIO0_C1 */
		heartbeat {
			label = "blue:heartbeat";
			gpios = <&gpio0 RK_PC1 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "heartbeat";
		};
	};

	rk817-sound {
		compatible = "simple-audio-card";
		simple-audio-card,format = "i2s";
		simple-audio-card,name = "rockchip,rk817-codec";
		simple-audio-card,mclk-fs = <256>;
		simple-audio-card,widgets =
			"Microphone", "Mic Jack",
			"Headphone", "Headphone Jack";
		simple-audio-card,routing =
			"MIC_IN", "Mic Jack",
			/*"IN1P", "Mic Jack",*/
			"Headphone Jack", "HPOL",
			"Headphone Jack", "HPOR";
		simple-audio-card,hp-det-gpio = <&gpio2 RK_PC6 GPIO_ACTIVE_HIGH>;
		simple-audio-card,codec-hp-det = <1>;
		simple-audio-card,cpu {
			sound-dai = <&i2s1_2ch>;
		};
		simple-audio-card,codec {
			sound-dai = <&rk817_codec>;
		};
	};

	vccsys: vccsys {
		compatible = "regulator-fixed";
		regulator-name = "vcc3v8_sys";
		regulator-always-on;
		regulator-min-microvolt = <3800000>;
		regulator-max-microvolt = <3800000>;
	};

/*	vcc_host: vcc_host {
		compatible = "regulator-fixed";
		regulator-name = "vcc_host";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;

		gpio = <&gpio0 RK_PB7 GPIO_ACTIVE_HIGH>;
		enable-active-high;
		regulator-always-on;
		vin-supply = <&vccsys>;
	};*/
};

&bus_apll {
	bus-supply = <&vdd_logic>;
	status = "okay";
};

&cpu0 {
	cpu-supply = <&vdd_arm>;
};

&cpu0_opp_table {
	rockchip,avs = <1>;

	/* bin scaling clock 1.296MHz */
	rockchip,bin-scaling-sel = <
		0	10
		1	13
		2	16
		3	20
	>;

	/delete-node/ opp-408000000;
	/delete-node/ opp-600000000;
	/delete-node/ opp-696000000;
	/delete-node/ opp-1416000000;
	/delete-node/ opp-1512000000;

	opp-816000000 {
		opp-hz = /bits/ 64 <816000000>;
		opp-microvolt = <1050000 1050000 1350000>;
		opp-microvolt-L0 = <1050000 1050000 1350000>;
		opp-microvolt-L1 = <1000000 1000000 1350000>;
		opp-microvolt-L2 = <1000000 1000000 1350000>;
		opp-microvolt-L3 = <950000  950000  1350000>;
		clock-latency-ns = <40000>;
		opp-suspend;
	};

	opp-912000000 {
		opp-hz = /bits/ 64 <912000000>;
		opp-microvolt = <1125000 1125000 1350000>;
		opp-microvolt-L0 = <1125000 1125000 1350000>;
		opp-microvolt-L1 = <1075000 1075000 1350000>;
		opp-microvolt-L2 = <1075000 1075000 1350000>;
		opp-microvolt-L3 = <1000000 1000000 1350000>;
		clock-latency-ns = <40000>;
	};

	opp-1008000000 {
		opp-hz = /bits/ 64 <1008000000>;
		opp-microvolt = <1175000 1175000 1350000>;
		opp-microvolt-L0 = <1175000 1175000 1350000>;
		opp-microvolt-L1 = <1125000 1125000 1350000>;
		opp-microvolt-L2 = <1125000 1125000 1350000>;
		opp-microvolt-L3 = <1050000 1050000 1350000>;
		clock-latency-ns = <40000>;
	};

	opp-1200000000 {
		opp-hz = /bits/ 64 <1200000000>;
		opp-microvolt = <1300000 1300000 1350000>;
		opp-microvolt-L0 = <1300000 1300000 1350000>;
		opp-microvolt-L1 = <1275000 1275000 1350000>;
		opp-microvolt-L2 = <1250000 1250000 1350000>;
		opp-microvolt-L3 = <1200000 1200000 1350000>;
		clock-latency-ns = <40000>;
	};

	opp-1248000000 {
		opp-hz = /bits/ 64 <1248000000>;
		opp-microvolt = <1350000 1350000 1350000>;
		opp-microvolt-L0 = <1350000 1350000 1350000>;
		opp-microvolt-L1 = <1300000 1300000 1350000>;
		opp-microvolt-L2 = <1275000 1275000 1350000>;
		opp-microvolt-L3 = <1225000 1225000 1350000>;
		clock-latency-ns = <40000>;
	};

	opp-1296000000 {
		opp-hz = /bits/ 64 <1296000000>;
		opp-microvolt = <1350000 1350000 1350000>;
		opp-microvolt-L0 = <1350000 1350000 1350000>;
		opp-microvolt-L1 = <1350000 1350000 1350000>;
		opp-microvolt-L2 = <1300000 1300000 1350000>;
		opp-microvolt-L3 = <1250000 1250000 1350000>;
		clock-latency-ns = <40000>;
	};

	opp-1320000000 {
		opp-hz = /bits/ 64 <1320000000>;
		opp-microvolt = <1350000 1350000 1350000>;
		opp-microvolt-L0 = <1350000 1350000 1350000>;
		opp-microvolt-L1 = <1350000 1350000 1350000>;
		opp-microvolt-L2 = <1300000 1300000 1350000>;
		opp-microvolt-L3 = <1250000 1250000 1350000>;
		clock-latency-ns = <40000>;
	};

	opp-1344000000 {
		opp-hz = /bits/ 64 <1344000000>;
		opp-microvolt = <1350000 1350000 1350000>;
		opp-microvolt-L0 = <1350000 1350000 1350000>;
		opp-microvolt-L1 = <1350000 1350000 1350000>;
		opp-microvolt-L2 = <1300000 1300000 1350000>;
		opp-microvolt-L3 = <1250000 1250000 1350000>;
		clock-latency-ns = <40000>;
	};

	opp-1368000000 {
		opp-hz = /bits/ 64 <1368000000>;
		opp-microvolt = <1350000 1350000 1350000>;
		opp-microvolt-L0 = <1350000 1350000 1350000>;
		opp-microvolt-L1 = <1350000 1350000 1350000>;
		opp-microvolt-L2 = <1300000 1300000 1350000>;
		opp-microvolt-L3 = <1250000 1250000 1350000>;
		clock-latency-ns = <40000>;
	};
};

&display_subsystem {
	status = "okay";
};

&dsi {
	status = "okay";

	panel@0 {
		compatible = "elida,kd35t133", "simple-panel-dsi";
		reg = <0>;
		id = [30 52];

		/* pwm1 backlight */
		backlight = <&backlight>;
		/* RK817 LDO7 */
		backlight-supply = <&vcc_backlight>;
		/* RK817 LDO8 */
		power-supply = <&vcc_lcd>;

		/* Rev 0.2 LCD reset gpio GPIO3.C0 */
		reset-gpios = <&gpio3 RK_PC0 GPIO_ACTIVE_LOW>;

		prepare-delay-ms = <20>;
		reset-delay-ms = <150>;
		init-delay-ms = <20>;
		enable-delay-ms = <120>;
		disable-delay-ms = <50>;
		unprepare-delay-ms = <20>;

		/* LCD size */
		width-mm = <52>;
		height-mm = <70>;

		dsi,flags = <(MIPI_DSI_MODE_VIDEO           |
			      MIPI_DSI_MODE_VIDEO_BURST     |
			      MIPI_DSI_MODE_LPM             |
			      MIPI_DSI_MODE_EOT_PACKET)>;

		dsi,format = <MIPI_DSI_FMT_RGB888>;
		dsi,lanes = <4>;

		/*
			- panel-init-sequence data description -
			  mipi_cmd, delay(ms), len, lcd_cmd, lcd_data...

			- mipi_cmd description -
			  05 : MIPI_DSI_SHORT_WRITE
			  15 : MIPI_DSI_SHORT_WRITE_PARAM
			  39 : MIPI_DSI_LONG_WRITE

			- ILI9486 (Initialize sequence) -
			  11: Sleep out & 250ms wait
			  E0: PositiveGamma
			  E1: NegativeGamma
			  C0: PowerControl_1
			  C1: PowerControl_2
			  C5: VcomControl
			  36: MemoryAccess
			  3A: InterfacePixelFormat
			  B0: InterfaceModeControl
			  B1: FrameRateControl
			  B4: DisplayInversionControl
			  B6: DisplayFunctionControl
			  E9: SetImageFunction
			  F7: AdjustControl_3
			  21: DisplayInversionOn
			  29: DisplayOn & 50ms wait
		*/

		panel-init-sequence = [
			15 00 02 FF 30
			15 00 02 FF 52
			15 00 02 FF 01
			15 00 02 E3 00
			15 00 02 03 40
			15 00 02 04 00
			15 00 02 05 03
			15 00 02 24 12
			15 00 02 25 1E
			15 00 02 26 28
			15 00 02 27 52
			15 00 02 28 57
			15 00 02 29 01
			15 00 02 2A DF
			15 00 02 38 9C
			15 00 02 39 A7
			15 00 02 3A 53
			15 00 02 44 00
			15 00 02 49 3C
			15 00 02 59 FE
			15 00 02 5C 00
			15 00 02 91 77
			15 00 02 92 77
			15 00 02 A0 55
			15 00 02 A1 50
			15 00 02 A4 9C
			15 00 02 A7 02
			15 00 02 A8 01
			15 00 02 A9 01
			15 00 02 AA FC
			15 00 02 AB 28
			15 00 02 AC 06
			15 00 02 AD 06
			15 00 02 AE 06
			15 00 02 AF 03
			15 00 02 B0 08
			15 00 02 B1 26
			15 00 02 B2 28
			15 00 02 B3 28
			15 00 02 B4 33
			15 00 02 B5 08
			15 00 02 B6 26
			15 00 02 B7 08
			15 00 02 B8 26
			15 00 02 FF 30
			15 00 02 FF 52
			15 00 02 FF 02
			15 00 02 B0 0B
			15 00 02 B1 16
			15 00 02 B2 17
			15 00 02 B3 2C
			15 00 02 B4 32
			15 00 02 B5 3B
			15 00 02 B6 29
			15 00 02 B7 40
			15 00 02 B8 0D
			15 00 02 B9 05
			15 00 02 BA 12
			15 00 02 BB 10
			15 00 02 BC 12
			15 00 02 BD 15
			15 00 02 BE 19
			15 00 02 BF 0E
			15 00 02 C0 16
			15 00 02 C1 0A
			15 00 02 D0 0C
			15 00 02 D1 17
			15 00 02 D2 14
			15 00 02 D3 2E
			15 00 02 D4 32
			15 00 02 D5 3C
			15 00 02 D6 22
			15 00 02 D7 3D
			15 00 02 D8 0D
			15 00 02 D9 07
			15 00 02 DA 13
			15 00 02 DB 13
			15 00 02 DC 11
			15 00 02 DD 15
			15 00 02 DE 19
			15 00 02 DF 10
			15 00 02 E0 17
			15 00 02 E1 0A
			15 00 02 FF 30
			15 00 02 FF 52
			15 00 02 FF 03
			15 00 02 00 2A
			15 00 02 01 2A
			15 00 02 02 2A
			15 00 02 03 2A
			15 00 02 04 61
			15 00 02 05 80
			15 00 02 06 C7
			15 00 02 07 01
			15 00 02 08 82
			15 00 02 09 83
			15 00 02 30 2A
			15 00 02 31 2A
			15 00 02 32 2A
			15 00 02 33 2A
			15 00 02 34 61
			15 00 02 35 C5
			15 00 02 36 80
			15 00 02 37 23
			15 00 02 40 82
			15 00 02 41 83
			15 00 02 42 80
			15 00 02 43 81
			15 00 02 44 11
			15 00 02 45 E6
			15 00 02 46 E5
			15 00 02 47 11
			15 00 02 48 E8
			15 00 02 49 E7
			15 00 02 50 02
			15 00 02 51 01
			15 00 02 52 04
			15 00 02 53 03
			15 00 02 54 11
			15 00 02 55 EA
			15 00 02 56 E9
			15 00 02 57 11
			15 00 02 58 EC
			15 00 02 59 EB
			15 00 02 7E 02
			15 00 02 7F 80
			15 00 02 E0 5A
			15 00 02 B1 00
			15 00 02 B4 0E
			15 00 02 B5 0F
			15 00 02 B6 04
			15 00 02 B7 07
			15 00 02 B8 06
			15 00 02 B9 05
			15 00 02 BA 0F
			15 00 02 C7 00
			15 00 02 CA 0E
			15 00 02 CB 0F
			15 00 02 CC 04
			15 00 02 CD 07
			15 00 02 CE 06
			15 00 02 CF 05
			15 00 02 D0 0F
			15 00 02 81 0F
			15 00 02 84 0E
			15 00 02 85 0F
			15 00 02 86 07
			15 00 02 87 04
			15 00 02 88 05
			15 00 02 89 06
			15 00 02 8A 00
			15 00 02 97 0F
			15 00 02 9A 0E
			15 00 02 9B 0F
			15 00 02 9C 07
			15 00 02 9D 04
			15 00 02 9E 05
			15 00 02 9F 06
			15 00 02 A0 00
			15 00 02 FF 30
			15 00 02 FF 52
			15 00 02 FF 02
			15 00 02 01 01
			15 00 02 02 DA
			15 00 02 03 BA
			15 00 02 04 A8
			15 00 02 05 9A
			15 00 02 06 70
			15 00 02 07 FF
			15 00 02 08 91
			15 00 02 09 90
			15 00 02 0A FF
			15 00 02 0B 8F
			15 00 02 0C 60
			15 00 02 0D 58
			15 00 02 0E 48
			15 00 02 0F 38
			15 00 02 10 2B
			15 00 02 FF 30
			15 00 02 FF 52
			15 00 02 FF 00
			15 00 02 36 02
			15 00 02 3A 70
			05 C8 01 11
			05 0A 01 29
		];

		/* 28: DisplayOff */
		/* 10: SleepIn */
		panel-exit-sequence = [
			05 14 01 28
			05 0A 01 10
		];

		panel-read-id-sequence = [
			05 00 02 00 00
		];

		display-timings {
			native-mode = <&timing0>;

			timing0: timing0 {
				clock-frequency = <26400000>;
				hactive = <640>;
				vactive = <480>;
				hfront-porch = <119>;
				hsync-len = <2>;
				hback-porch = <119>;
				vfront-porch = <13>;
				vsync-len = <2>;
				vback-porch = <5>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <0>;
				pixelclk-active = <0>;
			};
		};
	};

	panel@1 {
		status = "okay";
		compatible = "elida,kd35t133", "simple-panel-dsi";
		/* don't register this panel */
		//reg = <0>; 
		id = [38 21];
		backlight = <&backlight>;
		//power-supply = <&vcc_lcd>;
		//gpio = <&gpio0 RK_PC2 GPIO_ACTIVE_HIGH>;
		//reset-gpios = <&gpio0 RK_PA6 GPIO_ACTIVE_LOW>;
		prepare-delay-ms = <20>;
		reset-delay-ms = <150>;
		init-delay-ms = <20>;
		enable-delay-ms = <120>;
		disable-delay-ms = <50>;
		unprepare-delay-ms = <20>;

		dsi,flags = <(MIPI_DSI_MODE_VIDEO	   |
			      MIPI_DSI_MODE_VIDEO_BURST     |
			      MIPI_DSI_MODE_LPM	     |
			      MIPI_DSI_MODE_EOT_PACKET)>;
		dsi,format = <MIPI_DSI_FMT_RGB888>;
		dsi,lanes  = <4>;
		panel-init-sequence = [
			39 00 04 b9 f1 12 83
			39 00 06 b1 00 00 00 da 80
			39 00 04 b2 00 13 70
			39 00 0b b3 10 10 28 28 03 ff 00 00 00 00
			15 00 02 b4 80
			15 00 03 b5 0a 0a
			15 00 03 b6 7f 7f
			39 00 05 b8 26 62 f0 63
			39 00 1c ba 33 81 05 f9 0e 0e 20 00 00 00 00 00 00 00 
				 44 25 00 90 0a 00 00 01 4f 01 00 00 37
			15 00 02 bc 47
			39 00 04 bf 02 11 00
			39 00 0a c0 73 73 50 50 00 00 12 50 00
			39 00 0d c1 53 c0 32 32 77 e1 dd dd 77 77 33 33
			39 00 07 c6 82 00 bf ff 00 ff
			39 00 07 c7 b8 00 0a 00 00 00
			39 00 05 c8 10 40 1e 02
			15 00 02 cc 0b
			39 00 23 e0 00 07 0d 37 35 3f 41 44 06 0c 0d 0f 11 10
				 12 14 1a 00 07 0d 37 35 3f 41 44 06 0c 0d 0f
				 11 10 12 14 1a
			39 00 0f e3 07 07 0b 0b 0b 0b 00 00 00 00 ff 00 c0 10
			39 00 40 e9 c8 10 02 00 00 b0 b1 11 31 23 28 80 b0 b1
				 27 08 00 04 02 00 00 00 00 04 02 00 00 00 88
				 88 ba 60 24 08 88 88 88 88 88 88 88 ba 71 35
				 18 88 88 88 88 88 00 00 00 01 00 00 00 00 00
				 00 00 00 00   
			39 00 3e ea 97 0a 82 02 03 07 00 00 00 00 00 00 81 88
				 ba 17 53 88 88 88 88 88 88 80 88 ba 06 42 88
				 88 88 88 88 88 23 00 00 02 80 00 00 00 00 00
				 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
				 00 00
			39 00 04 ef ff ff 01
			05 c8 01 11
			05 32 01 29
		];

		panel-exit-sequence = [
			05 14 01 28
			05 0A 01 10
		];

		panel-read-id-sequence = [
			05 00 02 00 00
		];

		display-timings {
			native-mode = <&timing1>;
			timing1: timing1 {
				clock-frequency = <26400000>;
				hactive = <640>;
				vactive = <480>;
				hfront-porch = <119>;
				hsync-len = <2>;
				hback-porch = <119>;
				vfront-porch = <13>;
				vsync-len = <2>;
				vback-porch = <5>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <0>;
				pixelclk-active = <0>;
			};
		};
	};
};

&dsi_in_vopb {
	status = "okay";
};

&dfi {
	status = "okay";
};

&dmc {
	status = "okay";
	center-supply = <&vdd_logic>;
	upthreshold = <40>;
	downdifferential = <20>;
	system-status-freq = <
		/*system status         freq(KHz)*/
		SYS_STATUS_NORMAL       666000
		SYS_STATUS_REBOOT       786000
		SYS_STATUS_SUSPEND      450000
		SYS_STATUS_VIDEO_1080P  666000
		SYS_STATUS_VIDEO_4K     786000
		SYS_STATUS_VIDEO_4K_10B 786000
		SYS_STATUS_PERFORMANCE  850000
		SYS_STATUS_BOOST        850000
		SYS_STATUS_DUALVIEW     786000
		SYS_STATUS_ISP          786000
	>;

	auto-min-freq = <450000>;
	auto-freq-en = <1>;
};

&dmc_opp_table {
	/delete-node/ opp-194000000;
	/delete-node/ opp-328000000;
	/delete-node/ opp-786000000;

	opp-450000000 {
		opp-hz = /bits/ 64 <450000000>;
		opp-microvolt = <950000>;
	};

	opp-528000000 {
		opp-hz = /bits/ 64 <528000000>;
		opp-microvolt = <975000>;
	};

	opp-666000000 {
		opp-hz = /bits/ 64 <666000000>;
		opp-microvolt = <1050000>;
	};

	opp-786000000 {
		opp-hz = /bits/ 64 <786000000>;
		opp-microvolt = <1150000>;
	};

	opp-840000000 {
		opp-hz = /bits/ 64 <840000000>;
		opp-microvolt = <1150000>;
	};
};

&emmc {
	status = "disabled";
};

&gpu {
	mali-supply = <&vdd_logic>;
	status = "okay";
};

&gpu_opp_table {
	/delete-node/ opp-200000000;
	/delete-node/ opp-300000000;
	/delete-node/ opp-520000000;

	opp-400000000 {
		opp-hz = /bits/ 64 <400000000>;
		opp-microvolt = <1050000>;
		opp-microvolt-L0 = <1050000>;
		opp-microvolt-L1 = <1025000>;
		opp-microvolt-L2 = <975000>;
		opp-microvolt-L3 = <950000>;
	};
	opp-480000000 {
		opp-hz = /bits/ 64 <480000000>;
		opp-microvolt = <1125000>;
		opp-microvolt-L0 = <1125000>;
		opp-microvolt-L1 = <1100000>;
		opp-microvolt-L2 = <1050000>;
		opp-microvolt-L3 = <1000000>;
	};

	opp-520000000 {
		opp-hz = /bits/ 64 <520000000>;
		opp-microvolt = <1150000>;
		opp-microvolt-L0 = <1150000>;
		opp-microvolt-L1 = <1150000>;
		opp-microvolt-L2 = <1100000>;
		opp-microvolt-L3 = <1050000>;
	};

	opp-540000000 {
		opp-hz = /bits/ 64 <540000000>;
		opp-microvolt = <1150000>;
		opp-microvolt-L0 = <1150000>;
		opp-microvolt-L1 = <1150000>;
		opp-microvolt-L2 = <1100000>;
		opp-microvolt-L3 = <1050000>;
	};

	opp-560000000 {
		opp-hz = /bits/ 64 <560000000>;
		opp-microvolt = <1150000>;
		opp-microvolt-L0 = <1150000>;
		opp-microvolt-L1 = <1150000>;
		opp-microvolt-L2 = <1100000>;
		opp-microvolt-L3 = <1050000>;
	};
};

&i2c0 {
	status = "okay";
	clock-frequency = <400000>;
	i2c-scl-rising-time-ns = <280>;
	i2c-scl-falling-time-ns = <16>;

	rk817: pmic@20 {
		compatible = "rockchip,rk817";
		reg = <0x20>;
		interrupt-parent = <&gpio0>;
		interrupts = <10 IRQ_TYPE_LEVEL_LOW>;
		pinctrl-names = "default", "pmic-sleep",
				"pmic-power-off", "pmic-reset";
		pinctrl-0 = <&pmic_int>;
		pinctrl-1 = <&soc_slppin_slp>, <&rk817_slppin_slp>;
		pinctrl-2 = <&soc_slppin_gpio>, <&rk817_slppin_pwrdn>;
		pinctrl-3 = <&soc_slppin_rst>, <&rk817_slppin_rst>;
		rockchip,system-power-controller;
		wakeup-source;
		#clock-cells = <1>;
		clock-output-names = "rk808-clkout1", "rk808-clkout2";
		//fb-inner-reg-idxs = <2>;

		/* 1: rst regs (default in codes), 0: rst the pmic */
		pmic-reset-func = <1>;

		vcc1-supply = <&vccsys>;
		vcc2-supply = <&vccsys>;
		vcc3-supply = <&vccsys>;
		vcc4-supply = <&vccsys>;
		vcc5-supply = <&vccsys>;
		vcc6-supply = <&vccsys>;
		vcc7-supply = <&vccsys>;
		vcc8-supply = <&vccsys>;
		vcc9-supply = <&dcdc_boost>;

		pwrkey {
			status = "okay";
		};

		pinctrl_rk8xx: pinctrl_rk8xx {
			gpio-controller;
			#gpio-cells = <2>;

			rk817_ts_gpio1: rk817_ts_gpio1 {
				pins = "gpio_ts";
				function = "pin_fun1";
				/* output-low; */
				/* input-enable; */
			};

			rk817_gt_gpio2: rk817_gt_gpio2 {
				pins = "gpio_gt";
				function = "pin_fun1";
			};

			rk817_pin_ts: rk817_pin_ts {
				pins = "gpio_ts";
				function = "pin_fun0";
			};

			rk817_pin_gt: rk817_pin_gt {
				pins = "gpio_gt";
				function = "pin_fun0";
			};

			rk817_slppin_null: rk817_slppin_null {
				pins = "gpio_slp";
				function = "pin_fun0";
			};

			rk817_slppin_slp: rk817_slppin_slp {
				pins = "gpio_slp";
				function = "pin_fun1";
			};

			rk817_slppin_pwrdn: rk817_slppin_pwrdn {
				pins = "gpio_slp";
				function = "pin_fun2";
			};

			rk817_slppin_rst: rk817_slppin_rst {
				pins = "gpio_slp";
				function = "pin_fun3";
			};
		};

		regulators {
			vdd_logic: DCDC_REG1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <950000>;
				regulator-max-microvolt = <1150000>;
				regulator-ramp-delay = <6001>;
				regulator-initial-mode = <0x2>;
				regulator-name = "vdd_logic";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <950000>;
				};
			};

			vdd_arm: DCDC_REG2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <950000>;
				regulator-max-microvolt = <1350000>;
				regulator-ramp-delay = <6001>;
				regulator-initial-mode = <0x2>;
				regulator-name = "vdd_arm";
				regulator-state-mem {
					regulator-off-in-suspend;
					regulator-suspend-microvolt = <950000>;
				};
			};

			vcc_ddr: DCDC_REG3 {
				regulator-always-on;
				regulator-boot-on;
				regulator-initial-mode = <0x2>;
				regulator-name = "vcc_ddr";
				regulator-state-mem {
					regulator-on-in-suspend;
				};
			};

			vcc_3v3: DCDC_REG4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-initial-mode = <0x2>;
				regulator-name = "vcc_3v3";
				regulator-state-mem {
					regulator-off-in-suspend;
					regulator-suspend-microvolt = <3300000>;
				};
			};

			/* Not Used */
			vcc_1v0: LDO_REG1 {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <1000000>;
				regulator-name = "vcc_1v0";
				regulator-state-mem {
					regulator-off-in-suspend;
					regulator-suspend-microvolt = <1000000>;
				};
			};

			vcc1v8_soc: LDO_REG2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;

				regulator-name = "vcc1v8_soc";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vdd1v0_soc: LDO_REG3 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <1000000>;

				regulator-name = "vcc1v0_soc";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1000000>;
				};
			};

			vcc3v3_pmu: LDO_REG4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;

				regulator-name = "vcc3v3_pmu";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <3300000>;

				};
			};

			vccio_sd: LDO_REG5 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;

				regulator-name = "vccio_sd";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vcc_sd: LDO_REG6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;

				regulator-name = "vcc_sd";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <3000000>;

				};
			};

			/* Rev 0.2 LCD Backlight Power */
			vcc_backlight: LDO_REG7 {
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-name = "vcc_backlight";
				regulator-state-mem {
					regulator-off-in-suspend;
					regulator-suspend-microvolt = <3300000>;
				};
			};

			/* Rev 0.2 LCD IO Power */
			vcc_lcd: LDO_REG8 {
				regulator-min-microvolt = <2800000>;
				regulator-max-microvolt = <2800000>;
				regulator-name = "vcc_lcd";
				regulator-state-mem {
					regulator-off-in-suspend;
					regulator-suspend-microvolt = <2800000>;
				};
			};

			/* Rev 1.1 WIFI Power */
			vcc_wifi: LDO_REG9 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;

				regulator-name = "vcc_wifi";
				regulator-state-mem {
					regulator-off-in-suspend;
					regulator-suspend-microvolt = <3300000>;
				};
			};

			dcdc_boost: BOOST {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5400000>;
				regulator-name = "boost";
			};

			otg_switch: OTG_SWITCH {
				regulator-boot-on;
				regulator-name = "otg_switch";
			};
		};

		battery {
			compatible = "rk817,battery";
			ocv_table = <3165 3220 3280 3330 3380 3430 3480
			3530 3580 3630 3670 3710 3750 3790
			3830 3870 3910 3950 3990 3995 4000>;


			/* KPL605475 Battery Spec */
			/*
				Capacity : 3.7V 3000mA
				Normal Voltage = 3.7V
				Cut-Off Voltage : 3.1V
				Internal Impedance : 180 mOhm
				Charging Voltage : 4.2V
				Charging Voltage Max : 4.25V
				Sample resister : 10 mohm
			*/
			design_capacity = <3380>;
			design_qmax = <3718>;
			bat_res = <100>;
			sleep_enter_current = <300>;
			sleep_exit_current = <300>;
			sleep_filter_current = <100>;
			power_off_thresd = <3000>;
			zero_algorithm_vol = <3850>;
			max_soc_offset = <60>;
			monitor_sec = <5>;
			virtual_power = <0>;
			sample_res = <10>;
			power_dc2otg = <0>;
		};

		charger {
			compatible = "rk817,charger";
			min_input_voltage = <4500>;
			max_input_current = <1500>;
			max_chrg_current = <2000>;
			max_chrg_voltage = <4200>;
			chrg_term_mode = <0>;
			chrg_finish_cur = <52>;
			virtual_power = <0>;
			sample_res = <10>;


			/* P.C.B rev0.2 DC Detect & Charger Status LED GPIO */
			dc_det_gpio  = <&gpio0 RK_PB3 GPIO_ACTIVE_HIGH>;
			bat_low_gpio = <&gpio2 RK_PB5 GPIO_ACTIVE_HIGH>;

			extcon = <&u2phy>;
		};

		rk817_codec: codec {
			#sound-dai-cells = <0>;
			compatible = "rockchip,rk817-codec";
			clocks = <&cru SCLK_I2S1_OUT>;
			clock-names = "mclk";
			pinctrl-names = "default";
			pinctrl-0 = <&i2s1_2ch_mclk>;
			hp-volume = <20>;
			spk-volume = <3>;
			status = "okay";
		};
	};
};

/* EXT Header(P2) : 7(SCL:GPIO0.C2), 8(SDA:GPIO0.C3) */
&i2c1 {
	status = "okay";
	clock-frequency = <400000>;
};

/* MIPI CSI I2C */
&i2c2 {
	status = "disabled";
};

/* I2S 1 Channel Used */
&i2s1_2ch {
	status = "okay";
	#sound-dai-cells = <0>;
};

&io_domains {
	/* GRF Register Voltage select control */
	status = "okay";

	/* SDIO I/O Voltage */
	vccio1-supply = <&vccio_sd>;
	/* SDMMC I/O Voltage */
	vccio2-supply = <&vccio_sd>;
	/* CAM I/O Voltage */
	vccio3-supply = <&vcc_3v3>;
	/* LVDS/LCDC I/O Voltage */
	vccio4-supply = <&vcc_3v3>;
	/* I2S I/O Voltage */
	vccio5-supply = <&vcc_3v3>;
	/* eMMC I/O Voltage */
	vccio6-supply = <&vcc_3v3>;
};

&isp_mmu {
	status = "okay";
};

&mipi_dphy_rx0 {
	status = "okay";
};

&pmu_io_domains {
	/* PMU GRF Register Voltage select control */
	status = "okay";

	/* PMU I/O Voltage */
	pmuio1-supply = <&vcc3v3_pmu>;
	/* GPIO0_B/GPIO0_C, Flash */
	pmuio2-supply = <&vcc3v3_pmu>;
};

/* RG351V Motor PWM */
&pwm0 {
	status = "okay";
};

/* LCD Backlight PWM */
&pwm1 {
	status = "okay";
};

&route_dsi {
	connect = <&vopb_out_dsi>;
	status = "okay";
};

&rkisp1 {
	status = "okay";
};

&rk_rga {
	status = "okay";
};

&rockchip_suspend {
	status = "okay";
	rockchip,sleep-debug-en = <1>;
};

&sfc {
	status = "disabled";
};

&spi0 {
	status = "disabled";
};

&saradc {
	status = "okay";
	vref-supply = <&vcc1v8_soc>;
};

&sdmmc {
	bus-width = <4>;
	cap-mmc-highspeed;
	cap-sd-highspeed;
	supports-sd;
	card-detect-delay = <800>;
	ignore-pm-notify;
	cd-gpios = <&gpio0 RK_PA3 GPIO_ACTIVE_LOW>; /*[> CD GPIO <]*/
	sd-uhs-sdr12;
	sd-uhs-sdr25;
	sd-uhs-sdr50;
	sd-uhs-sdr104;
	vqmmc-supply = <&vccio_sd>;
	vmmc-supply = <&vcc_sd>;
	status = "okay";
};

&sdio {
	bus-width = <4>;
	cap-mmc-highspeed;
	cap-sd-highspeed;
	supports-sd;
	card-detect-delay = <800>;
	ignore-pm-notify;
	cd-gpios = <&gpio3 RK_PB4 GPIO_ACTIVE_LOW>; /*[> CD GPIO <]*/
	sd-uhs-sdr12;
	sd-uhs-sdr25;
	sd-uhs-sdr50;
	sd-uhs-sdr104;
	vqmmc-supply = <&vccio_sd>;
	vmmc-supply = <&vcc_sd>;
	status = "okay";
};

&tsadc {
	pinctrl-names = "gpio", "otpout";
	pinctrl-0 = <&tsadc_otp_gpio>;
	pinctrl-1 = <&tsadc_otp_out>;
	status = "okay";
};

&u2phy {
	status = "okay";

	u2phy_host: host-port {
		status = "okay";
	};

	u2phy_otg: otg-port {
		status = "disabled";
	};
};

&usb20_otg {
	status = "okay";
};

/*
	EXT Header(P2) UART :
	2(RXD:GPIO1.C0),3(TXD:GPIO1.C1),4(CTS:GPIO1.C2),5(RTS:GPIO1.C3)
*/
&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&uart1_xfer &uart1_cts>;
	status = "okay";
};

&vip_mmu {
	status = "okay";
};

&vopb {
	status = "okay";
};

&vopb_mmu {
	status = "okay";
};

&vpu_combo {
	status = "okay";
};

&pinctrl {

	pmic {
		/* ODROID-GO2 : PMIC_INT(GPIO0.PB2) */
		pmic_int: pmic_int {
			rockchip,pins =
				<0 RK_PB2 RK_FUNC_GPIO &pcfg_pull_up>,
				<0 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>;
		};

		/* ODROID-GO2 : PMIC_SLEEP(GPIO0.PA4) */
		soc_slppin_gpio: soc_slppin_gpio {
			rockchip,pins =
				<0 RK_PA4 RK_FUNC_GPIO &pcfg_output_low>;
		};

		soc_slppin_slp: soc_slppin_slp {
			rockchip,pins =
				<0 RK_PA4 RK_FUNC_1 &pcfg_pull_none>;
		};

		soc_slppin_rst: soc_slppin_rst {
			rockchip,pins =
				<0 RK_PA4 RK_FUNC_2 &pcfg_pull_none>;
		};
	};

	leds {
		led_pins: led-pins {
			rockchip,pins = <0 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};
	btns {
		btn_pins: btn-pins {
			rockchip,pins = <1 RK_PB4 RK_FUNC_GPIO &pcfg_pull_up>,
					<1 RK_PB5 RK_FUNC_GPIO &pcfg_pull_up>,
					<1 RK_PB6 RK_FUNC_GPIO &pcfg_pull_up>,
					<1 RK_PB7 RK_FUNC_GPIO &pcfg_pull_up>,
					<1 RK_PA2 RK_FUNC_GPIO &pcfg_pull_up>,
					<1 RK_PA5 RK_FUNC_GPIO &pcfg_pull_up>,
					<1 RK_PA6 RK_FUNC_GPIO &pcfg_pull_up>,
					<1 RK_PA7 RK_FUNC_GPIO &pcfg_pull_up>,

					<2 RK_PA0 RK_FUNC_GPIO &pcfg_pull_up>,
					<2 RK_PA1 RK_FUNC_GPIO &pcfg_pull_up>,
					<2 RK_PA2 RK_FUNC_GPIO &pcfg_pull_up>,
					<2 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>,
					<2 RK_PA4 RK_FUNC_GPIO &pcfg_pull_up>,
					<2 RK_PA5 RK_FUNC_GPIO &pcfg_pull_up>,
					<2 RK_PA6 RK_FUNC_GPIO &pcfg_pull_up>,
					<2 RK_PA7 RK_FUNC_GPIO &pcfg_pull_up>,
					<3 RK_PB2 RK_FUNC_GPIO &pcfg_pull_up>,
					<3 RK_PB7 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};
};

/* DON'T PUT ANYTHING BELOW HERE.  PUT IT ABOVE PINCTRL */