INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'root' on host 'tukl-pc' (Linux_x86_64 version 5.15.0-67-generic) on Sat Apr 29 22:49:57 CST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/tukl/Amur/IndividualSyn/S4/S4_3'
INFO: [HLS 200-10] Opening project '/home/tukl/Amur/IndividualSyn/S4/S4_3/S4_3'.
INFO: [HLS 200-10] Adding design file 'S4_3/Compute.cpp' to the project
INFO: [HLS 200-10] Adding design file 'S4_3/biasMem-22.h' to the project
INFO: [HLS 200-10] Adding design file 'S4_3/biasMem-23.h' to the project
INFO: [HLS 200-10] Adding design file 'S4_3/biasMem-24.h' to the project
INFO: [HLS 200-10] Adding design file 'S4_3/biasMem-25.h' to the project
INFO: [HLS 200-10] Adding design file 'S4_3/biasMem-26.h' to the project
INFO: [HLS 200-10] Adding design file 'S4_3/biasMem-27.h' to the project
INFO: [HLS 200-10] Adding design file 'S4_3/bnn-library.h' to the project
INFO: [HLS 200-10] Adding design file 'S4_3/conv1d.h' to the project
INFO: [HLS 200-10] Adding design file 'S4_3/weightMem-22.h' to the project
INFO: [HLS 200-10] Adding design file 'S4_3/weightMem-23.h' to the project
INFO: [HLS 200-10] Adding design file 'S4_3/weightMem-24.h' to the project
INFO: [HLS 200-10] Adding design file 'S4_3/weightMem-25.h' to the project
INFO: [HLS 200-10] Adding design file 'S4_3/weightMem-26.h' to the project
INFO: [HLS 200-10] Adding design file 'S4_3/weightMem-27.h' to the project
INFO: [HLS 200-10] Adding design file 'S4_3/weights.hpp' to the project
INFO: [HLS 200-10] Adding test bench file 'S4_3/my_tb.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'S4_3/outputS3.txt' to the project
INFO: [HLS 200-10] Opening solution '/home/tukl/Amur/IndividualSyn/S4/S4_3/S4_3/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4_3/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S4_3/Compute.cpp:1:
In file included from S4_3/Compute.cpp:1:
In file included from S4_3/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4_3/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S4_3/Compute.cpp:120:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 2048>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 2048>(cnv_103PRL, cnv_104, 1);
  ^
In file included from S4_3/Compute.cpp:1:
In file included from S4_3/Compute.cpp:1:
In file included from S4_3/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4_3/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S4_3/Compute.cpp:120:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 2048>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 2048>(cnv_103PRL, cnv_104, 1);
  ^
In file included from S4_3/Compute.cpp:1:
In file included from S4_3/Compute.cpp:2:
S4_3/conv1d.h:1964:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S4_3/Compute.cpp:126:3: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<32, 32, 256, 1, 1>' requested here
  StreamingMaxPool_Precision_1d<32, 32, 256, 1, 1>(cnv_108, outStr);
  ^
3 warnings generated.\n
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: S4_3/Compute.cpp:64:11
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 19590 ; free virtual = 65482
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 19590 ; free virtual = 65482
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4_3/conv1d.h:804) in function 'void Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)32, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, FORWARD_REFERENCE const&, FORWARD_REFERENCE const&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_simd' (S4_3/conv1d.h:1258) in function 'void Relu1D<(unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (S4_3/conv1d.h:1913) in function 'void StreamingMaxPool_Precision_1d<32u, 32u, 256u, 1u, 1u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' (S4_3/conv1d.h:1930) in function 'void StreamingMaxPool_Precision_1d<32u, 32u, 256u, 1u, 1u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2.1' (S4_3/conv1d.h:1949) in function 'void StreamingMaxPool_Precision_1d<32u, 32u, 256u, 1u, 1u>(hls::stream<ap_uint<8> >&, hls::stream<ap_uint<8> >&)' completely.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<8, 1, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<16, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:41 ; elapsed = 00:18:54 . Memory (MB): peak = 44291.805 ; gain = 43942.207 ; free physical = 194 ; free virtual = 19388
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] S4_3/conv1d.h:870: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:42 ; elapsed = 00:18:57 . Memory (MB): peak = 44291.805 ; gain = 43942.207 ; free physical = 217 ; free virtual = 19386
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (S4_3/conv1d.h:1922) in function 'StreamingMaxPool_Precision_1d<32u, 32u, 256u, 1u, 1u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_synapseFold' (S4_3/conv1d.h:793) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)32, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (S4_3/conv1d.h:1922) in function 'StreamingMaxPool_Precision_1d<32u, 32u, 256u, 1u, 1u>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_init' (S4_3/conv1d.h:785) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)32, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_pe' (S4_3/conv1d.h:798) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)32, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (S4_3/conv1d.h:851) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)32, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S4_3/conv1d.h:231) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputBuf.V' (S4_3/conv1d.h:231) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (S4_3/conv1d.h:1908) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weights24.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias24.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S4_3/conv1d.h:781) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights23.m_weights.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias23.m_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'macRegisters.V' (S4_3/conv1d.h:781) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'bias24.m_weights.V'  accessed through non-constant indices on dimension 2 (S4_3/conv1d.h:857:48), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'bias23.m_weights.V'  accessed through non-constant indices on dimension 2 (S4_3/conv1d.h:857:48), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-712] Applying dataflow to function 'computeS4_3', detected/extracted 11 process function(s): 
	 'ResizeStream<64u, 8u, 8192u>'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)32, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >74'
	 'Relu1D<(unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>75'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 2048u>76'
	 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)1, (unsigned short)8, (unsigned short)1>'
	 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)32, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'
	 'Relu1D<(unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>'
	 'StreamingDataWidthConverter_Batch<32u, 8u, 2048u>'
	 'StreamingMaxPool_Precision_1d<32u, 32u, 256u, 1u, 1u>'
	 'ResizeStream<8u, 64u, 256u>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:43 ; elapsed = 00:18:59 . Memory (MB): peak = 44291.805 ; gain = 43942.207 ; free physical = 230 ; free virtual = 19378
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S4_3/conv1d.h:1924:29) in function 'StreamingMaxPool_Precision_1d<32u, 32u, 256u, 1u, 1u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S4_3/conv1d.h:792:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)32, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >74'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S4_3/conv1d.h:791:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)32, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >74'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_neuronFold' (S4_3/conv1d.h:792:74) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)32, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_ofmChannels' (S4_3/conv1d.h:791:85) in function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)32, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S4_3/conv1d.h:244:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S4_3/conv1d.h:243:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (S4_3/conv1d.h:244:26) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (S4_3/conv1d.h:243:31) in function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)1, (unsigned short)8, (unsigned short)1>'.
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool_Precision_1d<32u, 32u, 256u, 1u, 1u>' to 'StreamingMaxPool_Pre' (S4_3/conv1d.h:1908:39)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 2048u>76' to 'StreamingDataWidthCo' (S4_3/conv1d.h:52:46)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<32u, 8u, 2048u>' to 'StreamingDataWidthCo.1' (S4_3/conv1d.h:52:46)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<8u, 64u, 256u>' to 'ResizeStream' (S4_3/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'ResizeStream<64u, 8u, 8192u>' to 'ResizeStream.1' (S4_3/conv1d.h:19:37)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>75' to 'Relu1D75' (S4_3/conv1d.h:1250:50)
WARNING: [XFORM 203-631] Renaming function 'Relu1D<(unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1, (unsigned short)32, (unsigned short)1>' to 'Relu1D' (S4_3/conv1d.h:1250:50)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)32, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >74' to 'Conv1DMac_new74' (S4_3/conv1d.h:791:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DMac_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)0, (unsigned short)256, (unsigned short)32, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, (unsigned short)8, (unsigned short)1, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 16384u>, FixedPointWeights<1u, ap_fixed<8, 1, (ap_q_mode)1, (ap_o_mode)3, 0>, 4u, 64u> >' to 'Conv1DMac_new' (S4_3/conv1d.h:791:74)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)4, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new' (S4_3/conv1d.h:231:59)
WARNING: [XFORM 203-631] Renaming function 'Conv1DBuffer_new<(unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)256, (unsigned short)32, (unsigned short)1, (unsigned short)1, (unsigned short)8, (unsigned short)1>' to 'Conv1DBuffer_new.1' (S4_3/conv1d.h:231:59)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:44 ; elapsed = 00:19:01 . Memory (MB): peak = 44291.805 ; gain = 43942.207 ; free physical = 172 ; free virtual = 19302
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computeS4_3' ...
WARNING: [SYN 201-103] Legalizing function name 'ResizeStream.1' to 'ResizeStream_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv1DBuffer_new.1' to 'Conv1DBuffer_new_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1142.14 seconds; current allocated memory: 2.308 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 2.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 2.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 2.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 2.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 2.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_ofmChannels_loop_neuronFold_loop_synapseFold'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.312 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 2.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_dim'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 2.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 2.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 2.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 2.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 2.314 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 2.314 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.314 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 2.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeS4_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.314 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 2.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_inputBuf_0_V' to 'Conv1DBuffer_new_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new74_weights23_m_weights_3' to 'Conv1DMac_new74_wcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new74_weights23_m_weights_2' to 'Conv1DMac_new74_wdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new74_weights23_m_weights_1' to 'Conv1DMac_new74_weOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new74_weights23_m_weights_s' to 'Conv1DMac_new74_wfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'computeS4_3_mux_646_8_1_1' to 'computeS4_3_mux_6g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'computeS4_3_mux_6g8j': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new74'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 2.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D75'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 2.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 2.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DBuffer_new_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DBuffer_new_1_inputBuf_0_V' to 'Conv1DBuffer_new_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DBuffer_new_1'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv1DMac_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights24_m_weights_3' to 'Conv1DMac_new_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights24_m_weights_2' to 'Conv1DMac_new_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights24_m_weights_1' to 'Conv1DMac_new_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv1DMac_new_weights24_m_weights_s' to 'Conv1DMac_new_weilbW' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'computeS4_3_mux_6g8j' is changed to 'computeS4_3_mux_6g8j_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'computeS4_3_mux_6g8j_x': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv1DMac_new'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 2.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relu1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu1D'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 2.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 2.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'StreamingMaxPool_Pre_buf_0_V' to 'StreamingMaxPool_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Pre'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.331 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResizeStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResizeStream'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 2.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeS4_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS4_3/input1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'computeS4_3/output1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'computeS4_3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_U0' to 'start_for_Conv1DBncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new74_U0' to 'start_for_Conv1DMocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Relu1D75_U0' to 'start_for_Relu1D7pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_U0' to 'start_for_StreamiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DBuffer_new_1_U0' to 'start_for_Conv1DBrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv1DMac_new_U0' to 'start_for_Conv1DMsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_1_U0' to 'start_for_Streamitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingMaxPool_Pre_U0' to 'start_for_Streamiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ResizeStream_U0' to 'start_for_ResizeSvdy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeS4_3'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 2.333 GB.
INFO: [RTMG 210-278] Implementing memory 'Conv1DBuffer_new_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new74_wcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new74_wdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new74_weOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new74_wfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Conv1DMac_new_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'StreamingMaxPool_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_100_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_101_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_102PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_103PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_104_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_105_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_106PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_107PRL_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cnv_108_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outStr_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBncg_U(start_for_Conv1DBncg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMocq_U(start_for_Conv1DMocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D7pcA_U(start_for_Relu1D7pcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamiqcK_U(start_for_StreamiqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DBrcU_U(start_for_Conv1DBrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv1DMsc4_U(start_for_Conv1DMsc4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu1D_U0_U(start_for_Relu1D_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamitde_U(start_for_Streamitde)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Streamiudo_U(start_for_Streamiudo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ResizeSvdy_U(start_for_ResizeSvdy)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:55 ; elapsed = 00:19:16 . Memory (MB): peak = 44419.805 ; gain = 44070.207 ; free physical = 208 ; free virtual = 19246
INFO: [SYSC 207-301] Generating SystemC RTL for computeS4_3.
INFO: [VHDL 208-304] Generating VHDL RTL for computeS4_3.
INFO: [VLOG 209-307] Generating Verilog RTL for computeS4_3.
INFO: [HLS 200-112] Total elapsed time: 1156.1 seconds; peak allocated memory: 2.333 GB.
