// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingDataflowPartition_0_IODMA_0_StreamingDataWidthConverter_Batch_64u_8u_384u_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dma2dwc1_dout,
        dma2dwc1_num_data_valid,
        dma2dwc1_fifo_cap,
        dma2dwc1_empty_n,
        dma2dwc1_read,
        out_V_TDATA,
        out_V_TVALID,
        out_V_TREADY,
        numReps_dout,
        numReps_num_data_valid,
        numReps_fifo_cap,
        numReps_empty_n,
        numReps_read
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] dma2dwc1_dout;
input  [1:0] dma2dwc1_num_data_valid;
input  [1:0] dma2dwc1_fifo_cap;
input   dma2dwc1_empty_n;
output   dma2dwc1_read;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input   out_V_TREADY;
input  [31:0] numReps_dout;
input  [1:0] numReps_num_data_valid;
input  [1:0] numReps_fifo_cap;
input   numReps_empty_n;
output   numReps_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dma2dwc1_read;
reg numReps_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    numReps_blk_n;
reg   [31:0] numReps_read_reg_74;
wire   [31:0] totalIters_fu_67_p2;
reg   [31:0] totalIters_reg_80;
wire    ap_CS_fsm_state2;
wire    grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_start;
wire    grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_done;
wire    grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_idle;
wire    grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_ready;
wire    grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_dma2dwc1_read;
wire    grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_out_V_TREADY;
wire   [7:0] grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_out_V_TDATA;
wire    grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_out_V_TVALID;
reg    grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    ap_block_state1;
wire   [31:0] shl_ln474_fu_57_p2;
wire   [31:0] shl_ln474_1_fu_62_p2;
wire    ap_CS_fsm_state4;
wire    regslice_both_out_V_U_apdone_blk;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    out_V_TREADY_int_regslice;
wire    regslice_both_out_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_start_reg = 1'b0;
end

StreamingDataflowPartition_0_IODMA_0_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1 grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_start),
    .ap_done(grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_done),
    .ap_idle(grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_idle),
    .ap_ready(grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_ready),
    .dma2dwc1_dout(dma2dwc1_dout),
    .dma2dwc1_num_data_valid(2'd0),
    .dma2dwc1_fifo_cap(2'd0),
    .dma2dwc1_empty_n(dma2dwc1_empty_n),
    .dma2dwc1_read(grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_dma2dwc1_read),
    .out_V_TREADY(grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_out_V_TREADY),
    .totalIters(totalIters_reg_80),
    .out_V_TDATA(grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_out_V_TDATA),
    .out_V_TVALID(grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_out_V_TVALID)
);

StreamingDataflowPartition_0_IODMA_0_regslice_both #(
    .DataWidth( 8 ))
regslice_both_out_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_out_V_TDATA),
    .vld_in(grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_out_V_TVALID),
    .ack_in(out_V_TREADY_int_regslice),
    .data_out(out_V_TDATA),
    .vld_out(regslice_both_out_V_U_vld_out),
    .ack_out(out_V_TREADY),
    .apdone_blk(regslice_both_out_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (regslice_both_out_V_U_apdone_blk == 1'b0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_start_reg <= 1'b1;
        end else if ((grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_ready == 1'b1)) begin
            grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        numReps_read_reg_74 <= numReps_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        totalIters_reg_80[31 : 10] <= totalIters_fu_67_p2[31 : 10];
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_out_V_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (regslice_both_out_V_U_apdone_blk == 1'b0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (regslice_both_out_V_U_apdone_blk == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dma2dwc1_read = grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_dma2dwc1_read;
    end else begin
        dma2dwc1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_blk_n = numReps_empty_n;
    end else begin
        numReps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_read = 1'b1;
    end else begin
        numReps_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (regslice_both_out_V_U_apdone_blk == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_start = grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_ap_start_reg;

assign grp_StreamingDataWidthConverter_Batch_64u_8u_384u_Pipeline_VITIS_LOOP_477_1_fu_48_out_V_TREADY = (out_V_TREADY_int_regslice & ap_CS_fsm_state3);

assign out_V_TVALID = regslice_both_out_V_U_vld_out;

assign shl_ln474_1_fu_62_p2 = numReps_read_reg_74 << 32'd10;

assign shl_ln474_fu_57_p2 = numReps_read_reg_74 << 32'd12;

assign totalIters_fu_67_p2 = (shl_ln474_fu_57_p2 - shl_ln474_1_fu_62_p2);

always @ (posedge ap_clk) begin
    totalIters_reg_80[9:0] <= 10'b0000000000;
end

endmodule //StreamingDataflowPartition_0_IODMA_0_StreamingDataWidthConverter_Batch_64u_8u_384u_s
