5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (func1.vcd) 2 -o (func1.cdd) 2 -v (func1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 func1.v 1 28 1
2 1 1 4 110011 2 100c 0 0 1 1 b
2 2 47 4 110011 2 c 1 0 invert.a
2 3 3a 4 90013 2 500c 0 2 1 18 0 1 1 1 0 0 invert
2 4 1 4 50005 0 1410 0 0 1 1 a
2 5 36 4 50013 3 e 3 4
1 b 1 3 70005 1 0 0 0 1 17 0 1 0 1 0 0
1 a 2 4 60005 1 0 0 0 1 17 1 1 0 0 1 0
4 5 4 5 f 5 5 5
3 1 main.$u0 "main.$u0" 0 func1.v 0 16 1
3 2 main.invert "main.invert" 0 func1.v 18 26 1
2 6 3d 22 4 2 5802 0 0 1 18 0 1 0 0 0 0 $u1
1 invert 3 18 1090009 1 0 0 0 1 17 1 1 0 0 1 0
1 a 4 20 1000006 1 0 0 0 1 17 1 1 0 1 0 0
4 6 22 0 11 0 0 6
3 1 main.invert.$u1 "main.invert.$u1" 0 func1.v 0 24 1
2 7 1 23 c000c 2 180c 0 0 1 1 a
2 8 1b 23 b000b 2 180c 7 0 1 18 0 1 1 1 0 0
2 9 1 23 20007 0 1c10 0 0 1 1 invert
2 10 37 23 2000c 2 81e 8 9
4 10 23 2 11 0 0 10
