// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _FFT_HH_
#define _FFT_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "bitrp.h"
#include "combine_mul_32s_14s_45_3.h"
#include "combine_mul_32s_20ns_52_3.h"
#include "combine_mul_32s_32s_32_6.h"
#include "combine_sdiv_32ns_32s_32_35.h"
#include "combine_mul_32s_32s_52_6.h"
#include "FFT_wreal_V.h"

namespace ap_rtl {

struct FFT : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > xreal_V_address0;
    sc_out< sc_logic > xreal_V_ce0;
    sc_out< sc_logic > xreal_V_we0;
    sc_out< sc_lv<32> > xreal_V_d0;
    sc_in< sc_lv<32> > xreal_V_q0;
    sc_out< sc_lv<10> > xreal_V_address1;
    sc_out< sc_logic > xreal_V_ce1;
    sc_in< sc_lv<32> > xreal_V_q1;
    sc_out< sc_lv<10> > ximag_V_address0;
    sc_out< sc_logic > ximag_V_ce0;
    sc_out< sc_logic > ximag_V_we0;
    sc_out< sc_lv<32> > ximag_V_d0;
    sc_in< sc_lv<32> > ximag_V_q0;
    sc_out< sc_lv<10> > ximag_V_address1;
    sc_out< sc_logic > ximag_V_ce1;
    sc_in< sc_lv<32> > ximag_V_q1;


    // Module declarations
    FFT(sc_module_name name);
    SC_HAS_PROCESS(FFT);

    ~FFT();

    sc_trace_file* mVcdFile;

    FFT_wreal_V* wreal_V_U;
    FFT_wreal_V* wimag_V_U;
    bitrp* grp_bitrp_fu_240;
    combine_mul_32s_14s_45_3<3,3,32,14,45>* combine_mul_32s_14s_45_3_U3;
    combine_mul_32s_20ns_52_3<4,3,32,20,52>* combine_mul_32s_20ns_52_3_U4;
    combine_mul_32s_20ns_52_3<5,3,32,20,52>* combine_mul_32s_20ns_52_3_U5;
    combine_mul_32s_14s_45_3<6,3,32,14,45>* combine_mul_32s_14s_45_3_U6;
    combine_mul_32s_32s_32_6<7,6,32,32,32>* combine_mul_32s_32s_32_6_U7;
    combine_sdiv_32ns_32s_32_35<8,35,32,32,32>* combine_sdiv_32ns_32s_32_35_U8;
    combine_mul_32s_32s_52_6<9,6,32,32,52>* combine_mul_32s_32s_52_6_U9;
    combine_mul_32s_32s_52_6<10,6,32,32,52>* combine_mul_32s_32s_52_6_U10;
    combine_mul_32s_32s_52_6<11,6,32,32,52>* combine_mul_32s_32s_52_6_U11;
    combine_mul_32s_32s_52_6<12,6,32,32,52>* combine_mul_32s_32s_52_6_U12;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_lv<9> > j_fu_248_p2;
    sc_signal< sc_lv<9> > j_reg_592;
    sc_signal< sc_lv<1> > exitcond5_fu_254_p2;
    sc_signal< sc_lv<45> > grp_fu_274_p2;
    sc_signal< sc_lv<45> > r_V_reg_631;
    sc_signal< sc_lv<52> > grp_fu_288_p2;
    sc_signal< sc_lv<52> > r_V_138_reg_636;
    sc_signal< sc_lv<52> > grp_fu_294_p2;
    sc_signal< sc_lv<52> > r_V_140_reg_641;
    sc_signal< sc_lv<45> > grp_fu_300_p2;
    sc_signal< sc_lv<45> > r_V_141_reg_646;
    sc_signal< sc_lv<4> > indvar_next2_fu_355_p2;
    sc_signal< sc_lv<4> > indvar_next2_reg_654;
    sc_signal< sc_lv<32> > tmp_36_fu_371_p1;
    sc_signal< sc_lv<32> > tmp_36_reg_659;
    sc_signal< sc_lv<1> > exitcond4_fu_349_p2;
    sc_signal< sc_lv<30> > smax4_fu_391_p3;
    sc_signal< sc_lv<30> > smax4_reg_664;
    sc_signal< sc_lv<32> > indvar_next_fu_405_p2;
    sc_signal< sc_lv<32> > indvar_next_reg_669;
    sc_signal< sc_lv<32> > grp_fu_399_p2;
    sc_signal< sc_lv<32> > k_reg_674;
    sc_signal< sc_lv<32> > m_2_fu_427_p2;
    sc_signal< sc_lv<1> > icmp_fu_421_p2;
    sc_signal< sc_lv<32> > tmp8_fu_433_p2;
    sc_signal< sc_lv<32> > tmp8_reg_688;
    sc_signal< sc_lv<30> > j_5_fu_456_p2;
    sc_signal< sc_lv<30> > j_5_reg_696;
    sc_signal< sc_lv<1> > exitcond3_fu_451_p2;
    sc_signal< sc_lv<10> > ximag_V_addr_reg_706;
    sc_signal< sc_lv<10> > xreal_V_addr_reg_711;
    sc_signal< sc_lv<10> > xreal_V_addr_3_reg_716;
    sc_signal< sc_lv<10> > ximag_V_addr_3_reg_721;
    sc_signal< sc_lv<52> > tmp_47_fu_498_p1;
    sc_signal< sc_lv<52> > tmp_48_fu_502_p1;
    sc_signal< sc_lv<52> > tmp_49_fu_506_p1;
    sc_signal< sc_lv<52> > tmp_50_fu_510_p1;
    sc_signal< sc_lv<52> > grp_fu_514_p2;
    sc_signal< sc_lv<52> > lhs_V_3_cast_reg_760;
    sc_signal< sc_lv<52> > grp_fu_520_p2;
    sc_signal< sc_lv<52> > rhs_V_4_cast_reg_765;
    sc_signal< sc_lv<52> > grp_fu_526_p2;
    sc_signal< sc_lv<52> > lhs_V_4_cast_reg_770;
    sc_signal< sc_lv<52> > grp_fu_532_p2;
    sc_signal< sc_lv<52> > rhs_V_5_cast_reg_775;
    sc_signal< sc_lv<32> > r_V_15_fu_580_p2;
    sc_signal< sc_lv<32> > r_V_15_reg_780;
    sc_signal< sc_lv<32> > r_V_16_fu_586_p2;
    sc_signal< sc_lv<32> > r_V_16_reg_785;
    sc_signal< sc_lv<9> > wreal_V_address0;
    sc_signal< sc_logic > wreal_V_ce0;
    sc_signal< sc_logic > wreal_V_we0;
    sc_signal< sc_lv<32> > wreal_V_d0;
    sc_signal< sc_lv<32> > wreal_V_q0;
    sc_signal< sc_lv<9> > wimag_V_address0;
    sc_signal< sc_logic > wimag_V_ce0;
    sc_signal< sc_logic > wimag_V_we0;
    sc_signal< sc_lv<32> > wimag_V_d0;
    sc_signal< sc_lv<32> > wimag_V_q0;
    sc_signal< sc_logic > grp_bitrp_fu_240_ap_start;
    sc_signal< sc_logic > grp_bitrp_fu_240_ap_done;
    sc_signal< sc_logic > grp_bitrp_fu_240_ap_idle;
    sc_signal< sc_logic > grp_bitrp_fu_240_ap_ready;
    sc_signal< sc_lv<10> > grp_bitrp_fu_240_xreal_V_address0;
    sc_signal< sc_logic > grp_bitrp_fu_240_xreal_V_ce0;
    sc_signal< sc_logic > grp_bitrp_fu_240_xreal_V_we0;
    sc_signal< sc_lv<32> > grp_bitrp_fu_240_xreal_V_d0;
    sc_signal< sc_lv<32> > grp_bitrp_fu_240_xreal_V_q0;
    sc_signal< sc_lv<10> > grp_bitrp_fu_240_xreal_V_address1;
    sc_signal< sc_logic > grp_bitrp_fu_240_xreal_V_ce1;
    sc_signal< sc_lv<32> > grp_bitrp_fu_240_xreal_V_q1;
    sc_signal< sc_lv<10> > grp_bitrp_fu_240_ximag_V_address0;
    sc_signal< sc_logic > grp_bitrp_fu_240_ximag_V_ce0;
    sc_signal< sc_logic > grp_bitrp_fu_240_ximag_V_we0;
    sc_signal< sc_lv<32> > grp_bitrp_fu_240_ximag_V_d0;
    sc_signal< sc_lv<32> > grp_bitrp_fu_240_ximag_V_q0;
    sc_signal< sc_lv<10> > grp_bitrp_fu_240_ximag_V_address1;
    sc_signal< sc_logic > grp_bitrp_fu_240_ximag_V_ce1;
    sc_signal< sc_lv<32> > grp_bitrp_fu_240_ximag_V_q1;
    sc_signal< sc_lv<9> > indvar3_reg_182;
    sc_signal< sc_lv<4> > indvar4_reg_193;
    sc_signal< sc_lv<32> > m_reg_204;
    sc_signal< sc_lv<32> > indvar_reg_216;
    sc_signal< sc_lv<30> > j_1_reg_228;
    sc_signal< sc_logic > grp_bitrp_fu_240_ap_start_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_fu_260_p1;
    sc_signal< sc_lv<64> > tmp_33_fu_325_p1;
    sc_signal< sc_lv<64> > tmp_39_fu_480_p1;
    sc_signal< sc_lv<64> > tmp_43_fu_486_p1;
    sc_signal< sc_lv<64> > tmp_40_fu_492_p1;
    sc_signal< sc_lv<32> > r_V_14_fu_573_p2;
    sc_signal< sc_lv<32> > r_V_s_fu_566_p2;
    sc_signal< sc_lv<32> > grp_fu_274_p0;
    sc_signal< sc_lv<14> > grp_fu_274_p1;
    sc_signal< sc_lv<32> > grp_fu_288_p0;
    sc_signal< sc_lv<20> > grp_fu_288_p1;
    sc_signal< sc_lv<32> > grp_fu_294_p0;
    sc_signal< sc_lv<20> > grp_fu_294_p1;
    sc_signal< sc_lv<32> > grp_fu_300_p0;
    sc_signal< sc_lv<14> > grp_fu_300_p1;
    sc_signal< sc_lv<52> > r_V_139_fu_309_p1;
    sc_signal< sc_lv<52> > r_V_139_fu_309_p2;
    sc_signal< sc_lv<52> > r_V_142_fu_333_p1;
    sc_signal< sc_lv<52> > r_V_142_fu_333_p2;
    sc_signal< sc_lv<31> > tmp_s_fu_361_p4;
    sc_signal< sc_lv<1> > tmp3_fu_385_p2;
    sc_signal< sc_lv<30> > tmp_36_cast_fu_375_p4;
    sc_signal< sc_lv<32> > grp_fu_399_p0;
    sc_signal< sc_lv<32> > grp_fu_399_p1;
    sc_signal< sc_lv<22> > tr_fu_411_p4;
    sc_signal< sc_lv<32> > j_1_cast_fu_437_p1;
    sc_signal< sc_lv<22> > tmp_107_fu_462_p1;
    sc_signal< sc_lv<32> > grp_fu_474_p0;
    sc_signal< sc_lv<32> > grp_fu_474_p1;
    sc_signal< sc_lv<32> > index2_fu_441_p2;
    sc_signal< sc_lv<32> > index1_fu_446_p2;
    sc_signal< sc_lv<32> > grp_fu_474_p2;
    sc_signal< sc_lv<32> > grp_fu_514_p0;
    sc_signal< sc_lv<32> > grp_fu_514_p1;
    sc_signal< sc_lv<32> > grp_fu_520_p0;
    sc_signal< sc_lv<32> > grp_fu_520_p1;
    sc_signal< sc_lv<32> > grp_fu_526_p0;
    sc_signal< sc_lv<32> > grp_fu_526_p1;
    sc_signal< sc_lv<32> > grp_fu_532_p0;
    sc_signal< sc_lv<32> > grp_fu_532_p1;
    sc_signal< sc_lv<52> > r_V_143_fu_538_p2;
    sc_signal< sc_lv<52> > r_V_144_fu_552_p2;
    sc_signal< sc_lv<32> > treal_V_fu_542_p4;
    sc_signal< sc_lv<32> > timag_V_fu_556_p4;
    sc_signal< sc_logic > grp_fu_274_ce;
    sc_signal< sc_logic > grp_fu_288_ce;
    sc_signal< sc_logic > grp_fu_294_ce;
    sc_signal< sc_logic > grp_fu_300_ce;
    sc_signal< sc_logic > grp_fu_399_ce;
    sc_signal< sc_logic > grp_fu_474_ce;
    sc_signal< sc_logic > grp_fu_514_ce;
    sc_signal< sc_logic > grp_fu_520_ce;
    sc_signal< sc_logic > grp_fu_526_ce;
    sc_signal< sc_logic > grp_fu_532_ce;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_st1_fsm_0;
    static const sc_lv<6> ap_ST_st2_fsm_1;
    static const sc_lv<6> ap_ST_st3_fsm_2;
    static const sc_lv<6> ap_ST_st4_fsm_3;
    static const sc_lv<6> ap_ST_st5_fsm_4;
    static const sc_lv<6> ap_ST_st6_fsm_5;
    static const sc_lv<6> ap_ST_st7_fsm_6;
    static const sc_lv<6> ap_ST_st8_fsm_7;
    static const sc_lv<6> ap_ST_st9_fsm_8;
    static const sc_lv<6> ap_ST_st10_fsm_9;
    static const sc_lv<6> ap_ST_st11_fsm_10;
    static const sc_lv<6> ap_ST_st12_fsm_11;
    static const sc_lv<6> ap_ST_st13_fsm_12;
    static const sc_lv<6> ap_ST_st14_fsm_13;
    static const sc_lv<6> ap_ST_st15_fsm_14;
    static const sc_lv<6> ap_ST_st16_fsm_15;
    static const sc_lv<6> ap_ST_st17_fsm_16;
    static const sc_lv<6> ap_ST_st18_fsm_17;
    static const sc_lv<6> ap_ST_st19_fsm_18;
    static const sc_lv<6> ap_ST_st20_fsm_19;
    static const sc_lv<6> ap_ST_st21_fsm_20;
    static const sc_lv<6> ap_ST_st22_fsm_21;
    static const sc_lv<6> ap_ST_st23_fsm_22;
    static const sc_lv<6> ap_ST_st24_fsm_23;
    static const sc_lv<6> ap_ST_st25_fsm_24;
    static const sc_lv<6> ap_ST_st26_fsm_25;
    static const sc_lv<6> ap_ST_st27_fsm_26;
    static const sc_lv<6> ap_ST_st28_fsm_27;
    static const sc_lv<6> ap_ST_st29_fsm_28;
    static const sc_lv<6> ap_ST_st30_fsm_29;
    static const sc_lv<6> ap_ST_st31_fsm_30;
    static const sc_lv<6> ap_ST_st32_fsm_31;
    static const sc_lv<6> ap_ST_st33_fsm_32;
    static const sc_lv<6> ap_ST_st34_fsm_33;
    static const sc_lv<6> ap_ST_st35_fsm_34;
    static const sc_lv<6> ap_ST_st36_fsm_35;
    static const sc_lv<6> ap_ST_st37_fsm_36;
    static const sc_lv<6> ap_ST_st38_fsm_37;
    static const sc_lv<6> ap_ST_st39_fsm_38;
    static const sc_lv<6> ap_ST_st40_fsm_39;
    static const sc_lv<6> ap_ST_st41_fsm_40;
    static const sc_lv<6> ap_ST_st42_fsm_41;
    static const sc_lv<6> ap_ST_st43_fsm_42;
    static const sc_lv<6> ap_ST_st44_fsm_43;
    static const sc_lv<6> ap_ST_st45_fsm_44;
    static const sc_lv<6> ap_ST_st46_fsm_45;
    static const sc_lv<6> ap_ST_st47_fsm_46;
    static const sc_lv<6> ap_ST_st48_fsm_47;
    static const sc_lv<6> ap_ST_st49_fsm_48;
    static const sc_lv<6> ap_ST_st50_fsm_49;
    static const sc_lv<6> ap_ST_st51_fsm_50;
    static const sc_lv<6> ap_ST_st52_fsm_51;
    static const sc_lv<6> ap_ST_st53_fsm_52;
    static const sc_lv<6> ap_ST_st54_fsm_53;
    static const sc_lv<6> ap_ST_st55_fsm_54;
    static const sc_lv<6> ap_ST_st56_fsm_55;
    static const sc_lv<6> ap_ST_st57_fsm_56;
    static const sc_lv<6> ap_ST_st58_fsm_57;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_100000;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<9> ap_const_lv9_1FF;
    static const sc_lv<45> ap_const_lv45_1FFFFFFFE703;
    static const sc_lv<52> ap_const_lv52_FFFEC;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<22> ap_const_lv22_1;
    static const sc_lv<30> ap_const_lv30_1;
    static const sc_lv<10> ap_const_lv10_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_exitcond3_fu_451_p2();
    void thread_exitcond4_fu_349_p2();
    void thread_exitcond5_fu_254_p2();
    void thread_grp_bitrp_fu_240_ap_start();
    void thread_grp_bitrp_fu_240_ximag_V_q0();
    void thread_grp_bitrp_fu_240_ximag_V_q1();
    void thread_grp_bitrp_fu_240_xreal_V_q0();
    void thread_grp_bitrp_fu_240_xreal_V_q1();
    void thread_grp_fu_274_ce();
    void thread_grp_fu_274_p0();
    void thread_grp_fu_274_p1();
    void thread_grp_fu_288_ce();
    void thread_grp_fu_288_p0();
    void thread_grp_fu_288_p1();
    void thread_grp_fu_294_ce();
    void thread_grp_fu_294_p0();
    void thread_grp_fu_294_p1();
    void thread_grp_fu_300_ce();
    void thread_grp_fu_300_p0();
    void thread_grp_fu_300_p1();
    void thread_grp_fu_399_ce();
    void thread_grp_fu_399_p0();
    void thread_grp_fu_399_p1();
    void thread_grp_fu_474_ce();
    void thread_grp_fu_474_p0();
    void thread_grp_fu_474_p1();
    void thread_grp_fu_514_ce();
    void thread_grp_fu_514_p0();
    void thread_grp_fu_514_p1();
    void thread_grp_fu_520_ce();
    void thread_grp_fu_520_p0();
    void thread_grp_fu_520_p1();
    void thread_grp_fu_526_ce();
    void thread_grp_fu_526_p0();
    void thread_grp_fu_526_p1();
    void thread_grp_fu_532_ce();
    void thread_grp_fu_532_p0();
    void thread_grp_fu_532_p1();
    void thread_icmp_fu_421_p2();
    void thread_index1_fu_446_p2();
    void thread_index2_fu_441_p2();
    void thread_indvar_next2_fu_355_p2();
    void thread_indvar_next_fu_405_p2();
    void thread_j_1_cast_fu_437_p1();
    void thread_j_5_fu_456_p2();
    void thread_j_fu_248_p2();
    void thread_m_2_fu_427_p2();
    void thread_r_V_139_fu_309_p1();
    void thread_r_V_139_fu_309_p2();
    void thread_r_V_142_fu_333_p1();
    void thread_r_V_142_fu_333_p2();
    void thread_r_V_143_fu_538_p2();
    void thread_r_V_144_fu_552_p2();
    void thread_r_V_14_fu_573_p2();
    void thread_r_V_15_fu_580_p2();
    void thread_r_V_16_fu_586_p2();
    void thread_r_V_s_fu_566_p2();
    void thread_smax4_fu_391_p3();
    void thread_timag_V_fu_556_p4();
    void thread_tmp3_fu_385_p2();
    void thread_tmp8_fu_433_p2();
    void thread_tmp_107_fu_462_p1();
    void thread_tmp_33_fu_325_p1();
    void thread_tmp_36_cast_fu_375_p4();
    void thread_tmp_36_fu_371_p1();
    void thread_tmp_39_fu_480_p1();
    void thread_tmp_40_fu_492_p1();
    void thread_tmp_43_fu_486_p1();
    void thread_tmp_47_fu_498_p1();
    void thread_tmp_48_fu_502_p1();
    void thread_tmp_49_fu_506_p1();
    void thread_tmp_50_fu_510_p1();
    void thread_tmp_fu_260_p1();
    void thread_tmp_s_fu_361_p4();
    void thread_tr_fu_411_p4();
    void thread_treal_V_fu_542_p4();
    void thread_wimag_V_address0();
    void thread_wimag_V_ce0();
    void thread_wimag_V_d0();
    void thread_wimag_V_we0();
    void thread_wreal_V_address0();
    void thread_wreal_V_ce0();
    void thread_wreal_V_d0();
    void thread_wreal_V_we0();
    void thread_ximag_V_address0();
    void thread_ximag_V_address1();
    void thread_ximag_V_ce0();
    void thread_ximag_V_ce1();
    void thread_ximag_V_d0();
    void thread_ximag_V_we0();
    void thread_xreal_V_address0();
    void thread_xreal_V_address1();
    void thread_xreal_V_ce0();
    void thread_xreal_V_ce1();
    void thread_xreal_V_d0();
    void thread_xreal_V_we0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
