From 7d5cada17be8cf891a2db40ce6a2cc377bfd1d64 Mon Sep 17 00:00:00 2001
From: Alison Wang <b18965@freescale.com>
Date: Thu, 24 Mar 2016 09:33:42 +0800
Subject: [PATCH 1277/1383] arm: pm: Use SPARE4 instead of SPARE2 to store
 entry address of kernel

For LS1021A Secure Boot, SPARE2 register is used and modified by the
IBR. So SPARE4 is used instead of SPARE2 to store the entry address of
kernel. Then U-Boot will get the correct entry address of kernel from
SPARE4.

Signed-off-by: Alison Wang <alison.wang@nxp.com>
[Original patch taken from QorIQ-SDK-V2.0-20160527-yocto]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/arm/mach-imx/pm-ls1.c | 7 +++++--
 1 file changed, 5 insertions(+), 2 deletions(-)

diff --git a/arch/arm/mach-imx/pm-ls1.c b/arch/arm/mach-imx/pm-ls1.c
index 654b7d0..38b4aec 100644
--- a/arch/arm/mach-imx/pm-ls1.c
+++ b/arch/arm/mach-imx/pm-ls1.c
@@ -49,6 +49,7 @@
 #define CCSR_SCFG_PMCINTSR	0x168
 #define CCSR_SCFG_SPARECR2	0x504
 #define CCSR_SCFG_SPARECR3	0x508
+#define CCSR_SCFG_SPARECR4	0x50c
 #define CCSR_SCFG_CLUSTERPMCR	0x904
 #define CCSR_SCFG_CLUSTERPMCR_WFIL2EN	0x80000000
 
@@ -260,8 +261,10 @@ static void ls1_set_resume_entry(void *base)
 	/* the bootloader will finally jump to this address to resume kernel */
 	resume_addr = (u32)(__pa(ls1_deepsleep_resume));
 
-	/* use the register SPARECR2 to save the return entry */
-	iowrite32(resume_addr, base + CCSR_SCFG_SPARECR2);
+	iowrite32(0, base + CCSR_SCFG_SPARECR2);
+
+	/* use the register SPARECR4 to save the return entry */
+	iowrite32(resume_addr, base + CCSR_SCFG_SPARECR4);
 }
 
 static void ls1_copy_sram_code(void)
-- 
2.8.1

