
ExUppgift2014.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000041a0  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  000841a0  000841a0  0000c1a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000099c  20070000  000841a8  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000025c  200709a0  00084b48  0001099c  2**3
                  ALLOC
  4 .stack        00002004  20070bfc  00084da4  0001099c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0001099c  2**0
                  CONTENTS, READONLY
  6 .comment      000000b6  00000000  00000000  000109c5  2**0
                  CONTENTS, READONLY
  7 .debug_info   00011638  00000000  00000000  00010a7b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002d2c  00000000  00000000  000220b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000068b1  00000000  00000000  00024ddf  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000e40  00000000  00000000  0002b690  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d10  00000000  00000000  0002c4d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00019f67  00000000  00000000  0002d1e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001281e  00000000  00000000  00047147  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00069c93  00000000  00000000  00059965  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002af4  00000000  00000000  000c35f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072c00 	.word	0x20072c00
   80004:	00080f05 	.word	0x00080f05
   80008:	00080f01 	.word	0x00080f01
   8000c:	00080f01 	.word	0x00080f01
   80010:	00080f01 	.word	0x00080f01
   80014:	00080f01 	.word	0x00080f01
   80018:	00080f01 	.word	0x00080f01
	...
   8002c:	0008053d 	.word	0x0008053d
   80030:	00080f01 	.word	0x00080f01
   80034:	00000000 	.word	0x00000000
   80038:	00080575 	.word	0x00080575
   8003c:	000805b1 	.word	0x000805b1
   80040:	00080f01 	.word	0x00080f01
   80044:	00080f01 	.word	0x00080f01
   80048:	00080f01 	.word	0x00080f01
   8004c:	00080f01 	.word	0x00080f01
   80050:	00080f01 	.word	0x00080f01
   80054:	00080f01 	.word	0x00080f01
   80058:	00080f01 	.word	0x00080f01
   8005c:	00080f01 	.word	0x00080f01
   80060:	00080f01 	.word	0x00080f01
   80064:	00080f01 	.word	0x00080f01
   80068:	00000000 	.word	0x00000000
   8006c:	00080d71 	.word	0x00080d71
   80070:	00080d85 	.word	0x00080d85
   80074:	00080d99 	.word	0x00080d99
   80078:	00080dad 	.word	0x00080dad
	...
   80084:	00080f01 	.word	0x00080f01
   80088:	00080f01 	.word	0x00080f01
   8008c:	00080f01 	.word	0x00080f01
   80090:	00080f01 	.word	0x00080f01
   80094:	00080f01 	.word	0x00080f01
   80098:	00080f01 	.word	0x00080f01
   8009c:	00080f01 	.word	0x00080f01
   800a0:	00080f01 	.word	0x00080f01
   800a4:	00000000 	.word	0x00000000
   800a8:	00080f01 	.word	0x00080f01
   800ac:	00080f01 	.word	0x00080f01
   800b0:	00080f01 	.word	0x00080f01
   800b4:	00080f01 	.word	0x00080f01
   800b8:	00080f01 	.word	0x00080f01
   800bc:	00080f01 	.word	0x00080f01
   800c0:	00080f01 	.word	0x00080f01
   800c4:	00080f01 	.word	0x00080f01
   800c8:	00080f01 	.word	0x00080f01
   800cc:	00080f01 	.word	0x00080f01
   800d0:	00080f01 	.word	0x00080f01
   800d4:	00080f01 	.word	0x00080f01
   800d8:	00080f01 	.word	0x00080f01
   800dc:	00080f01 	.word	0x00080f01
   800e0:	00080f01 	.word	0x00080f01
   800e4:	00080f01 	.word	0x00080f01
   800e8:	00080f01 	.word	0x00080f01
   800ec:	00080f01 	.word	0x00080f01
   800f0:	00080f01 	.word	0x00080f01

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709a0 	.word	0x200709a0
   80110:	00000000 	.word	0x00000000
   80114:	000841a8 	.word	0x000841a8

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4808      	ldr	r0, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4908      	ldr	r1, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	000841a8 	.word	0x000841a8
   80144:	200709a4 	.word	0x200709a4
   80148:	000841a8 	.word	0x000841a8
   8014c:	00000000 	.word	0x00000000

00080150 <ADCSetup>:
 */ 
#include <asf.h>
#include "ADCCustom.h"

void ADCSetup()
{
   80150:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
   80152:	2025      	movs	r0, #37	; 0x25
   80154:	4b0e      	ldr	r3, [pc, #56]	; (80190 <ADCSetup+0x40>)
   80156:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), 84000000, 0);		// Configure for maximum frequency @ 84 MHz
   80158:	4c0e      	ldr	r4, [pc, #56]	; (80194 <ADCSetup+0x44>)
   8015a:	4620      	mov	r0, r4
   8015c:	490e      	ldr	r1, [pc, #56]	; (80198 <ADCSetup+0x48>)
   8015e:	4a0f      	ldr	r2, [pc, #60]	; (8019c <ADCSetup+0x4c>)
   80160:	2300      	movs	r3, #0
   80162:	4d0f      	ldr	r5, [pc, #60]	; (801a0 <ADCSetup+0x50>)
   80164:	47a8      	blx	r5
	adc_configure_timing(ADC, 0, 0, 0);
   80166:	4620      	mov	r0, r4
   80168:	2100      	movs	r1, #0
   8016a:	460a      	mov	r2, r1
   8016c:	460b      	mov	r3, r1
   8016e:	4d0d      	ldr	r5, [pc, #52]	; (801a4 <ADCSetup+0x54>)
   80170:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_12);			// 0-4095
   80172:	4620      	mov	r0, r4
   80174:	2100      	movs	r1, #0
   80176:	4b0c      	ldr	r3, [pc, #48]	; (801a8 <ADCSetup+0x58>)
   80178:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);				// trig just by software
   8017a:	4620      	mov	r0, r4
   8017c:	2100      	movs	r1, #0
   8017e:	460a      	mov	r2, r1
   80180:	4b0a      	ldr	r3, [pc, #40]	; (801ac <ADCSetup+0x5c>)
   80182:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_10);				// PB17 - AD8 for Arduino Due
   80184:	4620      	mov	r0, r4
   80186:	210a      	movs	r1, #10
   80188:	4b09      	ldr	r3, [pc, #36]	; (801b0 <ADCSetup+0x60>)
   8018a:	4798      	blx	r3
   8018c:	bd38      	pop	{r3, r4, r5, pc}
   8018e:	bf00      	nop
   80190:	00080ea9 	.word	0x00080ea9
   80194:	400c0000 	.word	0x400c0000
   80198:	0a037a00 	.word	0x0a037a00
   8019c:	0501bd00 	.word	0x0501bd00
   801a0:	000801f5 	.word	0x000801f5
   801a4:	00080249 	.word	0x00080249
   801a8:	00080229 	.word	0x00080229
   801ac:	00080239 	.word	0x00080239
   801b0:	00080269 	.word	0x00080269

000801b4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   801b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   801b8:	460c      	mov	r4, r1
   801ba:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   801bc:	b960      	cbnz	r0, 801d8 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   801be:	2a00      	cmp	r2, #0
   801c0:	dd0e      	ble.n	801e0 <_read+0x2c>
   801c2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   801c4:	4e09      	ldr	r6, [pc, #36]	; (801ec <_read+0x38>)
   801c6:	4d0a      	ldr	r5, [pc, #40]	; (801f0 <_read+0x3c>)
   801c8:	6830      	ldr	r0, [r6, #0]
   801ca:	4621      	mov	r1, r4
   801cc:	682b      	ldr	r3, [r5, #0]
   801ce:	4798      	blx	r3
		ptr++;
   801d0:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   801d2:	42bc      	cmp	r4, r7
   801d4:	d1f8      	bne.n	801c8 <_read+0x14>
   801d6:	e006      	b.n	801e6 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   801d8:	f04f 30ff 	mov.w	r0, #4294967295
   801dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   801e0:	2000      	movs	r0, #0
   801e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   801e6:	4640      	mov	r0, r8
	}
	return nChars;
}
   801e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   801ec:	20070bf4 	.word	0x20070bf4
   801f0:	20070b50 	.word	0x20070b50

000801f4 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   801f4:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   801f6:	2401      	movs	r4, #1
   801f8:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   801fa:	2400      	movs	r4, #0
   801fc:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   801fe:	f240 2502 	movw	r5, #514	; 0x202
   80202:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   80206:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   8020a:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   8020e:	6845      	ldr	r5, [r0, #4]
   80210:	432b      	orrs	r3, r5
	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   80212:	0052      	lsls	r2, r2, #1
   80214:	fbb1 f1f2 	udiv	r1, r1, r2
   80218:	1e4d      	subs	r5, r1, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   8021a:	022d      	lsls	r5, r5, #8
   8021c:	b2ad      	uxth	r5, r5
   8021e:	432b      	orrs	r3, r5
   80220:	6043      	str	r3, [r0, #4]
	return 0;
}
   80222:	4620      	mov	r0, r4
   80224:	bc30      	pop	{r4, r5}
   80226:	4770      	bx	lr

00080228 <adc_set_resolution>:
		p_adc->ADC_MR &= ~ADC_MR_LOWRES;
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   80228:	6843      	ldr	r3, [r0, #4]
   8022a:	f023 0310 	bic.w	r3, r3, #16
   8022e:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   80230:	6843      	ldr	r3, [r0, #4]
   80232:	4319      	orrs	r1, r3
   80234:	6041      	str	r1, [r0, #4]
   80236:	4770      	bx	lr

00080238 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   80238:	6843      	ldr	r3, [r0, #4]
   8023a:	4319      	orrs	r1, r3
   8023c:	01d2      	lsls	r2, r2, #7
   8023e:	b2d3      	uxtb	r3, r2
   80240:	4319      	orrs	r1, r3
   80242:	6041      	str	r1, [r0, #4]
   80244:	4770      	bx	lr
   80246:	bf00      	nop

00080248 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   80248:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   8024a:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   8024c:	4322      	orrs	r2, r4
   8024e:	0609      	lsls	r1, r1, #24
   80250:	f001 6470 	and.w	r4, r1, #251658240	; 0xf000000
   80254:	4322      	orrs	r2, r4
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80256:	071b      	lsls	r3, r3, #28
   80258:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   8025c:	431a      	orrs	r2, r3
   8025e:	6042      	str	r2, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   80260:	f85d 4b04 	ldr.w	r4, [sp], #4
   80264:	4770      	bx	lr
   80266:	bf00      	nop

00080268 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   80268:	2301      	movs	r3, #1
   8026a:	fa03 f101 	lsl.w	r1, r3, r1
   8026e:	6101      	str	r1, [r0, #16]
   80270:	4770      	bx	lr
   80272:	bf00      	nop

00080274 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80274:	6943      	ldr	r3, [r0, #20]
   80276:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   8027a:	bf1d      	ittte	ne
   8027c:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80280:	61c1      	strne	r1, [r0, #28]
	return 0;
   80282:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   80284:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   80286:	4770      	bx	lr

00080288 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80288:	6943      	ldr	r3, [r0, #20]
   8028a:	f013 0f01 	tst.w	r3, #1
   8028e:	d005      	beq.n	8029c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80290:	6983      	ldr	r3, [r0, #24]
   80292:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80296:	600b      	str	r3, [r1, #0]

	return 0;
   80298:	2000      	movs	r0, #0
   8029a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   8029c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   8029e:	4770      	bx	lr

000802a0 <PWMSetup>:
#include <asf.h>
#include "PWMCustom.h"
#include "global_variables.h"

void PWMSetup()
{
   802a0:	b530      	push	{r4, r5, lr}
   802a2:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_PWM);
   802a4:	2024      	movs	r0, #36	; 0x24
   802a6:	4b12      	ldr	r3, [pc, #72]	; (802f0 <PWMSetup+0x50>)
   802a8:	4798      	blx	r3
	pwm_channel_disable(PWM, PWM_CHANNEL_6);
   802aa:	4c12      	ldr	r4, [pc, #72]	; (802f4 <PWMSetup+0x54>)
   802ac:	4620      	mov	r0, r4
   802ae:	2106      	movs	r1, #6
   802b0:	4b11      	ldr	r3, [pc, #68]	; (802f8 <PWMSetup+0x58>)
   802b2:	4798      	blx	r3
	pwm_clock_t pwm_clock ={
   802b4:	4a11      	ldr	r2, [pc, #68]	; (802fc <PWMSetup+0x5c>)
   802b6:	ab01      	add	r3, sp, #4
   802b8:	ca07      	ldmia	r2, {r0, r1, r2}
   802ba:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		.ul_clka = 1000*100,
		.ul_clkb = 0,
		.ul_mck = 84000000
	};
	pwm_init(PWM, &pwm_clock);
   802be:	4620      	mov	r0, r4
   802c0:	4619      	mov	r1, r3
   802c2:	4b0f      	ldr	r3, [pc, #60]	; (80300 <PWMSetup+0x60>)
   802c4:	4798      	blx	r3
	
	pwm_channel.alignment = PWM_ALIGN_LEFT;
   802c6:	4b0f      	ldr	r3, [pc, #60]	; (80304 <PWMSetup+0x64>)
   802c8:	2200      	movs	r2, #0
   802ca:	811a      	strh	r2, [r3, #8]
	pwm_channel.polarity = PWM_LOW;
   802cc:	729a      	strb	r2, [r3, #10]
	pwm_channel.ul_prescaler = PWM_CMR_CPRE_CLKA;
   802ce:	210b      	movs	r1, #11
   802d0:	6059      	str	r1, [r3, #4]
	pwm_channel.ul_duty = 0;
   802d2:	60da      	str	r2, [r3, #12]
	pwm_channel.ul_period = 100;
   802d4:	2264      	movs	r2, #100	; 0x64
   802d6:	611a      	str	r2, [r3, #16]
	pwm_channel.channel = PWM_CHANNEL_6;
   802d8:	2506      	movs	r5, #6
   802da:	601d      	str	r5, [r3, #0]
	pwm_channel_init(PWM, &pwm_channel);
   802dc:	4620      	mov	r0, r4
   802de:	4619      	mov	r1, r3
   802e0:	4b09      	ldr	r3, [pc, #36]	; (80308 <PWMSetup+0x68>)
   802e2:	4798      	blx	r3
	pwm_channel_enable(PWM, PWM_CHANNEL_6);
   802e4:	4620      	mov	r0, r4
   802e6:	4629      	mov	r1, r5
   802e8:	4b08      	ldr	r3, [pc, #32]	; (8030c <PWMSetup+0x6c>)
   802ea:	4798      	blx	r3
}
   802ec:	b005      	add	sp, #20
   802ee:	bd30      	pop	{r4, r5, pc}
   802f0:	00080ea9 	.word	0x00080ea9
   802f4:	40094000 	.word	0x40094000
   802f8:	00080995 	.word	0x00080995
   802fc:	000840e8 	.word	0x000840e8
   80300:	00080845 	.word	0x00080845
   80304:	20070bc4 	.word	0x20070bc4
   80308:	00080885 	.word	0x00080885
   8030c:	00080989 	.word	0x00080989

00080310 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80310:	b5f0      	push	{r4, r5, r6, r7, lr}
   80312:	b083      	sub	sp, #12
   80314:	4604      	mov	r4, r0
   80316:	460d      	mov	r5, r1
	uint32_t val = 0;
   80318:	2300      	movs	r3, #0
   8031a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8031c:	4b1f      	ldr	r3, [pc, #124]	; (8039c <usart_serial_getchar+0x8c>)
   8031e:	4298      	cmp	r0, r3
   80320:	d107      	bne.n	80332 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   80322:	461f      	mov	r7, r3
   80324:	4e1e      	ldr	r6, [pc, #120]	; (803a0 <usart_serial_getchar+0x90>)
   80326:	4638      	mov	r0, r7
   80328:	4629      	mov	r1, r5
   8032a:	47b0      	blx	r6
   8032c:	2800      	cmp	r0, #0
   8032e:	d1fa      	bne.n	80326 <usart_serial_getchar+0x16>
   80330:	e019      	b.n	80366 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80332:	4b1c      	ldr	r3, [pc, #112]	; (803a4 <usart_serial_getchar+0x94>)
   80334:	4298      	cmp	r0, r3
   80336:	d109      	bne.n	8034c <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80338:	461f      	mov	r7, r3
   8033a:	4e1b      	ldr	r6, [pc, #108]	; (803a8 <usart_serial_getchar+0x98>)
   8033c:	4638      	mov	r0, r7
   8033e:	a901      	add	r1, sp, #4
   80340:	47b0      	blx	r6
   80342:	2800      	cmp	r0, #0
   80344:	d1fa      	bne.n	8033c <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   80346:	9b01      	ldr	r3, [sp, #4]
   80348:	702b      	strb	r3, [r5, #0]
   8034a:	e019      	b.n	80380 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   8034c:	4b17      	ldr	r3, [pc, #92]	; (803ac <usart_serial_getchar+0x9c>)
   8034e:	4298      	cmp	r0, r3
   80350:	d109      	bne.n	80366 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   80352:	461e      	mov	r6, r3
   80354:	4c14      	ldr	r4, [pc, #80]	; (803a8 <usart_serial_getchar+0x98>)
   80356:	4630      	mov	r0, r6
   80358:	a901      	add	r1, sp, #4
   8035a:	47a0      	blx	r4
   8035c:	2800      	cmp	r0, #0
   8035e:	d1fa      	bne.n	80356 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   80360:	9b01      	ldr	r3, [sp, #4]
   80362:	702b      	strb	r3, [r5, #0]
   80364:	e018      	b.n	80398 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80366:	4b12      	ldr	r3, [pc, #72]	; (803b0 <usart_serial_getchar+0xa0>)
   80368:	429c      	cmp	r4, r3
   8036a:	d109      	bne.n	80380 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   8036c:	461e      	mov	r6, r3
   8036e:	4c0e      	ldr	r4, [pc, #56]	; (803a8 <usart_serial_getchar+0x98>)
   80370:	4630      	mov	r0, r6
   80372:	a901      	add	r1, sp, #4
   80374:	47a0      	blx	r4
   80376:	2800      	cmp	r0, #0
   80378:	d1fa      	bne.n	80370 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   8037a:	9b01      	ldr	r3, [sp, #4]
   8037c:	702b      	strb	r3, [r5, #0]
   8037e:	e00b      	b.n	80398 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80380:	4b0c      	ldr	r3, [pc, #48]	; (803b4 <usart_serial_getchar+0xa4>)
   80382:	429c      	cmp	r4, r3
   80384:	d108      	bne.n	80398 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   80386:	461e      	mov	r6, r3
   80388:	4c07      	ldr	r4, [pc, #28]	; (803a8 <usart_serial_getchar+0x98>)
   8038a:	4630      	mov	r0, r6
   8038c:	a901      	add	r1, sp, #4
   8038e:	47a0      	blx	r4
   80390:	2800      	cmp	r0, #0
   80392:	d1fa      	bne.n	8038a <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80394:	9b01      	ldr	r3, [sp, #4]
   80396:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80398:	b003      	add	sp, #12
   8039a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8039c:	400e0800 	.word	0x400e0800
   803a0:	000809e9 	.word	0x000809e9
   803a4:	40098000 	.word	0x40098000
   803a8:	00080289 	.word	0x00080289
   803ac:	4009c000 	.word	0x4009c000
   803b0:	400a0000 	.word	0x400a0000
   803b4:	400a4000 	.word	0x400a4000

000803b8 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   803b8:	b570      	push	{r4, r5, r6, lr}
   803ba:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   803bc:	4b21      	ldr	r3, [pc, #132]	; (80444 <usart_serial_putchar+0x8c>)
   803be:	4298      	cmp	r0, r3
   803c0:	d107      	bne.n	803d2 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   803c2:	461e      	mov	r6, r3
   803c4:	4d20      	ldr	r5, [pc, #128]	; (80448 <usart_serial_putchar+0x90>)
   803c6:	4630      	mov	r0, r6
   803c8:	4621      	mov	r1, r4
   803ca:	47a8      	blx	r5
   803cc:	2800      	cmp	r0, #0
   803ce:	d1fa      	bne.n	803c6 <usart_serial_putchar+0xe>
   803d0:	e02b      	b.n	8042a <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   803d2:	4b1e      	ldr	r3, [pc, #120]	; (8044c <usart_serial_putchar+0x94>)
   803d4:	4298      	cmp	r0, r3
   803d6:	d107      	bne.n	803e8 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   803d8:	461e      	mov	r6, r3
   803da:	4d1d      	ldr	r5, [pc, #116]	; (80450 <usart_serial_putchar+0x98>)
   803dc:	4630      	mov	r0, r6
   803de:	4621      	mov	r1, r4
   803e0:	47a8      	blx	r5
   803e2:	2800      	cmp	r0, #0
   803e4:	d1fa      	bne.n	803dc <usart_serial_putchar+0x24>
   803e6:	e022      	b.n	8042e <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   803e8:	4b1a      	ldr	r3, [pc, #104]	; (80454 <usart_serial_putchar+0x9c>)
   803ea:	4298      	cmp	r0, r3
   803ec:	d107      	bne.n	803fe <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   803ee:	461e      	mov	r6, r3
   803f0:	4d17      	ldr	r5, [pc, #92]	; (80450 <usart_serial_putchar+0x98>)
   803f2:	4630      	mov	r0, r6
   803f4:	4621      	mov	r1, r4
   803f6:	47a8      	blx	r5
   803f8:	2800      	cmp	r0, #0
   803fa:	d1fa      	bne.n	803f2 <usart_serial_putchar+0x3a>
   803fc:	e019      	b.n	80432 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   803fe:	4b16      	ldr	r3, [pc, #88]	; (80458 <usart_serial_putchar+0xa0>)
   80400:	4298      	cmp	r0, r3
   80402:	d107      	bne.n	80414 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   80404:	461e      	mov	r6, r3
   80406:	4d12      	ldr	r5, [pc, #72]	; (80450 <usart_serial_putchar+0x98>)
   80408:	4630      	mov	r0, r6
   8040a:	4621      	mov	r1, r4
   8040c:	47a8      	blx	r5
   8040e:	2800      	cmp	r0, #0
   80410:	d1fa      	bne.n	80408 <usart_serial_putchar+0x50>
   80412:	e010      	b.n	80436 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80414:	4b11      	ldr	r3, [pc, #68]	; (8045c <usart_serial_putchar+0xa4>)
   80416:	4298      	cmp	r0, r3
   80418:	d10f      	bne.n	8043a <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   8041a:	461e      	mov	r6, r3
   8041c:	4d0c      	ldr	r5, [pc, #48]	; (80450 <usart_serial_putchar+0x98>)
   8041e:	4630      	mov	r0, r6
   80420:	4621      	mov	r1, r4
   80422:	47a8      	blx	r5
   80424:	2800      	cmp	r0, #0
   80426:	d1fa      	bne.n	8041e <usart_serial_putchar+0x66>
   80428:	e009      	b.n	8043e <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   8042a:	2001      	movs	r0, #1
   8042c:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8042e:	2001      	movs	r0, #1
   80430:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80432:	2001      	movs	r0, #1
   80434:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80436:	2001      	movs	r0, #1
   80438:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   8043a:	2000      	movs	r0, #0
   8043c:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8043e:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   80440:	bd70      	pop	{r4, r5, r6, pc}
   80442:	bf00      	nop
   80444:	400e0800 	.word	0x400e0800
   80448:	000809d9 	.word	0x000809d9
   8044c:	40098000 	.word	0x40098000
   80450:	00080275 	.word	0x00080275
   80454:	4009c000 	.word	0x4009c000
   80458:	400a0000 	.word	0x400a0000
   8045c:	400a4000 	.word	0x400a4000

00080460 <configure_console>:
uart_read(CONF_UART, &value);
printf("%c", '4');
return value;
}

void configure_console(void){
   80460:	b530      	push	{r4, r5, lr}
   80462:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80464:	2008      	movs	r0, #8
   80466:	4d18      	ldr	r5, [pc, #96]	; (804c8 <configure_console+0x68>)
   80468:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   8046a:	4c18      	ldr	r4, [pc, #96]	; (804cc <configure_console+0x6c>)
   8046c:	4b18      	ldr	r3, [pc, #96]	; (804d0 <configure_console+0x70>)
   8046e:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80470:	4a18      	ldr	r2, [pc, #96]	; (804d4 <configure_console+0x74>)
   80472:	4b19      	ldr	r3, [pc, #100]	; (804d8 <configure_console+0x78>)
   80474:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80476:	4a19      	ldr	r2, [pc, #100]	; (804dc <configure_console+0x7c>)
   80478:	4b19      	ldr	r3, [pc, #100]	; (804e0 <configure_console+0x80>)
   8047a:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   8047c:	4b19      	ldr	r3, [pc, #100]	; (804e4 <configure_console+0x84>)
   8047e:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80480:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80484:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80486:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8048a:	9303      	str	r3, [sp, #12]
   8048c:	2008      	movs	r0, #8
   8048e:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   80490:	4620      	mov	r0, r4
   80492:	a901      	add	r1, sp, #4
   80494:	4b14      	ldr	r3, [pc, #80]	; (804e8 <configure_console+0x88>)
   80496:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80498:	4d14      	ldr	r5, [pc, #80]	; (804ec <configure_console+0x8c>)
   8049a:	682b      	ldr	r3, [r5, #0]
   8049c:	6898      	ldr	r0, [r3, #8]
   8049e:	2100      	movs	r1, #0
   804a0:	4c13      	ldr	r4, [pc, #76]	; (804f0 <configure_console+0x90>)
   804a2:	47a0      	blx	r4
	setbuf(stdin, NULL);
   804a4:	682b      	ldr	r3, [r5, #0]
   804a6:	6858      	ldr	r0, [r3, #4]
   804a8:	2100      	movs	r1, #0
   804aa:	47a0      	blx	r4
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
   804ac:	4b11      	ldr	r3, [pc, #68]	; (804f4 <configure_console+0x94>)
   804ae:	f44f 7280 	mov.w	r2, #256	; 0x100
   804b2:	665a      	str	r2, [r3, #100]	; 0x64
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   804b4:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   804b6:	625a      	str	r2, [r3, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   804b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   804bc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   804be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   804c2:	671a      	str	r2, [r3, #112]	; 0x70
	// Configure console UART.
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	// configure RX0 pin as pull-up otherwise it won't receive anything (only receive 0)
	ioport_set_pin_mode(PIO_PA8_IDX, IOPORT_MODE_PULLUP);
}
   804c4:	b005      	add	sp, #20
   804c6:	bd30      	pop	{r4, r5, pc}
   804c8:	00080ea9 	.word	0x00080ea9
   804cc:	400e0800 	.word	0x400e0800
   804d0:	20070bf4 	.word	0x20070bf4
   804d4:	000803b9 	.word	0x000803b9
   804d8:	20070bf0 	.word	0x20070bf0
   804dc:	00080311 	.word	0x00080311
   804e0:	20070b50 	.word	0x20070b50
   804e4:	0501bd00 	.word	0x0501bd00
   804e8:	000809a1 	.word	0x000809a1
   804ec:	20070560 	.word	0x20070560
   804f0:	00081389 	.word	0x00081389
   804f4:	400e0e00 	.word	0x400e0e00

000804f8 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   804f8:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   804fa:	685a      	ldr	r2, [r3, #4]
   804fc:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   804fe:	6842      	ldr	r2, [r0, #4]
   80500:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80502:	685a      	ldr	r2, [r3, #4]
   80504:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80506:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80508:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8050a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   8050c:	6803      	ldr	r3, [r0, #0]
   8050e:	3301      	adds	r3, #1
   80510:	6003      	str	r3, [r0, #0]
   80512:	4770      	bx	lr

00080514 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80514:	6843      	ldr	r3, [r0, #4]
   80516:	6882      	ldr	r2, [r0, #8]
   80518:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   8051a:	6883      	ldr	r3, [r0, #8]
   8051c:	6842      	ldr	r2, [r0, #4]
   8051e:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80520:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80522:	685a      	ldr	r2, [r3, #4]
   80524:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80526:	bf04      	itt	eq
   80528:	6882      	ldreq	r2, [r0, #8]
   8052a:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   8052c:	2200      	movs	r2, #0
   8052e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80530:	681a      	ldr	r2, [r3, #0]
   80532:	3a01      	subs	r2, #1
   80534:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80536:	6818      	ldr	r0, [r3, #0]
}
   80538:	4770      	bx	lr
   8053a:	bf00      	nop

0008053c <SVC_Handler>:
}
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   8053c:	4b06      	ldr	r3, [pc, #24]	; (80558 <pxCurrentTCBConst2>)
   8053e:	6819      	ldr	r1, [r3, #0]
   80540:	6808      	ldr	r0, [r1, #0]
   80542:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80546:	f380 8809 	msr	PSP, r0
   8054a:	f04f 0000 	mov.w	r0, #0
   8054e:	f380 8811 	msr	BASEPRI, r0
   80552:	f04e 0e0d 	orr.w	lr, lr, #13
   80556:	4770      	bx	lr

00080558 <pxCurrentTCBConst2>:
   80558:	20070a94 	.word	0x20070a94

0008055c <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   8055c:	f3ef 8011 	mrs	r0, BASEPRI
   80560:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80564:	f381 8811 	msr	BASEPRI, r1
   80568:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   8056a:	2000      	movs	r0, #0

0008056c <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   8056c:	f380 8811 	msr	BASEPRI, r0
   80570:	4770      	bx	lr
   80572:	bf00      	nop

00080574 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80574:	f3ef 8009 	mrs	r0, PSP
   80578:	4b0c      	ldr	r3, [pc, #48]	; (805ac <pxCurrentTCBConst>)
   8057a:	681a      	ldr	r2, [r3, #0]
   8057c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80580:	6010      	str	r0, [r2, #0]
   80582:	e92d 4008 	stmdb	sp!, {r3, lr}
   80586:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   8058a:	f380 8811 	msr	BASEPRI, r0
   8058e:	f000 f8bb 	bl	80708 <vTaskSwitchContext>
   80592:	f04f 0000 	mov.w	r0, #0
   80596:	f380 8811 	msr	BASEPRI, r0
   8059a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   8059e:	6819      	ldr	r1, [r3, #0]
   805a0:	6808      	ldr	r0, [r1, #0]
   805a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   805a6:	f380 8809 	msr	PSP, r0
   805aa:	4770      	bx	lr

000805ac <pxCurrentTCBConst>:
   805ac:	20070a94 	.word	0x20070a94

000805b0 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   805b0:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   805b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   805b6:	4b05      	ldr	r3, [pc, #20]	; (805cc <SysTick_Handler+0x1c>)
   805b8:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   805ba:	4b05      	ldr	r3, [pc, #20]	; (805d0 <SysTick_Handler+0x20>)
   805bc:	4798      	blx	r3
	{
		vTaskIncrementTick();
   805be:	4b05      	ldr	r3, [pc, #20]	; (805d4 <SysTick_Handler+0x24>)
   805c0:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   805c2:	2000      	movs	r0, #0
   805c4:	4b04      	ldr	r3, [pc, #16]	; (805d8 <SysTick_Handler+0x28>)
   805c6:	4798      	blx	r3
   805c8:	bd08      	pop	{r3, pc}
   805ca:	bf00      	nop
   805cc:	e000ed04 	.word	0xe000ed04
   805d0:	0008055d 	.word	0x0008055d
   805d4:	000805dd 	.word	0x000805dd
   805d8:	0008056d 	.word	0x0008056d

000805dc <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   805dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   805e0:	4b3d      	ldr	r3, [pc, #244]	; (806d8 <vTaskIncrementTick+0xfc>)
   805e2:	681b      	ldr	r3, [r3, #0]
   805e4:	2b00      	cmp	r3, #0
   805e6:	d171      	bne.n	806cc <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   805e8:	4b3c      	ldr	r3, [pc, #240]	; (806dc <vTaskIncrementTick+0x100>)
   805ea:	881a      	ldrh	r2, [r3, #0]
   805ec:	3201      	adds	r2, #1
   805ee:	b292      	uxth	r2, r2
   805f0:	801a      	strh	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   805f2:	881b      	ldrh	r3, [r3, #0]
   805f4:	b29b      	uxth	r3, r3
   805f6:	bb03      	cbnz	r3, 8063a <vTaskIncrementTick+0x5e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   805f8:	4b39      	ldr	r3, [pc, #228]	; (806e0 <vTaskIncrementTick+0x104>)
   805fa:	681b      	ldr	r3, [r3, #0]
   805fc:	681b      	ldr	r3, [r3, #0]
   805fe:	b11b      	cbz	r3, 80608 <vTaskIncrementTick+0x2c>
   80600:	4b38      	ldr	r3, [pc, #224]	; (806e4 <vTaskIncrementTick+0x108>)
   80602:	4798      	blx	r3
   80604:	bf00      	nop
   80606:	e7fd      	b.n	80604 <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   80608:	4b35      	ldr	r3, [pc, #212]	; (806e0 <vTaskIncrementTick+0x104>)
   8060a:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   8060c:	4a36      	ldr	r2, [pc, #216]	; (806e8 <vTaskIncrementTick+0x10c>)
   8060e:	6810      	ldr	r0, [r2, #0]
   80610:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   80612:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   80614:	4a35      	ldr	r2, [pc, #212]	; (806ec <vTaskIncrementTick+0x110>)
   80616:	6811      	ldr	r1, [r2, #0]
   80618:	3101      	adds	r1, #1
   8061a:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   8061c:	681b      	ldr	r3, [r3, #0]
   8061e:	681b      	ldr	r3, [r3, #0]
   80620:	b923      	cbnz	r3, 8062c <vTaskIncrementTick+0x50>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   80622:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80626:	4b32      	ldr	r3, [pc, #200]	; (806f0 <vTaskIncrementTick+0x114>)
   80628:	801a      	strh	r2, [r3, #0]
   8062a:	e006      	b.n	8063a <vTaskIncrementTick+0x5e>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   8062c:	4b2c      	ldr	r3, [pc, #176]	; (806e0 <vTaskIncrementTick+0x104>)
   8062e:	681b      	ldr	r3, [r3, #0]
   80630:	68db      	ldr	r3, [r3, #12]
   80632:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   80634:	889a      	ldrh	r2, [r3, #4]
   80636:	4b2e      	ldr	r3, [pc, #184]	; (806f0 <vTaskIncrementTick+0x114>)
   80638:	801a      	strh	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   8063a:	4b28      	ldr	r3, [pc, #160]	; (806dc <vTaskIncrementTick+0x100>)
   8063c:	881a      	ldrh	r2, [r3, #0]
   8063e:	b292      	uxth	r2, r2
   80640:	4b2b      	ldr	r3, [pc, #172]	; (806f0 <vTaskIncrementTick+0x114>)
   80642:	881b      	ldrh	r3, [r3, #0]
   80644:	b29b      	uxth	r3, r3
   80646:	429a      	cmp	r2, r3
   80648:	d344      	bcc.n	806d4 <vTaskIncrementTick+0xf8>
   8064a:	4b25      	ldr	r3, [pc, #148]	; (806e0 <vTaskIncrementTick+0x104>)
   8064c:	681b      	ldr	r3, [r3, #0]
   8064e:	681b      	ldr	r3, [r3, #0]
   80650:	b153      	cbz	r3, 80668 <vTaskIncrementTick+0x8c>
   80652:	4b23      	ldr	r3, [pc, #140]	; (806e0 <vTaskIncrementTick+0x104>)
   80654:	681b      	ldr	r3, [r3, #0]
   80656:	68db      	ldr	r3, [r3, #12]
   80658:	68dc      	ldr	r4, [r3, #12]
   8065a:	88a3      	ldrh	r3, [r4, #4]
   8065c:	4a1f      	ldr	r2, [pc, #124]	; (806dc <vTaskIncrementTick+0x100>)
   8065e:	8812      	ldrh	r2, [r2, #0]
   80660:	b292      	uxth	r2, r2
   80662:	4293      	cmp	r3, r2
   80664:	d914      	bls.n	80690 <vTaskIncrementTick+0xb4>
   80666:	e00f      	b.n	80688 <vTaskIncrementTick+0xac>
   80668:	f64f 72ff 	movw	r2, #65535	; 0xffff
   8066c:	4b20      	ldr	r3, [pc, #128]	; (806f0 <vTaskIncrementTick+0x114>)
   8066e:	801a      	strh	r2, [r3, #0]
   80670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80674:	4b1a      	ldr	r3, [pc, #104]	; (806e0 <vTaskIncrementTick+0x104>)
   80676:	681b      	ldr	r3, [r3, #0]
   80678:	68db      	ldr	r3, [r3, #12]
   8067a:	68dc      	ldr	r4, [r3, #12]
   8067c:	88a3      	ldrh	r3, [r4, #4]
   8067e:	4a17      	ldr	r2, [pc, #92]	; (806dc <vTaskIncrementTick+0x100>)
   80680:	8812      	ldrh	r2, [r2, #0]
   80682:	b292      	uxth	r2, r2
   80684:	4293      	cmp	r3, r2
   80686:	d907      	bls.n	80698 <vTaskIncrementTick+0xbc>
   80688:	4a19      	ldr	r2, [pc, #100]	; (806f0 <vTaskIncrementTick+0x114>)
   8068a:	8013      	strh	r3, [r2, #0]
   8068c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80690:	4e18      	ldr	r6, [pc, #96]	; (806f4 <vTaskIncrementTick+0x118>)
   80692:	4f19      	ldr	r7, [pc, #100]	; (806f8 <vTaskIncrementTick+0x11c>)
   80694:	f8df 806c 	ldr.w	r8, [pc, #108]	; 80704 <vTaskIncrementTick+0x128>
   80698:	1d25      	adds	r5, r4, #4
   8069a:	4628      	mov	r0, r5
   8069c:	47b0      	blx	r6
   8069e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   806a0:	b113      	cbz	r3, 806a8 <vTaskIncrementTick+0xcc>
   806a2:	f104 0018 	add.w	r0, r4, #24
   806a6:	47b0      	blx	r6
   806a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   806aa:	683a      	ldr	r2, [r7, #0]
   806ac:	4293      	cmp	r3, r2
   806ae:	bf88      	it	hi
   806b0:	603b      	strhi	r3, [r7, #0]
   806b2:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   806b6:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   806ba:	4629      	mov	r1, r5
   806bc:	4b0f      	ldr	r3, [pc, #60]	; (806fc <vTaskIncrementTick+0x120>)
   806be:	4798      	blx	r3
   806c0:	4b07      	ldr	r3, [pc, #28]	; (806e0 <vTaskIncrementTick+0x104>)
   806c2:	681b      	ldr	r3, [r3, #0]
   806c4:	681b      	ldr	r3, [r3, #0]
   806c6:	2b00      	cmp	r3, #0
   806c8:	d1d4      	bne.n	80674 <vTaskIncrementTick+0x98>
   806ca:	e7cd      	b.n	80668 <vTaskIncrementTick+0x8c>
	}
	else
	{
		++uxMissedTicks;
   806cc:	4b0c      	ldr	r3, [pc, #48]	; (80700 <vTaskIncrementTick+0x124>)
   806ce:	681a      	ldr	r2, [r3, #0]
   806d0:	3201      	adds	r2, #1
   806d2:	601a      	str	r2, [r3, #0]
   806d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   806d8:	20070a90 	.word	0x20070a90
   806dc:	20070a9c 	.word	0x20070a9c
   806e0:	200709c0 	.word	0x200709c0
   806e4:	0008055d 	.word	0x0008055d
   806e8:	20070aa0 	.word	0x20070aa0
   806ec:	20070a98 	.word	0x20070a98
   806f0:	2007012c 	.word	0x2007012c
   806f4:	00080515 	.word	0x00080515
   806f8:	200709c4 	.word	0x200709c4
   806fc:	000804f9 	.word	0x000804f9
   80700:	200709bc 	.word	0x200709bc
   80704:	200709c8 	.word	0x200709c8

00080708 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   80708:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   8070a:	4b1d      	ldr	r3, [pc, #116]	; (80780 <vTaskSwitchContext+0x78>)
   8070c:	681b      	ldr	r3, [r3, #0]
   8070e:	b95b      	cbnz	r3, 80728 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80710:	4b1c      	ldr	r3, [pc, #112]	; (80784 <vTaskSwitchContext+0x7c>)
   80712:	681b      	ldr	r3, [r3, #0]
   80714:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80718:	009b      	lsls	r3, r3, #2
   8071a:	4a1b      	ldr	r2, [pc, #108]	; (80788 <vTaskSwitchContext+0x80>)
   8071c:	58d3      	ldr	r3, [r2, r3]
   8071e:	b9cb      	cbnz	r3, 80754 <vTaskSwitchContext+0x4c>
   80720:	4b18      	ldr	r3, [pc, #96]	; (80784 <vTaskSwitchContext+0x7c>)
   80722:	681b      	ldr	r3, [r3, #0]
   80724:	b953      	cbnz	r3, 8073c <vTaskSwitchContext+0x34>
   80726:	e005      	b.n	80734 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   80728:	2201      	movs	r2, #1
   8072a:	4b18      	ldr	r3, [pc, #96]	; (8078c <vTaskSwitchContext+0x84>)
   8072c:	601a      	str	r2, [r3, #0]
   8072e:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80730:	681a      	ldr	r2, [r3, #0]
   80732:	b92a      	cbnz	r2, 80740 <vTaskSwitchContext+0x38>
   80734:	4b16      	ldr	r3, [pc, #88]	; (80790 <vTaskSwitchContext+0x88>)
   80736:	4798      	blx	r3
   80738:	bf00      	nop
   8073a:	e7fd      	b.n	80738 <vTaskSwitchContext+0x30>
   8073c:	4b11      	ldr	r3, [pc, #68]	; (80784 <vTaskSwitchContext+0x7c>)
   8073e:	4912      	ldr	r1, [pc, #72]	; (80788 <vTaskSwitchContext+0x80>)
   80740:	681a      	ldr	r2, [r3, #0]
   80742:	3a01      	subs	r2, #1
   80744:	601a      	str	r2, [r3, #0]
   80746:	681a      	ldr	r2, [r3, #0]
   80748:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   8074c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   80750:	2a00      	cmp	r2, #0
   80752:	d0ed      	beq.n	80730 <vTaskSwitchContext+0x28>
   80754:	4b0b      	ldr	r3, [pc, #44]	; (80784 <vTaskSwitchContext+0x7c>)
   80756:	681b      	ldr	r3, [r3, #0]
   80758:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8075c:	4a0a      	ldr	r2, [pc, #40]	; (80788 <vTaskSwitchContext+0x80>)
   8075e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80762:	685a      	ldr	r2, [r3, #4]
   80764:	6852      	ldr	r2, [r2, #4]
   80766:	605a      	str	r2, [r3, #4]
   80768:	f103 0108 	add.w	r1, r3, #8
   8076c:	428a      	cmp	r2, r1
   8076e:	bf04      	itt	eq
   80770:	6852      	ldreq	r2, [r2, #4]
   80772:	605a      	streq	r2, [r3, #4]
   80774:	685b      	ldr	r3, [r3, #4]
   80776:	68da      	ldr	r2, [r3, #12]
   80778:	4b06      	ldr	r3, [pc, #24]	; (80794 <vTaskSwitchContext+0x8c>)
   8077a:	601a      	str	r2, [r3, #0]
   8077c:	bd08      	pop	{r3, pc}
   8077e:	bf00      	nop
   80780:	20070a90 	.word	0x20070a90
   80784:	200709c4 	.word	0x200709c4
   80788:	200709c8 	.word	0x200709c8
   8078c:	20070aa4 	.word	0x20070aa4
   80790:	0008055d 	.word	0x0008055d
   80794:	20070a94 	.word	0x20070a94

00080798 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   80798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8079c:	460e      	mov	r6, r1
   8079e:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   807a0:	3801      	subs	r0, #1
   807a2:	2802      	cmp	r0, #2
   807a4:	d80f      	bhi.n	807c6 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   807a6:	b192      	cbz	r2, 807ce <_write+0x36>
   807a8:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   807aa:	f8df 803c 	ldr.w	r8, [pc, #60]	; 807e8 <_write+0x50>
   807ae:	4f0d      	ldr	r7, [pc, #52]	; (807e4 <_write+0x4c>)
   807b0:	f8d8 0000 	ldr.w	r0, [r8]
   807b4:	5d31      	ldrb	r1, [r6, r4]
   807b6:	683b      	ldr	r3, [r7, #0]
   807b8:	4798      	blx	r3
   807ba:	2800      	cmp	r0, #0
   807bc:	db0a      	blt.n	807d4 <_write+0x3c>
			return -1;
		}
		++nChars;
   807be:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   807c0:	42a5      	cmp	r5, r4
   807c2:	d1f5      	bne.n	807b0 <_write+0x18>
   807c4:	e00a      	b.n	807dc <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   807c6:	f04f 30ff 	mov.w	r0, #4294967295
   807ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   807ce:	2000      	movs	r0, #0
   807d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   807d4:	f04f 30ff 	mov.w	r0, #4294967295
   807d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   807dc:	4620      	mov	r0, r4
	}
	return nChars;
}
   807de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   807e2:	bf00      	nop
   807e4:	20070bf0 	.word	0x20070bf0
   807e8:	20070bf4 	.word	0x20070bf4

000807ec <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   807ec:	b4f0      	push	{r4, r5, r6, r7}
   807ee:	b08c      	sub	sp, #48	; 0x30
   807f0:	4607      	mov	r7, r0
   807f2:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   807f4:	ac01      	add	r4, sp, #4
   807f6:	4d12      	ldr	r5, [pc, #72]	; (80840 <pwm_clocks_generate+0x54>)
   807f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   807fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   807fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   807fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80800:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   80804:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   80808:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   8080a:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8080c:	f852 4f04 	ldr.w	r4, [r2, #4]!
   80810:	fbb6 f4f4 	udiv	r4, r6, r4
   80814:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   80818:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   8081c:	d903      	bls.n	80826 <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   8081e:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   80820:	2b0b      	cmp	r3, #11
   80822:	d1f3      	bne.n	8080c <pwm_clocks_generate+0x20>
   80824:	e004      	b.n	80830 <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   80826:	2b0a      	cmp	r3, #10
   80828:	d805      	bhi.n	80836 <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   8082a:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   8082e:	e004      	b.n	8083a <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   80830:	f64f 70ff 	movw	r0, #65535	; 0xffff
   80834:	e001      	b.n	8083a <pwm_clocks_generate+0x4e>
   80836:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   8083a:	b00c      	add	sp, #48	; 0x30
   8083c:	bcf0      	pop	{r4, r5, r6, r7}
   8083e:	4770      	bx	lr
   80840:	000840f4 	.word	0x000840f4

00080844 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   80844:	b570      	push	{r4, r5, r6, lr}
   80846:	4606      	mov	r6, r0
   80848:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   8084a:	6808      	ldr	r0, [r1, #0]
   8084c:	b140      	cbz	r0, 80860 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   8084e:	6889      	ldr	r1, [r1, #8]
   80850:	4b0b      	ldr	r3, [pc, #44]	; (80880 <pwm_init+0x3c>)
   80852:	4798      	blx	r3
   80854:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   80856:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8085a:	4298      	cmp	r0, r3
   8085c:	d101      	bne.n	80862 <pwm_init+0x1e>
   8085e:	e00e      	b.n	8087e <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   80860:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   80862:	6860      	ldr	r0, [r4, #4]
   80864:	b140      	cbz	r0, 80878 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   80866:	68a1      	ldr	r1, [r4, #8]
   80868:	4b05      	ldr	r3, [pc, #20]	; (80880 <pwm_init+0x3c>)
   8086a:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   8086c:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80870:	4298      	cmp	r0, r3
   80872:	d004      	beq.n	8087e <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   80874:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   80878:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   8087a:	2000      	movs	r0, #0
   8087c:	bd70      	pop	{r4, r5, r6, pc}
}
   8087e:	bd70      	pop	{r4, r5, r6, pc}
   80880:	000807ed 	.word	0x000807ed

00080884 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   80884:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   80886:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80888:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8088a:	684a      	ldr	r2, [r1, #4]
   8088c:	f002 020f 	and.w	r2, r2, #15
   80890:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   80892:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80894:	432c      	orrs	r4, r5
   80896:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
   80898:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   8089c:	7d8a      	ldrb	r2, [r1, #22]
   8089e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   808a2:	7dca      	ldrb	r2, [r1, #23]
   808a4:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   808a8:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   808aa:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   808ae:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   808b2:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   808b6:	68cc      	ldr	r4, [r1, #12]
   808b8:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   808bc:	690c      	ldr	r4, [r1, #16]
   808be:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   808c2:	7d8a      	ldrb	r2, [r1, #22]
   808c4:	b13a      	cbz	r2, 808d6 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   808c6:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   808c8:	8b4a      	ldrh	r2, [r1, #26]
   808ca:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   808ce:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   808d2:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   808d6:	6c85      	ldr	r5, [r0, #72]	; 0x48
   808d8:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   808dc:	409a      	lsls	r2, r3
   808de:	43d2      	mvns	r2, r2
   808e0:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   808e2:	7fce      	ldrb	r6, [r1, #31]
   808e4:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   808e6:	7f8c      	ldrb	r4, [r1, #30]
   808e8:	409c      	lsls	r4, r3
   808ea:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   808ee:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   808f0:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   808f2:	6c44      	ldr	r4, [r0, #68]	; 0x44
   808f4:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   808f6:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   808fa:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   808fc:	f891 4020 	ldrb.w	r4, [r1, #32]
   80900:	409c      	lsls	r4, r3
   80902:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   80906:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   80908:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   8090a:	2201      	movs	r2, #1
   8090c:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   8090e:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   80912:	b11c      	cbz	r4, 8091c <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   80914:	6a04      	ldr	r4, [r0, #32]
   80916:	4314      	orrs	r4, r2
   80918:	6204      	str	r4, [r0, #32]
   8091a:	e003      	b.n	80924 <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   8091c:	6a04      	ldr	r4, [r0, #32]
   8091e:	ea24 0402 	bic.w	r4, r4, r2
   80922:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   80924:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   80928:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   8092a:	6e84      	ldr	r4, [r0, #104]	; 0x68
   8092c:	bf0c      	ite	eq
   8092e:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   80930:	4394      	bicne	r4, r2
   80932:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   80934:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   80938:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   8093a:	6e84      	ldr	r4, [r0, #104]	; 0x68
   8093c:	bf0c      	ite	eq
   8093e:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   80942:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   80946:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   80948:	2b03      	cmp	r3, #3
   8094a:	d80c      	bhi.n	80966 <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   8094c:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   8094e:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   80950:	22ff      	movs	r2, #255	; 0xff
   80952:	409a      	lsls	r2, r3
   80954:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80958:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   8095c:	fa01 f303 	lsl.w	r3, r1, r3
   80960:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   80962:	66c3      	str	r3, [r0, #108]	; 0x6c
   80964:	e00c      	b.n	80980 <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   80966:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   80968:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   8096a:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   8096c:	22ff      	movs	r2, #255	; 0xff
   8096e:	409a      	lsls	r2, r3
   80970:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80974:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   80978:	fa01 f303 	lsl.w	r3, r1, r3
   8097c:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   8097e:	6703      	str	r3, [r0, #112]	; 0x70
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
   80980:	2000      	movs	r0, #0
   80982:	bc70      	pop	{r4, r5, r6}
   80984:	4770      	bx	lr
   80986:	bf00      	nop

00080988 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   80988:	2301      	movs	r3, #1
   8098a:	fa03 f101 	lsl.w	r1, r3, r1
   8098e:	6041      	str	r1, [r0, #4]
   80990:	4770      	bx	lr
   80992:	bf00      	nop

00080994 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   80994:	2301      	movs	r3, #1
   80996:	fa03 f101 	lsl.w	r1, r3, r1
   8099a:	6081      	str	r1, [r0, #8]
   8099c:	4770      	bx	lr
   8099e:	bf00      	nop

000809a0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   809a0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   809a2:	23ac      	movs	r3, #172	; 0xac
   809a4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   809a6:	680a      	ldr	r2, [r1, #0]
   809a8:	684b      	ldr	r3, [r1, #4]
   809aa:	fbb2 f3f3 	udiv	r3, r2, r3
   809ae:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   809b0:	1e5c      	subs	r4, r3, #1
   809b2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   809b6:	4294      	cmp	r4, r2
   809b8:	d80a      	bhi.n	809d0 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   809ba:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   809bc:	688b      	ldr	r3, [r1, #8]
   809be:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   809c0:	f240 2302 	movw	r3, #514	; 0x202
   809c4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   809c8:	2350      	movs	r3, #80	; 0x50
   809ca:	6003      	str	r3, [r0, #0]

	return 0;
   809cc:	2000      	movs	r0, #0
   809ce:	e000      	b.n	809d2 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   809d0:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   809d2:	f85d 4b04 	ldr.w	r4, [sp], #4
   809d6:	4770      	bx	lr

000809d8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   809d8:	6943      	ldr	r3, [r0, #20]
   809da:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   809de:	bf1a      	itte	ne
   809e0:	61c1      	strne	r1, [r0, #28]
	return 0;
   809e2:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   809e4:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   809e6:	4770      	bx	lr

000809e8 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   809e8:	6943      	ldr	r3, [r0, #20]
   809ea:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   809ee:	bf1d      	ittte	ne
   809f0:	6983      	ldrne	r3, [r0, #24]
   809f2:	700b      	strbne	r3, [r1, #0]
	return 0;
   809f4:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   809f6:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   809f8:	4770      	bx	lr
   809fa:	bf00      	nop

000809fc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   809fc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   809fe:	480e      	ldr	r0, [pc, #56]	; (80a38 <sysclk_init+0x3c>)
   80a00:	4b0e      	ldr	r3, [pc, #56]	; (80a3c <sysclk_init+0x40>)
   80a02:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80a04:	2000      	movs	r0, #0
   80a06:	213e      	movs	r1, #62	; 0x3e
   80a08:	4b0d      	ldr	r3, [pc, #52]	; (80a40 <sysclk_init+0x44>)
   80a0a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80a0c:	4c0d      	ldr	r4, [pc, #52]	; (80a44 <sysclk_init+0x48>)
   80a0e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80a10:	2800      	cmp	r0, #0
   80a12:	d0fc      	beq.n	80a0e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80a14:	4b0c      	ldr	r3, [pc, #48]	; (80a48 <sysclk_init+0x4c>)
   80a16:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80a18:	4a0c      	ldr	r2, [pc, #48]	; (80a4c <sysclk_init+0x50>)
   80a1a:	4b0d      	ldr	r3, [pc, #52]	; (80a50 <sysclk_init+0x54>)
   80a1c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80a1e:	4c0d      	ldr	r4, [pc, #52]	; (80a54 <sysclk_init+0x58>)
   80a20:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80a22:	2800      	cmp	r0, #0
   80a24:	d0fc      	beq.n	80a20 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80a26:	2010      	movs	r0, #16
   80a28:	4b0b      	ldr	r3, [pc, #44]	; (80a58 <sysclk_init+0x5c>)
   80a2a:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80a2c:	4b0b      	ldr	r3, [pc, #44]	; (80a5c <sysclk_init+0x60>)
   80a2e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80a30:	4801      	ldr	r0, [pc, #4]	; (80a38 <sysclk_init+0x3c>)
   80a32:	4b02      	ldr	r3, [pc, #8]	; (80a3c <sysclk_init+0x40>)
   80a34:	4798      	blx	r3
   80a36:	bd10      	pop	{r4, pc}
   80a38:	0501bd00 	.word	0x0501bd00
   80a3c:	200700a5 	.word	0x200700a5
   80a40:	00080e25 	.word	0x00080e25
   80a44:	00080e79 	.word	0x00080e79
   80a48:	00080e89 	.word	0x00080e89
   80a4c:	200d3f01 	.word	0x200d3f01
   80a50:	400e0600 	.word	0x400e0600
   80a54:	00080e99 	.word	0x00080e99
   80a58:	00080dc1 	.word	0x00080dc1
   80a5c:	00080fb5 	.word	0x00080fb5

00080a60 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80a60:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80a62:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80a66:	4b1e      	ldr	r3, [pc, #120]	; (80ae0 <board_init+0x80>)
   80a68:	605a      	str	r2, [r3, #4]
   80a6a:	200b      	movs	r0, #11
   80a6c:	4c1d      	ldr	r4, [pc, #116]	; (80ae4 <board_init+0x84>)
   80a6e:	47a0      	blx	r4
   80a70:	200c      	movs	r0, #12
   80a72:	47a0      	blx	r4
   80a74:	200d      	movs	r0, #13
   80a76:	47a0      	blx	r4
   80a78:	200e      	movs	r0, #14
   80a7a:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80a7c:	203b      	movs	r0, #59	; 0x3b
   80a7e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80a82:	4c19      	ldr	r4, [pc, #100]	; (80ae8 <board_init+0x88>)
   80a84:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80a86:	2055      	movs	r0, #85	; 0x55
   80a88:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80a8c:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80a8e:	2056      	movs	r0, #86	; 0x56
   80a90:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80a94:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80a96:	2068      	movs	r0, #104	; 0x68
   80a98:	4914      	ldr	r1, [pc, #80]	; (80aec <board_init+0x8c>)
   80a9a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80a9c:	205c      	movs	r0, #92	; 0x5c
   80a9e:	4914      	ldr	r1, [pc, #80]	; (80af0 <board_init+0x90>)
   80aa0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80aa2:	4814      	ldr	r0, [pc, #80]	; (80af4 <board_init+0x94>)
   80aa4:	f44f 7140 	mov.w	r1, #768	; 0x300
   80aa8:	4a13      	ldr	r2, [pc, #76]	; (80af8 <board_init+0x98>)
   80aaa:	4b14      	ldr	r3, [pc, #80]	; (80afc <board_init+0x9c>)
   80aac:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
   80aae:	2039      	movs	r0, #57	; 0x39
   80ab0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80ab4:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
   80ab6:	200b      	movs	r0, #11
   80ab8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80abc:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
   80abe:	202c      	movs	r0, #44	; 0x2c
   80ac0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80ac4:	47a0      	blx	r4
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_PWM_LED2
	/* Configure PWM LED2 pin */
	gpio_configure_pin(PIN_PWM_LED2_GPIO, PIN_PWM_LED2_FLAGS);
   80ac6:	2057      	movs	r0, #87	; 0x57
   80ac8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80acc:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   80ace:	202b      	movs	r0, #43	; 0x2b
   80ad0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80ad4:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   80ad6:	202a      	movs	r0, #42	; 0x2a
   80ad8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80adc:	47a0      	blx	r4
   80ade:	bd10      	pop	{r4, pc}
   80ae0:	400e1a50 	.word	0x400e1a50
   80ae4:	00080ea9 	.word	0x00080ea9
   80ae8:	00080ba5 	.word	0x00080ba5
   80aec:	28000079 	.word	0x28000079
   80af0:	28000001 	.word	0x28000001
   80af4:	400e0e00 	.word	0x400e0e00
   80af8:	08000001 	.word	0x08000001
   80afc:	00080c79 	.word	0x00080c79

00080b00 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80b00:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80b02:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80b06:	d016      	beq.n	80b36 <pio_set_peripheral+0x36>
   80b08:	d804      	bhi.n	80b14 <pio_set_peripheral+0x14>
   80b0a:	b1c1      	cbz	r1, 80b3e <pio_set_peripheral+0x3e>
   80b0c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80b10:	d00a      	beq.n	80b28 <pio_set_peripheral+0x28>
   80b12:	e013      	b.n	80b3c <pio_set_peripheral+0x3c>
   80b14:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80b18:	d011      	beq.n	80b3e <pio_set_peripheral+0x3e>
   80b1a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80b1e:	d00e      	beq.n	80b3e <pio_set_peripheral+0x3e>
   80b20:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80b24:	d10a      	bne.n	80b3c <pio_set_peripheral+0x3c>
   80b26:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80b28:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80b2a:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80b2c:	400b      	ands	r3, r1
   80b2e:	ea23 0302 	bic.w	r3, r3, r2
   80b32:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80b34:	e002      	b.n	80b3c <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80b36:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80b38:	4313      	orrs	r3, r2
   80b3a:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80b3c:	6042      	str	r2, [r0, #4]
   80b3e:	4770      	bx	lr

00080b40 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80b40:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80b42:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80b46:	bf14      	ite	ne
   80b48:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80b4a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80b4c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80b50:	bf14      	ite	ne
   80b52:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80b54:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80b56:	f012 0f02 	tst.w	r2, #2
   80b5a:	d002      	beq.n	80b62 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80b5c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80b60:	e004      	b.n	80b6c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80b62:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80b66:	bf18      	it	ne
   80b68:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80b6c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80b6e:	6001      	str	r1, [r0, #0]
   80b70:	4770      	bx	lr
   80b72:	bf00      	nop

00080b74 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80b74:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80b76:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80b78:	9c01      	ldr	r4, [sp, #4]
   80b7a:	b10c      	cbz	r4, 80b80 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80b7c:	6641      	str	r1, [r0, #100]	; 0x64
   80b7e:	e000      	b.n	80b82 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80b80:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80b82:	b10b      	cbz	r3, 80b88 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80b84:	6501      	str	r1, [r0, #80]	; 0x50
   80b86:	e000      	b.n	80b8a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80b88:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80b8a:	b10a      	cbz	r2, 80b90 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80b8c:	6301      	str	r1, [r0, #48]	; 0x30
   80b8e:	e000      	b.n	80b92 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80b90:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80b92:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80b94:	6001      	str	r1, [r0, #0]
}
   80b96:	f85d 4b04 	ldr.w	r4, [sp], #4
   80b9a:	4770      	bx	lr

00080b9c <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80b9c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80b9e:	4770      	bx	lr

00080ba0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80ba0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80ba2:	4770      	bx	lr

00080ba4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80ba4:	b570      	push	{r4, r5, r6, lr}
   80ba6:	b082      	sub	sp, #8
   80ba8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80baa:	0944      	lsrs	r4, r0, #5
   80bac:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   80bb0:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80bb4:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80bb6:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   80bba:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80bbe:	d030      	beq.n	80c22 <pio_configure_pin+0x7e>
   80bc0:	d806      	bhi.n	80bd0 <pio_configure_pin+0x2c>
   80bc2:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80bc6:	d00a      	beq.n	80bde <pio_configure_pin+0x3a>
   80bc8:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80bcc:	d018      	beq.n	80c00 <pio_configure_pin+0x5c>
   80bce:	e049      	b.n	80c64 <pio_configure_pin+0xc0>
   80bd0:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80bd4:	d030      	beq.n	80c38 <pio_configure_pin+0x94>
   80bd6:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80bda:	d02d      	beq.n	80c38 <pio_configure_pin+0x94>
   80bdc:	e042      	b.n	80c64 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80bde:	f000 001f 	and.w	r0, r0, #31
   80be2:	2401      	movs	r4, #1
   80be4:	4084      	lsls	r4, r0
   80be6:	4630      	mov	r0, r6
   80be8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80bec:	4622      	mov	r2, r4
   80bee:	4b1f      	ldr	r3, [pc, #124]	; (80c6c <pio_configure_pin+0xc8>)
   80bf0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80bf2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80bf6:	bf14      	ite	ne
   80bf8:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80bfa:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80bfc:	2001      	movs	r0, #1
   80bfe:	e032      	b.n	80c66 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80c00:	f000 001f 	and.w	r0, r0, #31
   80c04:	2401      	movs	r4, #1
   80c06:	4084      	lsls	r4, r0
   80c08:	4630      	mov	r0, r6
   80c0a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80c0e:	4622      	mov	r2, r4
   80c10:	4b16      	ldr	r3, [pc, #88]	; (80c6c <pio_configure_pin+0xc8>)
   80c12:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80c14:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80c18:	bf14      	ite	ne
   80c1a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80c1c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80c1e:	2001      	movs	r0, #1
   80c20:	e021      	b.n	80c66 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80c22:	f000 011f 	and.w	r1, r0, #31
   80c26:	2401      	movs	r4, #1
   80c28:	4630      	mov	r0, r6
   80c2a:	fa04 f101 	lsl.w	r1, r4, r1
   80c2e:	462a      	mov	r2, r5
   80c30:	4b0f      	ldr	r3, [pc, #60]	; (80c70 <pio_configure_pin+0xcc>)
   80c32:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80c34:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80c36:	e016      	b.n	80c66 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80c38:	f000 011f 	and.w	r1, r0, #31
   80c3c:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80c3e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80c42:	ea05 0304 	and.w	r3, r5, r4
   80c46:	9300      	str	r3, [sp, #0]
   80c48:	4630      	mov	r0, r6
   80c4a:	fa04 f101 	lsl.w	r1, r4, r1
   80c4e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80c52:	bf14      	ite	ne
   80c54:	2200      	movne	r2, #0
   80c56:	2201      	moveq	r2, #1
   80c58:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80c5c:	4d05      	ldr	r5, [pc, #20]	; (80c74 <pio_configure_pin+0xd0>)
   80c5e:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   80c60:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80c62:	e000      	b.n	80c66 <pio_configure_pin+0xc2>

	default:
		return 0;
   80c64:	2000      	movs	r0, #0
	}

	return 1;
}
   80c66:	b002      	add	sp, #8
   80c68:	bd70      	pop	{r4, r5, r6, pc}
   80c6a:	bf00      	nop
   80c6c:	00080b01 	.word	0x00080b01
   80c70:	00080b41 	.word	0x00080b41
   80c74:	00080b75 	.word	0x00080b75

00080c78 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   80c78:	b5f0      	push	{r4, r5, r6, r7, lr}
   80c7a:	b083      	sub	sp, #12
   80c7c:	4607      	mov	r7, r0
   80c7e:	460e      	mov	r6, r1
   80c80:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80c82:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   80c86:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80c8a:	d026      	beq.n	80cda <pio_configure_pin_group+0x62>
   80c8c:	d806      	bhi.n	80c9c <pio_configure_pin_group+0x24>
   80c8e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80c92:	d00a      	beq.n	80caa <pio_configure_pin_group+0x32>
   80c94:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80c98:	d013      	beq.n	80cc2 <pio_configure_pin_group+0x4a>
   80c9a:	e034      	b.n	80d06 <pio_configure_pin_group+0x8e>
   80c9c:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80ca0:	d01f      	beq.n	80ce2 <pio_configure_pin_group+0x6a>
   80ca2:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80ca6:	d01c      	beq.n	80ce2 <pio_configure_pin_group+0x6a>
   80ca8:	e02d      	b.n	80d06 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80caa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80cae:	4632      	mov	r2, r6
   80cb0:	4b16      	ldr	r3, [pc, #88]	; (80d0c <pio_configure_pin_group+0x94>)
   80cb2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80cb4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80cb8:	bf14      	ite	ne
   80cba:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80cbc:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80cbe:	2001      	movs	r0, #1
   80cc0:	e022      	b.n	80d08 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80cc2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80cc6:	4632      	mov	r2, r6
   80cc8:	4b10      	ldr	r3, [pc, #64]	; (80d0c <pio_configure_pin_group+0x94>)
   80cca:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80ccc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80cd0:	bf14      	ite	ne
   80cd2:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80cd4:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80cd6:	2001      	movs	r0, #1
   80cd8:	e016      	b.n	80d08 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80cda:	4b0d      	ldr	r3, [pc, #52]	; (80d10 <pio_configure_pin_group+0x98>)
   80cdc:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80cde:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80ce0:	e012      	b.n	80d08 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80ce2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80ce6:	f005 0301 	and.w	r3, r5, #1
   80cea:	9300      	str	r3, [sp, #0]
   80cec:	4638      	mov	r0, r7
   80cee:	4631      	mov	r1, r6
   80cf0:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80cf4:	bf14      	ite	ne
   80cf6:	2200      	movne	r2, #0
   80cf8:	2201      	moveq	r2, #1
   80cfa:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80cfe:	4c05      	ldr	r4, [pc, #20]	; (80d14 <pio_configure_pin_group+0x9c>)
   80d00:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80d02:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80d04:	e000      	b.n	80d08 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80d06:	2000      	movs	r0, #0
	}

	return 1;
}
   80d08:	b003      	add	sp, #12
   80d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80d0c:	00080b01 	.word	0x00080b01
   80d10:	00080b41 	.word	0x00080b41
   80d14:	00080b75 	.word	0x00080b75

00080d18 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80d1c:	4604      	mov	r4, r0
   80d1e:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80d20:	4b10      	ldr	r3, [pc, #64]	; (80d64 <pio_handler_process+0x4c>)
   80d22:	4798      	blx	r3
   80d24:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80d26:	4620      	mov	r0, r4
   80d28:	4b0f      	ldr	r3, [pc, #60]	; (80d68 <pio_handler_process+0x50>)
   80d2a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80d2c:	4005      	ands	r5, r0
   80d2e:	d017      	beq.n	80d60 <pio_handler_process+0x48>
   80d30:	4f0e      	ldr	r7, [pc, #56]	; (80d6c <pio_handler_process+0x54>)
   80d32:	f107 040c 	add.w	r4, r7, #12
   80d36:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80d38:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80d3c:	42b3      	cmp	r3, r6
   80d3e:	d10a      	bne.n	80d56 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80d40:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80d44:	4229      	tst	r1, r5
   80d46:	d006      	beq.n	80d56 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80d48:	6823      	ldr	r3, [r4, #0]
   80d4a:	4630      	mov	r0, r6
   80d4c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80d4e:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80d52:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80d56:	42bc      	cmp	r4, r7
   80d58:	d002      	beq.n	80d60 <pio_handler_process+0x48>
   80d5a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80d5c:	2d00      	cmp	r5, #0
   80d5e:	d1eb      	bne.n	80d38 <pio_handler_process+0x20>
   80d60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80d64:	00080b9d 	.word	0x00080b9d
   80d68:	00080ba1 	.word	0x00080ba1
   80d6c:	20070aa8 	.word	0x20070aa8

00080d70 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80d70:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80d72:	4802      	ldr	r0, [pc, #8]	; (80d7c <PIOA_Handler+0xc>)
   80d74:	210b      	movs	r1, #11
   80d76:	4b02      	ldr	r3, [pc, #8]	; (80d80 <PIOA_Handler+0x10>)
   80d78:	4798      	blx	r3
   80d7a:	bd08      	pop	{r3, pc}
   80d7c:	400e0e00 	.word	0x400e0e00
   80d80:	00080d19 	.word	0x00080d19

00080d84 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80d84:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80d86:	4802      	ldr	r0, [pc, #8]	; (80d90 <PIOB_Handler+0xc>)
   80d88:	210c      	movs	r1, #12
   80d8a:	4b02      	ldr	r3, [pc, #8]	; (80d94 <PIOB_Handler+0x10>)
   80d8c:	4798      	blx	r3
   80d8e:	bd08      	pop	{r3, pc}
   80d90:	400e1000 	.word	0x400e1000
   80d94:	00080d19 	.word	0x00080d19

00080d98 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80d98:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80d9a:	4802      	ldr	r0, [pc, #8]	; (80da4 <PIOC_Handler+0xc>)
   80d9c:	210d      	movs	r1, #13
   80d9e:	4b02      	ldr	r3, [pc, #8]	; (80da8 <PIOC_Handler+0x10>)
   80da0:	4798      	blx	r3
   80da2:	bd08      	pop	{r3, pc}
   80da4:	400e1200 	.word	0x400e1200
   80da8:	00080d19 	.word	0x00080d19

00080dac <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80dac:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80dae:	4802      	ldr	r0, [pc, #8]	; (80db8 <PIOD_Handler+0xc>)
   80db0:	210e      	movs	r1, #14
   80db2:	4b02      	ldr	r3, [pc, #8]	; (80dbc <PIOD_Handler+0x10>)
   80db4:	4798      	blx	r3
   80db6:	bd08      	pop	{r3, pc}
   80db8:	400e1400 	.word	0x400e1400
   80dbc:	00080d19 	.word	0x00080d19

00080dc0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80dc0:	4b17      	ldr	r3, [pc, #92]	; (80e20 <pmc_switch_mck_to_pllack+0x60>)
   80dc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80dc4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   80dc8:	4310      	orrs	r0, r2
   80dca:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80dcc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80dce:	f013 0f08 	tst.w	r3, #8
   80dd2:	d109      	bne.n	80de8 <pmc_switch_mck_to_pllack+0x28>
   80dd4:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80dd8:	4911      	ldr	r1, [pc, #68]	; (80e20 <pmc_switch_mck_to_pllack+0x60>)
   80dda:	e001      	b.n	80de0 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80ddc:	3b01      	subs	r3, #1
   80dde:	d019      	beq.n	80e14 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80de0:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80de2:	f012 0f08 	tst.w	r2, #8
   80de6:	d0f9      	beq.n	80ddc <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80de8:	4b0d      	ldr	r3, [pc, #52]	; (80e20 <pmc_switch_mck_to_pllack+0x60>)
   80dea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80dec:	f022 0203 	bic.w	r2, r2, #3
   80df0:	f042 0202 	orr.w	r2, r2, #2
   80df4:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80df6:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80df8:	f010 0008 	ands.w	r0, r0, #8
   80dfc:	d10c      	bne.n	80e18 <pmc_switch_mck_to_pllack+0x58>
   80dfe:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80e02:	4907      	ldr	r1, [pc, #28]	; (80e20 <pmc_switch_mck_to_pllack+0x60>)
   80e04:	e001      	b.n	80e0a <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80e06:	3b01      	subs	r3, #1
   80e08:	d008      	beq.n	80e1c <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80e0a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80e0c:	f012 0f08 	tst.w	r2, #8
   80e10:	d0f9      	beq.n	80e06 <pmc_switch_mck_to_pllack+0x46>
   80e12:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80e14:	2001      	movs	r0, #1
   80e16:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80e18:	2000      	movs	r0, #0
   80e1a:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80e1c:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80e1e:	4770      	bx	lr
   80e20:	400e0600 	.word	0x400e0600

00080e24 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80e24:	b138      	cbz	r0, 80e36 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80e26:	4911      	ldr	r1, [pc, #68]	; (80e6c <pmc_switch_mainck_to_xtal+0x48>)
   80e28:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80e2a:	4a11      	ldr	r2, [pc, #68]	; (80e70 <pmc_switch_mainck_to_xtal+0x4c>)
   80e2c:	401a      	ands	r2, r3
   80e2e:	4b11      	ldr	r3, [pc, #68]	; (80e74 <pmc_switch_mainck_to_xtal+0x50>)
   80e30:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80e32:	620b      	str	r3, [r1, #32]
   80e34:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80e36:	4a0d      	ldr	r2, [pc, #52]	; (80e6c <pmc_switch_mainck_to_xtal+0x48>)
   80e38:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80e3a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80e3e:	f023 0303 	bic.w	r3, r3, #3
   80e42:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80e46:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80e4a:	0209      	lsls	r1, r1, #8
   80e4c:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80e4e:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80e50:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80e52:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80e54:	f013 0f01 	tst.w	r3, #1
   80e58:	d0fb      	beq.n	80e52 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80e5a:	4a04      	ldr	r2, [pc, #16]	; (80e6c <pmc_switch_mainck_to_xtal+0x48>)
   80e5c:	6a13      	ldr	r3, [r2, #32]
   80e5e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80e62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80e66:	6213      	str	r3, [r2, #32]
   80e68:	4770      	bx	lr
   80e6a:	bf00      	nop
   80e6c:	400e0600 	.word	0x400e0600
   80e70:	fec8fffc 	.word	0xfec8fffc
   80e74:	01370002 	.word	0x01370002

00080e78 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80e78:	4b02      	ldr	r3, [pc, #8]	; (80e84 <pmc_osc_is_ready_mainck+0xc>)
   80e7a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80e7c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80e80:	4770      	bx	lr
   80e82:	bf00      	nop
   80e84:	400e0600 	.word	0x400e0600

00080e88 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80e88:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80e8c:	4b01      	ldr	r3, [pc, #4]	; (80e94 <pmc_disable_pllack+0xc>)
   80e8e:	629a      	str	r2, [r3, #40]	; 0x28
   80e90:	4770      	bx	lr
   80e92:	bf00      	nop
   80e94:	400e0600 	.word	0x400e0600

00080e98 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80e98:	4b02      	ldr	r3, [pc, #8]	; (80ea4 <pmc_is_locked_pllack+0xc>)
   80e9a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80e9c:	f000 0002 	and.w	r0, r0, #2
   80ea0:	4770      	bx	lr
   80ea2:	bf00      	nop
   80ea4:	400e0600 	.word	0x400e0600

00080ea8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80ea8:	282c      	cmp	r0, #44	; 0x2c
   80eaa:	d820      	bhi.n	80eee <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80eac:	281f      	cmp	r0, #31
   80eae:	d80d      	bhi.n	80ecc <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80eb0:	4b12      	ldr	r3, [pc, #72]	; (80efc <pmc_enable_periph_clk+0x54>)
   80eb2:	699a      	ldr	r2, [r3, #24]
   80eb4:	2301      	movs	r3, #1
   80eb6:	4083      	lsls	r3, r0
   80eb8:	401a      	ands	r2, r3
   80eba:	4293      	cmp	r3, r2
   80ebc:	d019      	beq.n	80ef2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80ebe:	2301      	movs	r3, #1
   80ec0:	fa03 f000 	lsl.w	r0, r3, r0
   80ec4:	4b0d      	ldr	r3, [pc, #52]	; (80efc <pmc_enable_periph_clk+0x54>)
   80ec6:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80ec8:	2000      	movs	r0, #0
   80eca:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80ecc:	4b0b      	ldr	r3, [pc, #44]	; (80efc <pmc_enable_periph_clk+0x54>)
   80ece:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   80ed2:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80ed4:	2301      	movs	r3, #1
   80ed6:	4083      	lsls	r3, r0
   80ed8:	401a      	ands	r2, r3
   80eda:	4293      	cmp	r3, r2
   80edc:	d00b      	beq.n	80ef6 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80ede:	2301      	movs	r3, #1
   80ee0:	fa03 f000 	lsl.w	r0, r3, r0
   80ee4:	4b05      	ldr	r3, [pc, #20]	; (80efc <pmc_enable_periph_clk+0x54>)
   80ee6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80eea:	2000      	movs	r0, #0
   80eec:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80eee:	2001      	movs	r0, #1
   80ef0:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80ef2:	2000      	movs	r0, #0
   80ef4:	4770      	bx	lr
   80ef6:	2000      	movs	r0, #0
}
   80ef8:	4770      	bx	lr
   80efa:	bf00      	nop
   80efc:	400e0600 	.word	0x400e0600

00080f00 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80f00:	e7fe      	b.n	80f00 <Dummy_Handler>
   80f02:	bf00      	nop

00080f04 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80f04:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80f06:	4b1e      	ldr	r3, [pc, #120]	; (80f80 <Reset_Handler+0x7c>)
   80f08:	4a1e      	ldr	r2, [pc, #120]	; (80f84 <Reset_Handler+0x80>)
   80f0a:	429a      	cmp	r2, r3
   80f0c:	d003      	beq.n	80f16 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80f0e:	4b1e      	ldr	r3, [pc, #120]	; (80f88 <Reset_Handler+0x84>)
   80f10:	4a1b      	ldr	r2, [pc, #108]	; (80f80 <Reset_Handler+0x7c>)
   80f12:	429a      	cmp	r2, r3
   80f14:	d304      	bcc.n	80f20 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80f16:	4b1d      	ldr	r3, [pc, #116]	; (80f8c <Reset_Handler+0x88>)
   80f18:	4a1d      	ldr	r2, [pc, #116]	; (80f90 <Reset_Handler+0x8c>)
   80f1a:	429a      	cmp	r2, r3
   80f1c:	d30f      	bcc.n	80f3e <Reset_Handler+0x3a>
   80f1e:	e01a      	b.n	80f56 <Reset_Handler+0x52>
   80f20:	4b1c      	ldr	r3, [pc, #112]	; (80f94 <Reset_Handler+0x90>)
   80f22:	4c1d      	ldr	r4, [pc, #116]	; (80f98 <Reset_Handler+0x94>)
   80f24:	1ae4      	subs	r4, r4, r3
   80f26:	f024 0403 	bic.w	r4, r4, #3
   80f2a:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80f2c:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80f2e:	4814      	ldr	r0, [pc, #80]	; (80f80 <Reset_Handler+0x7c>)
   80f30:	4914      	ldr	r1, [pc, #80]	; (80f84 <Reset_Handler+0x80>)
   80f32:	585a      	ldr	r2, [r3, r1]
   80f34:	501a      	str	r2, [r3, r0]
   80f36:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80f38:	42a3      	cmp	r3, r4
   80f3a:	d1fa      	bne.n	80f32 <Reset_Handler+0x2e>
   80f3c:	e7eb      	b.n	80f16 <Reset_Handler+0x12>
   80f3e:	4b17      	ldr	r3, [pc, #92]	; (80f9c <Reset_Handler+0x98>)
   80f40:	4917      	ldr	r1, [pc, #92]	; (80fa0 <Reset_Handler+0x9c>)
   80f42:	1ac9      	subs	r1, r1, r3
   80f44:	f021 0103 	bic.w	r1, r1, #3
   80f48:	1d1a      	adds	r2, r3, #4
   80f4a:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80f4c:	2200      	movs	r2, #0
   80f4e:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80f52:	428b      	cmp	r3, r1
   80f54:	d1fb      	bne.n	80f4e <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80f56:	4a13      	ldr	r2, [pc, #76]	; (80fa4 <Reset_Handler+0xa0>)
   80f58:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80f5c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80f60:	4911      	ldr	r1, [pc, #68]	; (80fa8 <Reset_Handler+0xa4>)
   80f62:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80f64:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80f68:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80f6c:	d203      	bcs.n	80f76 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80f6e:	688a      	ldr	r2, [r1, #8]
   80f70:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80f74:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80f76:	4b0d      	ldr	r3, [pc, #52]	; (80fac <Reset_Handler+0xa8>)
   80f78:	4798      	blx	r3

	/* Branch to main function */
	main();
   80f7a:	4b0d      	ldr	r3, [pc, #52]	; (80fb0 <Reset_Handler+0xac>)
   80f7c:	4798      	blx	r3
   80f7e:	e7fe      	b.n	80f7e <Reset_Handler+0x7a>
   80f80:	20070000 	.word	0x20070000
   80f84:	000841a8 	.word	0x000841a8
   80f88:	2007099c 	.word	0x2007099c
   80f8c:	20070bfc 	.word	0x20070bfc
   80f90:	200709a0 	.word	0x200709a0
   80f94:	20070004 	.word	0x20070004
   80f98:	2007099f 	.word	0x2007099f
   80f9c:	2007099c 	.word	0x2007099c
   80fa0:	20070bf7 	.word	0x20070bf7
   80fa4:	00080000 	.word	0x00080000
   80fa8:	e000ed00 	.word	0xe000ed00
   80fac:	00081189 	.word	0x00081189
   80fb0:	00081121 	.word	0x00081121

00080fb4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80fb4:	4b3e      	ldr	r3, [pc, #248]	; (810b0 <SystemCoreClockUpdate+0xfc>)
   80fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80fb8:	f003 0303 	and.w	r3, r3, #3
   80fbc:	2b03      	cmp	r3, #3
   80fbe:	d85f      	bhi.n	81080 <SystemCoreClockUpdate+0xcc>
   80fc0:	e8df f003 	tbb	[pc, r3]
   80fc4:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80fc8:	4b3a      	ldr	r3, [pc, #232]	; (810b4 <SystemCoreClockUpdate+0x100>)
   80fca:	695b      	ldr	r3, [r3, #20]
   80fcc:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80fd0:	bf14      	ite	ne
   80fd2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80fd6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80fda:	4b37      	ldr	r3, [pc, #220]	; (810b8 <SystemCoreClockUpdate+0x104>)
   80fdc:	601a      	str	r2, [r3, #0]
   80fde:	e04f      	b.n	81080 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80fe0:	4b33      	ldr	r3, [pc, #204]	; (810b0 <SystemCoreClockUpdate+0xfc>)
   80fe2:	6a1b      	ldr	r3, [r3, #32]
   80fe4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80fe8:	d003      	beq.n	80ff2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80fea:	4a34      	ldr	r2, [pc, #208]	; (810bc <SystemCoreClockUpdate+0x108>)
   80fec:	4b32      	ldr	r3, [pc, #200]	; (810b8 <SystemCoreClockUpdate+0x104>)
   80fee:	601a      	str	r2, [r3, #0]
   80ff0:	e046      	b.n	81080 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80ff2:	4a33      	ldr	r2, [pc, #204]	; (810c0 <SystemCoreClockUpdate+0x10c>)
   80ff4:	4b30      	ldr	r3, [pc, #192]	; (810b8 <SystemCoreClockUpdate+0x104>)
   80ff6:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80ff8:	4b2d      	ldr	r3, [pc, #180]	; (810b0 <SystemCoreClockUpdate+0xfc>)
   80ffa:	6a1b      	ldr	r3, [r3, #32]
   80ffc:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81000:	2b10      	cmp	r3, #16
   81002:	d002      	beq.n	8100a <SystemCoreClockUpdate+0x56>
   81004:	2b20      	cmp	r3, #32
   81006:	d004      	beq.n	81012 <SystemCoreClockUpdate+0x5e>
   81008:	e03a      	b.n	81080 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   8100a:	4a2e      	ldr	r2, [pc, #184]	; (810c4 <SystemCoreClockUpdate+0x110>)
   8100c:	4b2a      	ldr	r3, [pc, #168]	; (810b8 <SystemCoreClockUpdate+0x104>)
   8100e:	601a      	str	r2, [r3, #0]
				break;
   81010:	e036      	b.n	81080 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81012:	4a2a      	ldr	r2, [pc, #168]	; (810bc <SystemCoreClockUpdate+0x108>)
   81014:	4b28      	ldr	r3, [pc, #160]	; (810b8 <SystemCoreClockUpdate+0x104>)
   81016:	601a      	str	r2, [r3, #0]
				break;
   81018:	e032      	b.n	81080 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8101a:	4b25      	ldr	r3, [pc, #148]	; (810b0 <SystemCoreClockUpdate+0xfc>)
   8101c:	6a1b      	ldr	r3, [r3, #32]
   8101e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81022:	d003      	beq.n	8102c <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81024:	4a25      	ldr	r2, [pc, #148]	; (810bc <SystemCoreClockUpdate+0x108>)
   81026:	4b24      	ldr	r3, [pc, #144]	; (810b8 <SystemCoreClockUpdate+0x104>)
   81028:	601a      	str	r2, [r3, #0]
   8102a:	e012      	b.n	81052 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8102c:	4a24      	ldr	r2, [pc, #144]	; (810c0 <SystemCoreClockUpdate+0x10c>)
   8102e:	4b22      	ldr	r3, [pc, #136]	; (810b8 <SystemCoreClockUpdate+0x104>)
   81030:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81032:	4b1f      	ldr	r3, [pc, #124]	; (810b0 <SystemCoreClockUpdate+0xfc>)
   81034:	6a1b      	ldr	r3, [r3, #32]
   81036:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8103a:	2b10      	cmp	r3, #16
   8103c:	d002      	beq.n	81044 <SystemCoreClockUpdate+0x90>
   8103e:	2b20      	cmp	r3, #32
   81040:	d004      	beq.n	8104c <SystemCoreClockUpdate+0x98>
   81042:	e006      	b.n	81052 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81044:	4a1f      	ldr	r2, [pc, #124]	; (810c4 <SystemCoreClockUpdate+0x110>)
   81046:	4b1c      	ldr	r3, [pc, #112]	; (810b8 <SystemCoreClockUpdate+0x104>)
   81048:	601a      	str	r2, [r3, #0]
				break;
   8104a:	e002      	b.n	81052 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8104c:	4a1b      	ldr	r2, [pc, #108]	; (810bc <SystemCoreClockUpdate+0x108>)
   8104e:	4b1a      	ldr	r3, [pc, #104]	; (810b8 <SystemCoreClockUpdate+0x104>)
   81050:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   81052:	4b17      	ldr	r3, [pc, #92]	; (810b0 <SystemCoreClockUpdate+0xfc>)
   81054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81056:	f003 0303 	and.w	r3, r3, #3
   8105a:	2b02      	cmp	r3, #2
   8105c:	d10d      	bne.n	8107a <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8105e:	4b14      	ldr	r3, [pc, #80]	; (810b0 <SystemCoreClockUpdate+0xfc>)
   81060:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81062:	6a99      	ldr	r1, [r3, #40]	; 0x28
   81064:	4b14      	ldr	r3, [pc, #80]	; (810b8 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81066:	f3c0 400a 	ubfx	r0, r0, #16, #11
   8106a:	681a      	ldr	r2, [r3, #0]
   8106c:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81070:	b2c9      	uxtb	r1, r1
   81072:	fbb2 f2f1 	udiv	r2, r2, r1
   81076:	601a      	str	r2, [r3, #0]
   81078:	e002      	b.n	81080 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   8107a:	4a13      	ldr	r2, [pc, #76]	; (810c8 <SystemCoreClockUpdate+0x114>)
   8107c:	4b0e      	ldr	r3, [pc, #56]	; (810b8 <SystemCoreClockUpdate+0x104>)
   8107e:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   81080:	4b0b      	ldr	r3, [pc, #44]	; (810b0 <SystemCoreClockUpdate+0xfc>)
   81082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81084:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81088:	2b70      	cmp	r3, #112	; 0x70
   8108a:	d107      	bne.n	8109c <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   8108c:	4b0a      	ldr	r3, [pc, #40]	; (810b8 <SystemCoreClockUpdate+0x104>)
   8108e:	681a      	ldr	r2, [r3, #0]
   81090:	490e      	ldr	r1, [pc, #56]	; (810cc <SystemCoreClockUpdate+0x118>)
   81092:	fba1 0202 	umull	r0, r2, r1, r2
   81096:	0852      	lsrs	r2, r2, #1
   81098:	601a      	str	r2, [r3, #0]
   8109a:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   8109c:	4b04      	ldr	r3, [pc, #16]	; (810b0 <SystemCoreClockUpdate+0xfc>)
   8109e:	6b19      	ldr	r1, [r3, #48]	; 0x30
   810a0:	4b05      	ldr	r3, [pc, #20]	; (810b8 <SystemCoreClockUpdate+0x104>)
   810a2:	f3c1 1102 	ubfx	r1, r1, #4, #3
   810a6:	681a      	ldr	r2, [r3, #0]
   810a8:	40ca      	lsrs	r2, r1
   810aa:	601a      	str	r2, [r3, #0]
   810ac:	4770      	bx	lr
   810ae:	bf00      	nop
   810b0:	400e0600 	.word	0x400e0600
   810b4:	400e1a10 	.word	0x400e1a10
   810b8:	20070130 	.word	0x20070130
   810bc:	00b71b00 	.word	0x00b71b00
   810c0:	003d0900 	.word	0x003d0900
   810c4:	007a1200 	.word	0x007a1200
   810c8:	0e4e1c00 	.word	0x0e4e1c00
   810cc:	aaaaaaab 	.word	0xaaaaaaab

000810d0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   810d0:	4b09      	ldr	r3, [pc, #36]	; (810f8 <_sbrk+0x28>)
   810d2:	681b      	ldr	r3, [r3, #0]
   810d4:	b913      	cbnz	r3, 810dc <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   810d6:	4a09      	ldr	r2, [pc, #36]	; (810fc <_sbrk+0x2c>)
   810d8:	4b07      	ldr	r3, [pc, #28]	; (810f8 <_sbrk+0x28>)
   810da:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   810dc:	4b06      	ldr	r3, [pc, #24]	; (810f8 <_sbrk+0x28>)
   810de:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   810e0:	181a      	adds	r2, r3, r0
   810e2:	4907      	ldr	r1, [pc, #28]	; (81100 <_sbrk+0x30>)
   810e4:	4291      	cmp	r1, r2
   810e6:	db04      	blt.n	810f2 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   810e8:	4610      	mov	r0, r2
   810ea:	4a03      	ldr	r2, [pc, #12]	; (810f8 <_sbrk+0x28>)
   810ec:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   810ee:	4618      	mov	r0, r3
   810f0:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   810f2:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   810f6:	4770      	bx	lr
   810f8:	20070b18 	.word	0x20070b18
   810fc:	20072c00 	.word	0x20072c00
   81100:	20087ffc 	.word	0x20087ffc

00081104 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   81104:	f04f 30ff 	mov.w	r0, #4294967295
   81108:	4770      	bx	lr
   8110a:	bf00      	nop

0008110c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   8110c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   81110:	604b      	str	r3, [r1, #4]

	return 0;
}
   81112:	2000      	movs	r0, #0
   81114:	4770      	bx	lr
   81116:	bf00      	nop

00081118 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   81118:	2001      	movs	r0, #1
   8111a:	4770      	bx	lr

0008111c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   8111c:	2000      	movs	r0, #0
   8111e:	4770      	bx	lr

00081120 <main>:
#include "UARTFunctions.h"
#include "UARTTask.h"
#include "PIDTask.h"

int main (void)
{
   81120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	double x = 0.7;
	// Insert system clock initialization code here (sysclk_init()).
	sysclk_init();
   81122:	4b11      	ldr	r3, [pc, #68]	; (81168 <main+0x48>)
   81124:	4798      	blx	r3
	board_init();
   81126:	4b11      	ldr	r3, [pc, #68]	; (8116c <main+0x4c>)
   81128:	4798      	blx	r3
   8112a:	200b      	movs	r0, #11
   8112c:	4c10      	ldr	r4, [pc, #64]	; (81170 <main+0x50>)
   8112e:	47a0      	blx	r4
   81130:	200c      	movs	r0, #12
   81132:	47a0      	blx	r4
   81134:	200d      	movs	r0, #13
   81136:	47a0      	blx	r4
   81138:	200e      	movs	r0, #14
   8113a:	47a0      	blx	r4
	ioport_init();

	delay_init();
	configure_console(); // Initialize UART
   8113c:	4b0d      	ldr	r3, [pc, #52]	; (81174 <main+0x54>)
   8113e:	4798      	blx	r3
	
	PWMSetup();	
   81140:	4b0d      	ldr	r3, [pc, #52]	; (81178 <main+0x58>)
   81142:	4798      	blx	r3
	ADCSetup();
   81144:	4b0d      	ldr	r3, [pc, #52]	; (8117c <main+0x5c>)
   81146:	4798      	blx	r3
// 	vTaskStartScheduler();
while (1)
{
	// PRegulate();
	// testSend();
	printf("%f\n", x);
   81148:	4d0d      	ldr	r5, [pc, #52]	; (81180 <main+0x60>)
   8114a:	a705      	add	r7, pc, #20	; (adr r7, 81160 <main+0x40>)
   8114c:	e9d7 6700 	ldrd	r6, r7, [r7]
   81150:	4c0c      	ldr	r4, [pc, #48]	; (81184 <main+0x64>)
   81152:	4628      	mov	r0, r5
   81154:	4632      	mov	r2, r6
   81156:	463b      	mov	r3, r7
   81158:	47a0      	blx	r4
}
   8115a:	e7fa      	b.n	81152 <main+0x32>
   8115c:	f3af 8000 	nop.w
   81160:	66666666 	.word	0x66666666
   81164:	3fe66666 	.word	0x3fe66666
   81168:	000809fd 	.word	0x000809fd
   8116c:	00080a61 	.word	0x00080a61
   81170:	00080ea9 	.word	0x00080ea9
   81174:	00080461 	.word	0x00080461
   81178:	000802a1 	.word	0x000802a1
   8117c:	00080151 	.word	0x00080151
   81180:	00084120 	.word	0x00084120
   81184:	000811d9 	.word	0x000811d9

00081188 <__libc_init_array>:
   81188:	b570      	push	{r4, r5, r6, lr}
   8118a:	4e0f      	ldr	r6, [pc, #60]	; (811c8 <__libc_init_array+0x40>)
   8118c:	4d0f      	ldr	r5, [pc, #60]	; (811cc <__libc_init_array+0x44>)
   8118e:	1b76      	subs	r6, r6, r5
   81190:	10b6      	asrs	r6, r6, #2
   81192:	bf18      	it	ne
   81194:	2400      	movne	r4, #0
   81196:	d005      	beq.n	811a4 <__libc_init_array+0x1c>
   81198:	3401      	adds	r4, #1
   8119a:	f855 3b04 	ldr.w	r3, [r5], #4
   8119e:	4798      	blx	r3
   811a0:	42a6      	cmp	r6, r4
   811a2:	d1f9      	bne.n	81198 <__libc_init_array+0x10>
   811a4:	4e0a      	ldr	r6, [pc, #40]	; (811d0 <__libc_init_array+0x48>)
   811a6:	4d0b      	ldr	r5, [pc, #44]	; (811d4 <__libc_init_array+0x4c>)
   811a8:	f002 ffe8 	bl	8417c <_init>
   811ac:	1b76      	subs	r6, r6, r5
   811ae:	10b6      	asrs	r6, r6, #2
   811b0:	bf18      	it	ne
   811b2:	2400      	movne	r4, #0
   811b4:	d006      	beq.n	811c4 <__libc_init_array+0x3c>
   811b6:	3401      	adds	r4, #1
   811b8:	f855 3b04 	ldr.w	r3, [r5], #4
   811bc:	4798      	blx	r3
   811be:	42a6      	cmp	r6, r4
   811c0:	d1f9      	bne.n	811b6 <__libc_init_array+0x2e>
   811c2:	bd70      	pop	{r4, r5, r6, pc}
   811c4:	bd70      	pop	{r4, r5, r6, pc}
   811c6:	bf00      	nop
   811c8:	00084188 	.word	0x00084188
   811cc:	00084188 	.word	0x00084188
   811d0:	00084190 	.word	0x00084190
   811d4:	00084188 	.word	0x00084188

000811d8 <iprintf>:
   811d8:	b40f      	push	{r0, r1, r2, r3}
   811da:	b510      	push	{r4, lr}
   811dc:	4b07      	ldr	r3, [pc, #28]	; (811fc <iprintf+0x24>)
   811de:	b082      	sub	sp, #8
   811e0:	ac04      	add	r4, sp, #16
   811e2:	f854 2b04 	ldr.w	r2, [r4], #4
   811e6:	6818      	ldr	r0, [r3, #0]
   811e8:	4623      	mov	r3, r4
   811ea:	6881      	ldr	r1, [r0, #8]
   811ec:	9401      	str	r4, [sp, #4]
   811ee:	f000 f9b9 	bl	81564 <_vfiprintf_r>
   811f2:	b002      	add	sp, #8
   811f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   811f8:	b004      	add	sp, #16
   811fa:	4770      	bx	lr
   811fc:	20070560 	.word	0x20070560

00081200 <memcpy>:
   81200:	4684      	mov	ip, r0
   81202:	ea41 0300 	orr.w	r3, r1, r0
   81206:	f013 0303 	ands.w	r3, r3, #3
   8120a:	d149      	bne.n	812a0 <memcpy+0xa0>
   8120c:	3a40      	subs	r2, #64	; 0x40
   8120e:	d323      	bcc.n	81258 <memcpy+0x58>
   81210:	680b      	ldr	r3, [r1, #0]
   81212:	6003      	str	r3, [r0, #0]
   81214:	684b      	ldr	r3, [r1, #4]
   81216:	6043      	str	r3, [r0, #4]
   81218:	688b      	ldr	r3, [r1, #8]
   8121a:	6083      	str	r3, [r0, #8]
   8121c:	68cb      	ldr	r3, [r1, #12]
   8121e:	60c3      	str	r3, [r0, #12]
   81220:	690b      	ldr	r3, [r1, #16]
   81222:	6103      	str	r3, [r0, #16]
   81224:	694b      	ldr	r3, [r1, #20]
   81226:	6143      	str	r3, [r0, #20]
   81228:	698b      	ldr	r3, [r1, #24]
   8122a:	6183      	str	r3, [r0, #24]
   8122c:	69cb      	ldr	r3, [r1, #28]
   8122e:	61c3      	str	r3, [r0, #28]
   81230:	6a0b      	ldr	r3, [r1, #32]
   81232:	6203      	str	r3, [r0, #32]
   81234:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   81236:	6243      	str	r3, [r0, #36]	; 0x24
   81238:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   8123a:	6283      	str	r3, [r0, #40]	; 0x28
   8123c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8123e:	62c3      	str	r3, [r0, #44]	; 0x2c
   81240:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   81242:	6303      	str	r3, [r0, #48]	; 0x30
   81244:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   81246:	6343      	str	r3, [r0, #52]	; 0x34
   81248:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   8124a:	6383      	str	r3, [r0, #56]	; 0x38
   8124c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   8124e:	63c3      	str	r3, [r0, #60]	; 0x3c
   81250:	3040      	adds	r0, #64	; 0x40
   81252:	3140      	adds	r1, #64	; 0x40
   81254:	3a40      	subs	r2, #64	; 0x40
   81256:	d2db      	bcs.n	81210 <memcpy+0x10>
   81258:	3230      	adds	r2, #48	; 0x30
   8125a:	d30b      	bcc.n	81274 <memcpy+0x74>
   8125c:	680b      	ldr	r3, [r1, #0]
   8125e:	6003      	str	r3, [r0, #0]
   81260:	684b      	ldr	r3, [r1, #4]
   81262:	6043      	str	r3, [r0, #4]
   81264:	688b      	ldr	r3, [r1, #8]
   81266:	6083      	str	r3, [r0, #8]
   81268:	68cb      	ldr	r3, [r1, #12]
   8126a:	60c3      	str	r3, [r0, #12]
   8126c:	3010      	adds	r0, #16
   8126e:	3110      	adds	r1, #16
   81270:	3a10      	subs	r2, #16
   81272:	d2f3      	bcs.n	8125c <memcpy+0x5c>
   81274:	320c      	adds	r2, #12
   81276:	d305      	bcc.n	81284 <memcpy+0x84>
   81278:	f851 3b04 	ldr.w	r3, [r1], #4
   8127c:	f840 3b04 	str.w	r3, [r0], #4
   81280:	3a04      	subs	r2, #4
   81282:	d2f9      	bcs.n	81278 <memcpy+0x78>
   81284:	3204      	adds	r2, #4
   81286:	d008      	beq.n	8129a <memcpy+0x9a>
   81288:	07d2      	lsls	r2, r2, #31
   8128a:	bf1c      	itt	ne
   8128c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   81290:	f800 3b01 	strbne.w	r3, [r0], #1
   81294:	d301      	bcc.n	8129a <memcpy+0x9a>
   81296:	880b      	ldrh	r3, [r1, #0]
   81298:	8003      	strh	r3, [r0, #0]
   8129a:	4660      	mov	r0, ip
   8129c:	4770      	bx	lr
   8129e:	bf00      	nop
   812a0:	2a08      	cmp	r2, #8
   812a2:	d313      	bcc.n	812cc <memcpy+0xcc>
   812a4:	078b      	lsls	r3, r1, #30
   812a6:	d0b1      	beq.n	8120c <memcpy+0xc>
   812a8:	f010 0303 	ands.w	r3, r0, #3
   812ac:	d0ae      	beq.n	8120c <memcpy+0xc>
   812ae:	f1c3 0304 	rsb	r3, r3, #4
   812b2:	1ad2      	subs	r2, r2, r3
   812b4:	07db      	lsls	r3, r3, #31
   812b6:	bf1c      	itt	ne
   812b8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   812bc:	f800 3b01 	strbne.w	r3, [r0], #1
   812c0:	d3a4      	bcc.n	8120c <memcpy+0xc>
   812c2:	f831 3b02 	ldrh.w	r3, [r1], #2
   812c6:	f820 3b02 	strh.w	r3, [r0], #2
   812ca:	e79f      	b.n	8120c <memcpy+0xc>
   812cc:	3a04      	subs	r2, #4
   812ce:	d3d9      	bcc.n	81284 <memcpy+0x84>
   812d0:	3a01      	subs	r2, #1
   812d2:	f811 3b01 	ldrb.w	r3, [r1], #1
   812d6:	f800 3b01 	strb.w	r3, [r0], #1
   812da:	d2f9      	bcs.n	812d0 <memcpy+0xd0>
   812dc:	780b      	ldrb	r3, [r1, #0]
   812de:	7003      	strb	r3, [r0, #0]
   812e0:	784b      	ldrb	r3, [r1, #1]
   812e2:	7043      	strb	r3, [r0, #1]
   812e4:	788b      	ldrb	r3, [r1, #2]
   812e6:	7083      	strb	r3, [r0, #2]
   812e8:	4660      	mov	r0, ip
   812ea:	4770      	bx	lr

000812ec <memset>:
   812ec:	b470      	push	{r4, r5, r6}
   812ee:	0784      	lsls	r4, r0, #30
   812f0:	d046      	beq.n	81380 <memset+0x94>
   812f2:	1e54      	subs	r4, r2, #1
   812f4:	2a00      	cmp	r2, #0
   812f6:	d041      	beq.n	8137c <memset+0x90>
   812f8:	b2cd      	uxtb	r5, r1
   812fa:	4603      	mov	r3, r0
   812fc:	e002      	b.n	81304 <memset+0x18>
   812fe:	1e62      	subs	r2, r4, #1
   81300:	b3e4      	cbz	r4, 8137c <memset+0x90>
   81302:	4614      	mov	r4, r2
   81304:	f803 5b01 	strb.w	r5, [r3], #1
   81308:	079a      	lsls	r2, r3, #30
   8130a:	d1f8      	bne.n	812fe <memset+0x12>
   8130c:	2c03      	cmp	r4, #3
   8130e:	d92e      	bls.n	8136e <memset+0x82>
   81310:	b2cd      	uxtb	r5, r1
   81312:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81316:	2c0f      	cmp	r4, #15
   81318:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   8131c:	d919      	bls.n	81352 <memset+0x66>
   8131e:	4626      	mov	r6, r4
   81320:	f103 0210 	add.w	r2, r3, #16
   81324:	3e10      	subs	r6, #16
   81326:	2e0f      	cmp	r6, #15
   81328:	f842 5c10 	str.w	r5, [r2, #-16]
   8132c:	f842 5c0c 	str.w	r5, [r2, #-12]
   81330:	f842 5c08 	str.w	r5, [r2, #-8]
   81334:	f842 5c04 	str.w	r5, [r2, #-4]
   81338:	f102 0210 	add.w	r2, r2, #16
   8133c:	d8f2      	bhi.n	81324 <memset+0x38>
   8133e:	f1a4 0210 	sub.w	r2, r4, #16
   81342:	f022 020f 	bic.w	r2, r2, #15
   81346:	f004 040f 	and.w	r4, r4, #15
   8134a:	3210      	adds	r2, #16
   8134c:	2c03      	cmp	r4, #3
   8134e:	4413      	add	r3, r2
   81350:	d90d      	bls.n	8136e <memset+0x82>
   81352:	461e      	mov	r6, r3
   81354:	4622      	mov	r2, r4
   81356:	3a04      	subs	r2, #4
   81358:	2a03      	cmp	r2, #3
   8135a:	f846 5b04 	str.w	r5, [r6], #4
   8135e:	d8fa      	bhi.n	81356 <memset+0x6a>
   81360:	1f22      	subs	r2, r4, #4
   81362:	f022 0203 	bic.w	r2, r2, #3
   81366:	3204      	adds	r2, #4
   81368:	4413      	add	r3, r2
   8136a:	f004 0403 	and.w	r4, r4, #3
   8136e:	b12c      	cbz	r4, 8137c <memset+0x90>
   81370:	b2c9      	uxtb	r1, r1
   81372:	441c      	add	r4, r3
   81374:	f803 1b01 	strb.w	r1, [r3], #1
   81378:	42a3      	cmp	r3, r4
   8137a:	d1fb      	bne.n	81374 <memset+0x88>
   8137c:	bc70      	pop	{r4, r5, r6}
   8137e:	4770      	bx	lr
   81380:	4614      	mov	r4, r2
   81382:	4603      	mov	r3, r0
   81384:	e7c2      	b.n	8130c <memset+0x20>
   81386:	bf00      	nop

00081388 <setbuf>:
   81388:	2900      	cmp	r1, #0
   8138a:	bf0c      	ite	eq
   8138c:	2202      	moveq	r2, #2
   8138e:	2200      	movne	r2, #0
   81390:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81394:	f000 b800 	b.w	81398 <setvbuf>

00081398 <setvbuf>:
   81398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8139c:	4d3a      	ldr	r5, [pc, #232]	; (81488 <setvbuf+0xf0>)
   8139e:	4604      	mov	r4, r0
   813a0:	682e      	ldr	r6, [r5, #0]
   813a2:	4690      	mov	r8, r2
   813a4:	460d      	mov	r5, r1
   813a6:	461f      	mov	r7, r3
   813a8:	b116      	cbz	r6, 813b0 <setvbuf+0x18>
   813aa:	6bb3      	ldr	r3, [r6, #56]	; 0x38
   813ac:	2b00      	cmp	r3, #0
   813ae:	d03c      	beq.n	8142a <setvbuf+0x92>
   813b0:	f1b8 0f02 	cmp.w	r8, #2
   813b4:	d82f      	bhi.n	81416 <setvbuf+0x7e>
   813b6:	2f00      	cmp	r7, #0
   813b8:	db2d      	blt.n	81416 <setvbuf+0x7e>
   813ba:	4621      	mov	r1, r4
   813bc:	4630      	mov	r0, r6
   813be:	f001 f82d 	bl	8241c <_fflush_r>
   813c2:	89a1      	ldrh	r1, [r4, #12]
   813c4:	2300      	movs	r3, #0
   813c6:	6063      	str	r3, [r4, #4]
   813c8:	61a3      	str	r3, [r4, #24]
   813ca:	060b      	lsls	r3, r1, #24
   813cc:	d427      	bmi.n	8141e <setvbuf+0x86>
   813ce:	f021 0183 	bic.w	r1, r1, #131	; 0x83
   813d2:	b289      	uxth	r1, r1
   813d4:	f1b8 0f02 	cmp.w	r8, #2
   813d8:	81a1      	strh	r1, [r4, #12]
   813da:	d02a      	beq.n	81432 <setvbuf+0x9a>
   813dc:	2d00      	cmp	r5, #0
   813de:	d036      	beq.n	8144e <setvbuf+0xb6>
   813e0:	f1b8 0f01 	cmp.w	r8, #1
   813e4:	d011      	beq.n	8140a <setvbuf+0x72>
   813e6:	b289      	uxth	r1, r1
   813e8:	f001 0008 	and.w	r0, r1, #8
   813ec:	4b27      	ldr	r3, [pc, #156]	; (8148c <setvbuf+0xf4>)
   813ee:	b280      	uxth	r0, r0
   813f0:	63f3      	str	r3, [r6, #60]	; 0x3c
   813f2:	6025      	str	r5, [r4, #0]
   813f4:	6125      	str	r5, [r4, #16]
   813f6:	6167      	str	r7, [r4, #20]
   813f8:	b178      	cbz	r0, 8141a <setvbuf+0x82>
   813fa:	f011 0f03 	tst.w	r1, #3
   813fe:	bf18      	it	ne
   81400:	2700      	movne	r7, #0
   81402:	2000      	movs	r0, #0
   81404:	60a7      	str	r7, [r4, #8]
   81406:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8140a:	f041 0101 	orr.w	r1, r1, #1
   8140e:	427b      	negs	r3, r7
   81410:	81a1      	strh	r1, [r4, #12]
   81412:	61a3      	str	r3, [r4, #24]
   81414:	e7e7      	b.n	813e6 <setvbuf+0x4e>
   81416:	f04f 30ff 	mov.w	r0, #4294967295
   8141a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8141e:	6921      	ldr	r1, [r4, #16]
   81420:	4630      	mov	r0, r6
   81422:	f001 f967 	bl	826f4 <_free_r>
   81426:	89a1      	ldrh	r1, [r4, #12]
   81428:	e7d1      	b.n	813ce <setvbuf+0x36>
   8142a:	4630      	mov	r0, r6
   8142c:	f001 f88a 	bl	82544 <__sinit>
   81430:	e7be      	b.n	813b0 <setvbuf+0x18>
   81432:	2000      	movs	r0, #0
   81434:	f104 0343 	add.w	r3, r4, #67	; 0x43
   81438:	f041 0102 	orr.w	r1, r1, #2
   8143c:	2500      	movs	r5, #0
   8143e:	2201      	movs	r2, #1
   81440:	81a1      	strh	r1, [r4, #12]
   81442:	60a5      	str	r5, [r4, #8]
   81444:	6023      	str	r3, [r4, #0]
   81446:	6123      	str	r3, [r4, #16]
   81448:	6162      	str	r2, [r4, #20]
   8144a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8144e:	2f00      	cmp	r7, #0
   81450:	bf08      	it	eq
   81452:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   81456:	4638      	mov	r0, r7
   81458:	f001 fc56 	bl	82d08 <malloc>
   8145c:	4605      	mov	r5, r0
   8145e:	b128      	cbz	r0, 8146c <setvbuf+0xd4>
   81460:	89a1      	ldrh	r1, [r4, #12]
   81462:	f041 0180 	orr.w	r1, r1, #128	; 0x80
   81466:	b289      	uxth	r1, r1
   81468:	81a1      	strh	r1, [r4, #12]
   8146a:	e7b9      	b.n	813e0 <setvbuf+0x48>
   8146c:	f44f 6080 	mov.w	r0, #1024	; 0x400
   81470:	f001 fc4a 	bl	82d08 <malloc>
   81474:	4605      	mov	r5, r0
   81476:	b918      	cbnz	r0, 81480 <setvbuf+0xe8>
   81478:	89a1      	ldrh	r1, [r4, #12]
   8147a:	f04f 30ff 	mov.w	r0, #4294967295
   8147e:	e7d9      	b.n	81434 <setvbuf+0x9c>
   81480:	f44f 6780 	mov.w	r7, #1024	; 0x400
   81484:	e7ec      	b.n	81460 <setvbuf+0xc8>
   81486:	bf00      	nop
   81488:	20070560 	.word	0x20070560
   8148c:	00082449 	.word	0x00082449

00081490 <strlen>:
   81490:	f020 0103 	bic.w	r1, r0, #3
   81494:	f010 0003 	ands.w	r0, r0, #3
   81498:	f1c0 0000 	rsb	r0, r0, #0
   8149c:	f851 3b04 	ldr.w	r3, [r1], #4
   814a0:	f100 0c04 	add.w	ip, r0, #4
   814a4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   814a8:	f06f 0200 	mvn.w	r2, #0
   814ac:	bf1c      	itt	ne
   814ae:	fa22 f20c 	lsrne.w	r2, r2, ip
   814b2:	4313      	orrne	r3, r2
   814b4:	f04f 0c01 	mov.w	ip, #1
   814b8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   814bc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   814c0:	eba3 020c 	sub.w	r2, r3, ip
   814c4:	ea22 0203 	bic.w	r2, r2, r3
   814c8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   814cc:	bf04      	itt	eq
   814ce:	f851 3b04 	ldreq.w	r3, [r1], #4
   814d2:	3004      	addeq	r0, #4
   814d4:	d0f4      	beq.n	814c0 <strlen+0x30>
   814d6:	f1c2 0100 	rsb	r1, r2, #0
   814da:	ea02 0201 	and.w	r2, r2, r1
   814de:	fab2 f282 	clz	r2, r2
   814e2:	f1c2 021f 	rsb	r2, r2, #31
   814e6:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   814ea:	4770      	bx	lr

000814ec <__sprint_r.part.0>:
   814ec:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   814ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   814f2:	049c      	lsls	r4, r3, #18
   814f4:	460f      	mov	r7, r1
   814f6:	4692      	mov	sl, r2
   814f8:	d52b      	bpl.n	81552 <__sprint_r.part.0+0x66>
   814fa:	6893      	ldr	r3, [r2, #8]
   814fc:	6812      	ldr	r2, [r2, #0]
   814fe:	b333      	cbz	r3, 8154e <__sprint_r.part.0+0x62>
   81500:	4680      	mov	r8, r0
   81502:	f102 0908 	add.w	r9, r2, #8
   81506:	e919 0060 	ldmdb	r9, {r5, r6}
   8150a:	08b6      	lsrs	r6, r6, #2
   8150c:	d017      	beq.n	8153e <__sprint_r.part.0+0x52>
   8150e:	3d04      	subs	r5, #4
   81510:	2400      	movs	r4, #0
   81512:	e001      	b.n	81518 <__sprint_r.part.0+0x2c>
   81514:	42a6      	cmp	r6, r4
   81516:	d010      	beq.n	8153a <__sprint_r.part.0+0x4e>
   81518:	4640      	mov	r0, r8
   8151a:	f855 1f04 	ldr.w	r1, [r5, #4]!
   8151e:	463a      	mov	r2, r7
   81520:	f001 f888 	bl	82634 <_fputwc_r>
   81524:	1c43      	adds	r3, r0, #1
   81526:	f104 0401 	add.w	r4, r4, #1
   8152a:	d1f3      	bne.n	81514 <__sprint_r.part.0+0x28>
   8152c:	2300      	movs	r3, #0
   8152e:	f8ca 3008 	str.w	r3, [sl, #8]
   81532:	f8ca 3004 	str.w	r3, [sl, #4]
   81536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8153a:	f8da 3008 	ldr.w	r3, [sl, #8]
   8153e:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
   81542:	f8ca 3008 	str.w	r3, [sl, #8]
   81546:	f109 0908 	add.w	r9, r9, #8
   8154a:	2b00      	cmp	r3, #0
   8154c:	d1db      	bne.n	81506 <__sprint_r.part.0+0x1a>
   8154e:	2000      	movs	r0, #0
   81550:	e7ec      	b.n	8152c <__sprint_r.part.0+0x40>
   81552:	f001 f9a7 	bl	828a4 <__sfvwrite_r>
   81556:	2300      	movs	r3, #0
   81558:	f8ca 3008 	str.w	r3, [sl, #8]
   8155c:	f8ca 3004 	str.w	r3, [sl, #4]
   81560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00081564 <_vfiprintf_r>:
   81564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81568:	b0ab      	sub	sp, #172	; 0xac
   8156a:	461c      	mov	r4, r3
   8156c:	9100      	str	r1, [sp, #0]
   8156e:	4693      	mov	fp, r2
   81570:	9304      	str	r3, [sp, #16]
   81572:	9001      	str	r0, [sp, #4]
   81574:	b118      	cbz	r0, 8157e <_vfiprintf_r+0x1a>
   81576:	6b83      	ldr	r3, [r0, #56]	; 0x38
   81578:	2b00      	cmp	r3, #0
   8157a:	f000 80e3 	beq.w	81744 <_vfiprintf_r+0x1e0>
   8157e:	9b00      	ldr	r3, [sp, #0]
   81580:	8999      	ldrh	r1, [r3, #12]
   81582:	b28a      	uxth	r2, r1
   81584:	0490      	lsls	r0, r2, #18
   81586:	d408      	bmi.n	8159a <_vfiprintf_r+0x36>
   81588:	4618      	mov	r0, r3
   8158a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   8158c:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
   81590:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   81594:	8182      	strh	r2, [r0, #12]
   81596:	6643      	str	r3, [r0, #100]	; 0x64
   81598:	b292      	uxth	r2, r2
   8159a:	0711      	lsls	r1, r2, #28
   8159c:	f140 80b2 	bpl.w	81704 <_vfiprintf_r+0x1a0>
   815a0:	9b00      	ldr	r3, [sp, #0]
   815a2:	691b      	ldr	r3, [r3, #16]
   815a4:	2b00      	cmp	r3, #0
   815a6:	f000 80ad 	beq.w	81704 <_vfiprintf_r+0x1a0>
   815aa:	f002 021a 	and.w	r2, r2, #26
   815ae:	2a0a      	cmp	r2, #10
   815b0:	f000 80b4 	beq.w	8171c <_vfiprintf_r+0x1b8>
   815b4:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
   815b8:	4654      	mov	r4, sl
   815ba:	2300      	movs	r3, #0
   815bc:	9309      	str	r3, [sp, #36]	; 0x24
   815be:	9302      	str	r3, [sp, #8]
   815c0:	930f      	str	r3, [sp, #60]	; 0x3c
   815c2:	930e      	str	r3, [sp, #56]	; 0x38
   815c4:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
   815c8:	f89b 3000 	ldrb.w	r3, [fp]
   815cc:	2b00      	cmp	r3, #0
   815ce:	f000 84a3 	beq.w	81f18 <_vfiprintf_r+0x9b4>
   815d2:	2b25      	cmp	r3, #37	; 0x25
   815d4:	f000 84a0 	beq.w	81f18 <_vfiprintf_r+0x9b4>
   815d8:	465a      	mov	r2, fp
   815da:	e001      	b.n	815e0 <_vfiprintf_r+0x7c>
   815dc:	2b25      	cmp	r3, #37	; 0x25
   815de:	d003      	beq.n	815e8 <_vfiprintf_r+0x84>
   815e0:	f812 3f01 	ldrb.w	r3, [r2, #1]!
   815e4:	2b00      	cmp	r3, #0
   815e6:	d1f9      	bne.n	815dc <_vfiprintf_r+0x78>
   815e8:	ebcb 0602 	rsb	r6, fp, r2
   815ec:	4615      	mov	r5, r2
   815ee:	b196      	cbz	r6, 81616 <_vfiprintf_r+0xb2>
   815f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   815f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   815f4:	3301      	adds	r3, #1
   815f6:	4432      	add	r2, r6
   815f8:	2b07      	cmp	r3, #7
   815fa:	f8c4 b000 	str.w	fp, [r4]
   815fe:	6066      	str	r6, [r4, #4]
   81600:	920f      	str	r2, [sp, #60]	; 0x3c
   81602:	930e      	str	r3, [sp, #56]	; 0x38
   81604:	dd79      	ble.n	816fa <_vfiprintf_r+0x196>
   81606:	2a00      	cmp	r2, #0
   81608:	f040 84ad 	bne.w	81f66 <_vfiprintf_r+0xa02>
   8160c:	4654      	mov	r4, sl
   8160e:	9b02      	ldr	r3, [sp, #8]
   81610:	920e      	str	r2, [sp, #56]	; 0x38
   81612:	4433      	add	r3, r6
   81614:	9302      	str	r3, [sp, #8]
   81616:	782b      	ldrb	r3, [r5, #0]
   81618:	2b00      	cmp	r3, #0
   8161a:	f000 835f 	beq.w	81cdc <_vfiprintf_r+0x778>
   8161e:	f04f 0300 	mov.w	r3, #0
   81622:	2100      	movs	r1, #0
   81624:	f04f 3cff 	mov.w	ip, #4294967295
   81628:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   8162c:	1c68      	adds	r0, r5, #1
   8162e:	786b      	ldrb	r3, [r5, #1]
   81630:	4688      	mov	r8, r1
   81632:	460d      	mov	r5, r1
   81634:	4666      	mov	r6, ip
   81636:	f100 0b01 	add.w	fp, r0, #1
   8163a:	f1a3 0220 	sub.w	r2, r3, #32
   8163e:	2a58      	cmp	r2, #88	; 0x58
   81640:	f200 82aa 	bhi.w	81b98 <_vfiprintf_r+0x634>
   81644:	e8df f012 	tbh	[pc, r2, lsl #1]
   81648:	02a8029a 	.word	0x02a8029a
   8164c:	02a202a8 	.word	0x02a202a8
   81650:	02a802a8 	.word	0x02a802a8
   81654:	02a802a8 	.word	0x02a802a8
   81658:	02a802a8 	.word	0x02a802a8
   8165c:	02600254 	.word	0x02600254
   81660:	010d02a8 	.word	0x010d02a8
   81664:	02a8026c 	.word	0x02a8026c
   81668:	012f0129 	.word	0x012f0129
   8166c:	012f012f 	.word	0x012f012f
   81670:	012f012f 	.word	0x012f012f
   81674:	012f012f 	.word	0x012f012f
   81678:	012f012f 	.word	0x012f012f
   8167c:	02a802a8 	.word	0x02a802a8
   81680:	02a802a8 	.word	0x02a802a8
   81684:	02a802a8 	.word	0x02a802a8
   81688:	02a802a8 	.word	0x02a802a8
   8168c:	02a802a8 	.word	0x02a802a8
   81690:	02a8013d 	.word	0x02a8013d
   81694:	02a802a8 	.word	0x02a802a8
   81698:	02a802a8 	.word	0x02a802a8
   8169c:	02a802a8 	.word	0x02a802a8
   816a0:	02a802a8 	.word	0x02a802a8
   816a4:	017402a8 	.word	0x017402a8
   816a8:	02a802a8 	.word	0x02a802a8
   816ac:	02a802a8 	.word	0x02a802a8
   816b0:	018b02a8 	.word	0x018b02a8
   816b4:	02a802a8 	.word	0x02a802a8
   816b8:	02a801a3 	.word	0x02a801a3
   816bc:	02a802a8 	.word	0x02a802a8
   816c0:	02a802a8 	.word	0x02a802a8
   816c4:	02a802a8 	.word	0x02a802a8
   816c8:	02a802a8 	.word	0x02a802a8
   816cc:	01c702a8 	.word	0x01c702a8
   816d0:	02a801da 	.word	0x02a801da
   816d4:	02a802a8 	.word	0x02a802a8
   816d8:	01da0123 	.word	0x01da0123
   816dc:	02a802a8 	.word	0x02a802a8
   816e0:	02a8024b 	.word	0x02a8024b
   816e4:	01130288 	.word	0x01130288
   816e8:	020701f4 	.word	0x020701f4
   816ec:	020d02a8 	.word	0x020d02a8
   816f0:	008102a8 	.word	0x008102a8
   816f4:	02a802a8 	.word	0x02a802a8
   816f8:	0232      	.short	0x0232
   816fa:	3408      	adds	r4, #8
   816fc:	9b02      	ldr	r3, [sp, #8]
   816fe:	4433      	add	r3, r6
   81700:	9302      	str	r3, [sp, #8]
   81702:	e788      	b.n	81616 <_vfiprintf_r+0xb2>
   81704:	9801      	ldr	r0, [sp, #4]
   81706:	9900      	ldr	r1, [sp, #0]
   81708:	f000 fd72 	bl	821f0 <__swsetup_r>
   8170c:	b9a8      	cbnz	r0, 8173a <_vfiprintf_r+0x1d6>
   8170e:	9b00      	ldr	r3, [sp, #0]
   81710:	899a      	ldrh	r2, [r3, #12]
   81712:	f002 021a 	and.w	r2, r2, #26
   81716:	2a0a      	cmp	r2, #10
   81718:	f47f af4c 	bne.w	815b4 <_vfiprintf_r+0x50>
   8171c:	9b00      	ldr	r3, [sp, #0]
   8171e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
   81722:	2b00      	cmp	r3, #0
   81724:	f6ff af46 	blt.w	815b4 <_vfiprintf_r+0x50>
   81728:	9801      	ldr	r0, [sp, #4]
   8172a:	9900      	ldr	r1, [sp, #0]
   8172c:	465a      	mov	r2, fp
   8172e:	4623      	mov	r3, r4
   81730:	f000 fd20 	bl	82174 <__sbprintf>
   81734:	b02b      	add	sp, #172	; 0xac
   81736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8173a:	f04f 30ff 	mov.w	r0, #4294967295
   8173e:	b02b      	add	sp, #172	; 0xac
   81740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81744:	f000 fefe 	bl	82544 <__sinit>
   81748:	e719      	b.n	8157e <_vfiprintf_r+0x1a>
   8174a:	f018 0f20 	tst.w	r8, #32
   8174e:	9503      	str	r5, [sp, #12]
   81750:	46b4      	mov	ip, r6
   81752:	f000 810c 	beq.w	8196e <_vfiprintf_r+0x40a>
   81756:	9b04      	ldr	r3, [sp, #16]
   81758:	3307      	adds	r3, #7
   8175a:	f023 0307 	bic.w	r3, r3, #7
   8175e:	f103 0208 	add.w	r2, r3, #8
   81762:	e9d3 6700 	ldrd	r6, r7, [r3]
   81766:	9204      	str	r2, [sp, #16]
   81768:	2301      	movs	r3, #1
   8176a:	f04f 0200 	mov.w	r2, #0
   8176e:	46e1      	mov	r9, ip
   81770:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   81774:	2500      	movs	r5, #0
   81776:	f1bc 0f00 	cmp.w	ip, #0
   8177a:	bfa8      	it	ge
   8177c:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
   81780:	ea56 0207 	orrs.w	r2, r6, r7
   81784:	f040 80c4 	bne.w	81910 <_vfiprintf_r+0x3ac>
   81788:	f1bc 0f00 	cmp.w	ip, #0
   8178c:	f000 8380 	beq.w	81e90 <_vfiprintf_r+0x92c>
   81790:	2b01      	cmp	r3, #1
   81792:	f000 80c5 	beq.w	81920 <_vfiprintf_r+0x3bc>
   81796:	2b02      	cmp	r3, #2
   81798:	f000 8386 	beq.w	81ea8 <_vfiprintf_r+0x944>
   8179c:	4651      	mov	r1, sl
   8179e:	08f2      	lsrs	r2, r6, #3
   817a0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
   817a4:	08f8      	lsrs	r0, r7, #3
   817a6:	f006 0307 	and.w	r3, r6, #7
   817aa:	4607      	mov	r7, r0
   817ac:	4616      	mov	r6, r2
   817ae:	3330      	adds	r3, #48	; 0x30
   817b0:	ea56 0207 	orrs.w	r2, r6, r7
   817b4:	f801 3d01 	strb.w	r3, [r1, #-1]!
   817b8:	d1f1      	bne.n	8179e <_vfiprintf_r+0x23a>
   817ba:	f018 0f01 	tst.w	r8, #1
   817be:	9107      	str	r1, [sp, #28]
   817c0:	f040 83fa 	bne.w	81fb8 <_vfiprintf_r+0xa54>
   817c4:	ebc1 090a 	rsb	r9, r1, sl
   817c8:	45e1      	cmp	r9, ip
   817ca:	464e      	mov	r6, r9
   817cc:	bfb8      	it	lt
   817ce:	4666      	movlt	r6, ip
   817d0:	b105      	cbz	r5, 817d4 <_vfiprintf_r+0x270>
   817d2:	3601      	adds	r6, #1
   817d4:	f018 0302 	ands.w	r3, r8, #2
   817d8:	9305      	str	r3, [sp, #20]
   817da:	bf18      	it	ne
   817dc:	3602      	addne	r6, #2
   817de:	f018 0384 	ands.w	r3, r8, #132	; 0x84
   817e2:	9306      	str	r3, [sp, #24]
   817e4:	f040 81f9 	bne.w	81bda <_vfiprintf_r+0x676>
   817e8:	9b03      	ldr	r3, [sp, #12]
   817ea:	1b9d      	subs	r5, r3, r6
   817ec:	2d00      	cmp	r5, #0
   817ee:	f340 81f4 	ble.w	81bda <_vfiprintf_r+0x676>
   817f2:	2d10      	cmp	r5, #16
   817f4:	f340 848a 	ble.w	8210c <_vfiprintf_r+0xba8>
   817f8:	4620      	mov	r0, r4
   817fa:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
   817fe:	4664      	mov	r4, ip
   81800:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   81802:	4fc4      	ldr	r7, [pc, #784]	; (81b14 <_vfiprintf_r+0x5b0>)
   81804:	2310      	movs	r3, #16
   81806:	4671      	mov	r1, lr
   81808:	4684      	mov	ip, r0
   8180a:	e007      	b.n	8181c <_vfiprintf_r+0x2b8>
   8180c:	f101 0e02 	add.w	lr, r1, #2
   81810:	4601      	mov	r1, r0
   81812:	f10c 0c08 	add.w	ip, ip, #8
   81816:	3d10      	subs	r5, #16
   81818:	2d10      	cmp	r5, #16
   8181a:	dd13      	ble.n	81844 <_vfiprintf_r+0x2e0>
   8181c:	1c48      	adds	r0, r1, #1
   8181e:	3210      	adds	r2, #16
   81820:	2807      	cmp	r0, #7
   81822:	920f      	str	r2, [sp, #60]	; 0x3c
   81824:	f8cc 7000 	str.w	r7, [ip]
   81828:	f8cc 3004 	str.w	r3, [ip, #4]
   8182c:	900e      	str	r0, [sp, #56]	; 0x38
   8182e:	dded      	ble.n	8180c <_vfiprintf_r+0x2a8>
   81830:	2a00      	cmp	r2, #0
   81832:	f040 81c2 	bne.w	81bba <_vfiprintf_r+0x656>
   81836:	3d10      	subs	r5, #16
   81838:	2d10      	cmp	r5, #16
   8183a:	4611      	mov	r1, r2
   8183c:	f04f 0e01 	mov.w	lr, #1
   81840:	46d4      	mov	ip, sl
   81842:	dceb      	bgt.n	8181c <_vfiprintf_r+0x2b8>
   81844:	4663      	mov	r3, ip
   81846:	4671      	mov	r1, lr
   81848:	46a4      	mov	ip, r4
   8184a:	461c      	mov	r4, r3
   8184c:	442a      	add	r2, r5
   8184e:	2907      	cmp	r1, #7
   81850:	920f      	str	r2, [sp, #60]	; 0x3c
   81852:	6027      	str	r7, [r4, #0]
   81854:	6065      	str	r5, [r4, #4]
   81856:	910e      	str	r1, [sp, #56]	; 0x38
   81858:	f300 8346 	bgt.w	81ee8 <_vfiprintf_r+0x984>
   8185c:	3408      	adds	r4, #8
   8185e:	1c48      	adds	r0, r1, #1
   81860:	e1be      	b.n	81be0 <_vfiprintf_r+0x67c>
   81862:	4658      	mov	r0, fp
   81864:	f048 0804 	orr.w	r8, r8, #4
   81868:	f89b 3000 	ldrb.w	r3, [fp]
   8186c:	e6e3      	b.n	81636 <_vfiprintf_r+0xd2>
   8186e:	f018 0320 	ands.w	r3, r8, #32
   81872:	9503      	str	r5, [sp, #12]
   81874:	46b4      	mov	ip, r6
   81876:	d062      	beq.n	8193e <_vfiprintf_r+0x3da>
   81878:	9b04      	ldr	r3, [sp, #16]
   8187a:	3307      	adds	r3, #7
   8187c:	f023 0307 	bic.w	r3, r3, #7
   81880:	f103 0208 	add.w	r2, r3, #8
   81884:	e9d3 6700 	ldrd	r6, r7, [r3]
   81888:	9204      	str	r2, [sp, #16]
   8188a:	2300      	movs	r3, #0
   8188c:	e76d      	b.n	8176a <_vfiprintf_r+0x206>
   8188e:	f048 0840 	orr.w	r8, r8, #64	; 0x40
   81892:	f89b 3000 	ldrb.w	r3, [fp]
   81896:	4658      	mov	r0, fp
   81898:	e6cd      	b.n	81636 <_vfiprintf_r+0xd2>
   8189a:	f048 0880 	orr.w	r8, r8, #128	; 0x80
   8189e:	f89b 3000 	ldrb.w	r3, [fp]
   818a2:	4658      	mov	r0, fp
   818a4:	e6c7      	b.n	81636 <_vfiprintf_r+0xd2>
   818a6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   818aa:	2500      	movs	r5, #0
   818ac:	f81b 3b01 	ldrb.w	r3, [fp], #1
   818b0:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   818b4:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   818b8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   818bc:	2a09      	cmp	r2, #9
   818be:	d9f5      	bls.n	818ac <_vfiprintf_r+0x348>
   818c0:	e6bb      	b.n	8163a <_vfiprintf_r+0xd6>
   818c2:	f048 0810 	orr.w	r8, r8, #16
   818c6:	f018 0f20 	tst.w	r8, #32
   818ca:	9503      	str	r5, [sp, #12]
   818cc:	46b4      	mov	ip, r6
   818ce:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   818d2:	f000 809b 	beq.w	81a0c <_vfiprintf_r+0x4a8>
   818d6:	9904      	ldr	r1, [sp, #16]
   818d8:	3107      	adds	r1, #7
   818da:	f021 0107 	bic.w	r1, r1, #7
   818de:	e9d1 2300 	ldrd	r2, r3, [r1]
   818e2:	4616      	mov	r6, r2
   818e4:	461f      	mov	r7, r3
   818e6:	3108      	adds	r1, #8
   818e8:	9104      	str	r1, [sp, #16]
   818ea:	2a00      	cmp	r2, #0
   818ec:	f173 0300 	sbcs.w	r3, r3, #0
   818f0:	f2c0 83a4 	blt.w	8203c <_vfiprintf_r+0xad8>
   818f4:	f1bc 0f00 	cmp.w	ip, #0
   818f8:	bfa8      	it	ge
   818fa:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
   818fe:	ea56 0207 	orrs.w	r2, r6, r7
   81902:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
   81906:	46e1      	mov	r9, ip
   81908:	f04f 0301 	mov.w	r3, #1
   8190c:	f43f af3c 	beq.w	81788 <_vfiprintf_r+0x224>
   81910:	2b01      	cmp	r3, #1
   81912:	f47f af40 	bne.w	81796 <_vfiprintf_r+0x232>
   81916:	2f00      	cmp	r7, #0
   81918:	bf08      	it	eq
   8191a:	2e0a      	cmpeq	r6, #10
   8191c:	f080 8332 	bcs.w	81f84 <_vfiprintf_r+0xa20>
   81920:	ab2a      	add	r3, sp, #168	; 0xa8
   81922:	3630      	adds	r6, #48	; 0x30
   81924:	f803 6d41 	strb.w	r6, [r3, #-65]!
   81928:	ebc3 090a 	rsb	r9, r3, sl
   8192c:	9307      	str	r3, [sp, #28]
   8192e:	e74b      	b.n	817c8 <_vfiprintf_r+0x264>
   81930:	f048 0810 	orr.w	r8, r8, #16
   81934:	f018 0320 	ands.w	r3, r8, #32
   81938:	9503      	str	r5, [sp, #12]
   8193a:	46b4      	mov	ip, r6
   8193c:	d19c      	bne.n	81878 <_vfiprintf_r+0x314>
   8193e:	f018 0210 	ands.w	r2, r8, #16
   81942:	f040 82f7 	bne.w	81f34 <_vfiprintf_r+0x9d0>
   81946:	f018 0340 	ands.w	r3, r8, #64	; 0x40
   8194a:	f000 82f3 	beq.w	81f34 <_vfiprintf_r+0x9d0>
   8194e:	9904      	ldr	r1, [sp, #16]
   81950:	4613      	mov	r3, r2
   81952:	460a      	mov	r2, r1
   81954:	3204      	adds	r2, #4
   81956:	880e      	ldrh	r6, [r1, #0]
   81958:	2700      	movs	r7, #0
   8195a:	9204      	str	r2, [sp, #16]
   8195c:	e705      	b.n	8176a <_vfiprintf_r+0x206>
   8195e:	f048 0810 	orr.w	r8, r8, #16
   81962:	f018 0f20 	tst.w	r8, #32
   81966:	9503      	str	r5, [sp, #12]
   81968:	46b4      	mov	ip, r6
   8196a:	f47f aef4 	bne.w	81756 <_vfiprintf_r+0x1f2>
   8196e:	9a04      	ldr	r2, [sp, #16]
   81970:	f018 0f10 	tst.w	r8, #16
   81974:	4613      	mov	r3, r2
   81976:	f040 82e4 	bne.w	81f42 <_vfiprintf_r+0x9de>
   8197a:	f018 0f40 	tst.w	r8, #64	; 0x40
   8197e:	f000 82e0 	beq.w	81f42 <_vfiprintf_r+0x9de>
   81982:	8816      	ldrh	r6, [r2, #0]
   81984:	3204      	adds	r2, #4
   81986:	2700      	movs	r7, #0
   81988:	2301      	movs	r3, #1
   8198a:	9204      	str	r2, [sp, #16]
   8198c:	e6ed      	b.n	8176a <_vfiprintf_r+0x206>
   8198e:	4a62      	ldr	r2, [pc, #392]	; (81b18 <_vfiprintf_r+0x5b4>)
   81990:	f018 0f20 	tst.w	r8, #32
   81994:	9503      	str	r5, [sp, #12]
   81996:	46b4      	mov	ip, r6
   81998:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   8199c:	9209      	str	r2, [sp, #36]	; 0x24
   8199e:	f000 808f 	beq.w	81ac0 <_vfiprintf_r+0x55c>
   819a2:	9a04      	ldr	r2, [sp, #16]
   819a4:	3207      	adds	r2, #7
   819a6:	f022 0207 	bic.w	r2, r2, #7
   819aa:	f102 0108 	add.w	r1, r2, #8
   819ae:	9104      	str	r1, [sp, #16]
   819b0:	e9d2 6700 	ldrd	r6, r7, [r2]
   819b4:	f018 0f01 	tst.w	r8, #1
   819b8:	f000 828f 	beq.w	81eda <_vfiprintf_r+0x976>
   819bc:	ea56 0207 	orrs.w	r2, r6, r7
   819c0:	f000 828b 	beq.w	81eda <_vfiprintf_r+0x976>
   819c4:	2230      	movs	r2, #48	; 0x30
   819c6:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
   819ca:	f048 0802 	orr.w	r8, r8, #2
   819ce:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   819d2:	2302      	movs	r3, #2
   819d4:	e6c9      	b.n	8176a <_vfiprintf_r+0x206>
   819d6:	9a04      	ldr	r2, [sp, #16]
   819d8:	2601      	movs	r6, #1
   819da:	6813      	ldr	r3, [r2, #0]
   819dc:	f04f 0100 	mov.w	r1, #0
   819e0:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   819e4:	4613      	mov	r3, r2
   819e6:	46b1      	mov	r9, r6
   819e8:	3304      	adds	r3, #4
   819ea:	9304      	str	r3, [sp, #16]
   819ec:	ab10      	add	r3, sp, #64	; 0x40
   819ee:	9503      	str	r5, [sp, #12]
   819f0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   819f4:	9307      	str	r3, [sp, #28]
   819f6:	f04f 0c00 	mov.w	ip, #0
   819fa:	e6eb      	b.n	817d4 <_vfiprintf_r+0x270>
   819fc:	f018 0f20 	tst.w	r8, #32
   81a00:	9503      	str	r5, [sp, #12]
   81a02:	46b4      	mov	ip, r6
   81a04:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   81a08:	f47f af65 	bne.w	818d6 <_vfiprintf_r+0x372>
   81a0c:	9a04      	ldr	r2, [sp, #16]
   81a0e:	f018 0f10 	tst.w	r8, #16
   81a12:	4613      	mov	r3, r2
   81a14:	f040 82a0 	bne.w	81f58 <_vfiprintf_r+0x9f4>
   81a18:	f018 0f40 	tst.w	r8, #64	; 0x40
   81a1c:	f000 829c 	beq.w	81f58 <_vfiprintf_r+0x9f4>
   81a20:	f9b2 6000 	ldrsh.w	r6, [r2]
   81a24:	3304      	adds	r3, #4
   81a26:	17f7      	asrs	r7, r6, #31
   81a28:	9304      	str	r3, [sp, #16]
   81a2a:	4632      	mov	r2, r6
   81a2c:	463b      	mov	r3, r7
   81a2e:	e75c      	b.n	818ea <_vfiprintf_r+0x386>
   81a30:	9904      	ldr	r1, [sp, #16]
   81a32:	2378      	movs	r3, #120	; 0x78
   81a34:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
   81a38:	4b38      	ldr	r3, [pc, #224]	; (81b1c <_vfiprintf_r+0x5b8>)
   81a3a:	46b4      	mov	ip, r6
   81a3c:	2230      	movs	r2, #48	; 0x30
   81a3e:	680e      	ldr	r6, [r1, #0]
   81a40:	3104      	adds	r1, #4
   81a42:	9309      	str	r3, [sp, #36]	; 0x24
   81a44:	9503      	str	r5, [sp, #12]
   81a46:	f048 0802 	orr.w	r8, r8, #2
   81a4a:	9104      	str	r1, [sp, #16]
   81a4c:	2700      	movs	r7, #0
   81a4e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   81a52:	2302      	movs	r3, #2
   81a54:	e689      	b.n	8176a <_vfiprintf_r+0x206>
   81a56:	f048 0820 	orr.w	r8, r8, #32
   81a5a:	f89b 3000 	ldrb.w	r3, [fp]
   81a5e:	4658      	mov	r0, fp
   81a60:	e5e9      	b.n	81636 <_vfiprintf_r+0xd2>
   81a62:	f04f 0100 	mov.w	r1, #0
   81a66:	9a04      	ldr	r2, [sp, #16]
   81a68:	9503      	str	r5, [sp, #12]
   81a6a:	6813      	ldr	r3, [r2, #0]
   81a6c:	46b4      	mov	ip, r6
   81a6e:	9307      	str	r3, [sp, #28]
   81a70:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   81a74:	1d15      	adds	r5, r2, #4
   81a76:	2b00      	cmp	r3, #0
   81a78:	f000 834e 	beq.w	82118 <_vfiprintf_r+0xbb4>
   81a7c:	2e00      	cmp	r6, #0
   81a7e:	f2c0 8329 	blt.w	820d4 <_vfiprintf_r+0xb70>
   81a82:	9e07      	ldr	r6, [sp, #28]
   81a84:	4662      	mov	r2, ip
   81a86:	4630      	mov	r0, r6
   81a88:	2100      	movs	r1, #0
   81a8a:	f8cd c010 	str.w	ip, [sp, #16]
   81a8e:	f001 fbc9 	bl	83224 <memchr>
   81a92:	f8dd c010 	ldr.w	ip, [sp, #16]
   81a96:	2800      	cmp	r0, #0
   81a98:	f000 834e 	beq.w	82138 <_vfiprintf_r+0xbd4>
   81a9c:	9504      	str	r5, [sp, #16]
   81a9e:	ebc6 0900 	rsb	r9, r6, r0
   81aa2:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
   81aa6:	f04f 0c00 	mov.w	ip, #0
   81aaa:	e68d      	b.n	817c8 <_vfiprintf_r+0x264>
   81aac:	4a1b      	ldr	r2, [pc, #108]	; (81b1c <_vfiprintf_r+0x5b8>)
   81aae:	f018 0f20 	tst.w	r8, #32
   81ab2:	9503      	str	r5, [sp, #12]
   81ab4:	46b4      	mov	ip, r6
   81ab6:	9209      	str	r2, [sp, #36]	; 0x24
   81ab8:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   81abc:	f47f af71 	bne.w	819a2 <_vfiprintf_r+0x43e>
   81ac0:	9904      	ldr	r1, [sp, #16]
   81ac2:	f018 0f10 	tst.w	r8, #16
   81ac6:	460a      	mov	r2, r1
   81ac8:	f040 8241 	bne.w	81f4e <_vfiprintf_r+0x9ea>
   81acc:	f018 0f40 	tst.w	r8, #64	; 0x40
   81ad0:	f000 823d 	beq.w	81f4e <_vfiprintf_r+0x9ea>
   81ad4:	3204      	adds	r2, #4
   81ad6:	880e      	ldrh	r6, [r1, #0]
   81ad8:	2700      	movs	r7, #0
   81ada:	9204      	str	r2, [sp, #16]
   81adc:	e76a      	b.n	819b4 <_vfiprintf_r+0x450>
   81ade:	f89b 3000 	ldrb.w	r3, [fp]
   81ae2:	2b6c      	cmp	r3, #108	; 0x6c
   81ae4:	f000 82e9 	beq.w	820ba <_vfiprintf_r+0xb56>
   81ae8:	f048 0810 	orr.w	r8, r8, #16
   81aec:	4658      	mov	r0, fp
   81aee:	e5a2      	b.n	81636 <_vfiprintf_r+0xd2>
   81af0:	9a04      	ldr	r2, [sp, #16]
   81af2:	4613      	mov	r3, r2
   81af4:	6815      	ldr	r5, [r2, #0]
   81af6:	3304      	adds	r3, #4
   81af8:	2d00      	cmp	r5, #0
   81afa:	f2c0 82e6 	blt.w	820ca <_vfiprintf_r+0xb66>
   81afe:	9304      	str	r3, [sp, #16]
   81b00:	f89b 3000 	ldrb.w	r3, [fp]
   81b04:	4658      	mov	r0, fp
   81b06:	e596      	b.n	81636 <_vfiprintf_r+0xd2>
   81b08:	f89b 3000 	ldrb.w	r3, [fp]
   81b0c:	4658      	mov	r0, fp
   81b0e:	212b      	movs	r1, #43	; 0x2b
   81b10:	e591      	b.n	81636 <_vfiprintf_r+0xd2>
   81b12:	bf00      	nop
   81b14:	0008416c 	.word	0x0008416c
   81b18:	0008413c 	.word	0x0008413c
   81b1c:	00084150 	.word	0x00084150
   81b20:	f89b 3000 	ldrb.w	r3, [fp]
   81b24:	f10b 0001 	add.w	r0, fp, #1
   81b28:	2b2a      	cmp	r3, #42	; 0x2a
   81b2a:	f000 830f 	beq.w	8214c <_vfiprintf_r+0xbe8>
   81b2e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81b32:	2a09      	cmp	r2, #9
   81b34:	4683      	mov	fp, r0
   81b36:	f04f 0600 	mov.w	r6, #0
   81b3a:	f63f ad7e 	bhi.w	8163a <_vfiprintf_r+0xd6>
   81b3e:	f81b 3b01 	ldrb.w	r3, [fp], #1
   81b42:	eb06 0686 	add.w	r6, r6, r6, lsl #2
   81b46:	eb02 0646 	add.w	r6, r2, r6, lsl #1
   81b4a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81b4e:	2a09      	cmp	r2, #9
   81b50:	d9f5      	bls.n	81b3e <_vfiprintf_r+0x5da>
   81b52:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
   81b56:	e570      	b.n	8163a <_vfiprintf_r+0xd6>
   81b58:	f018 0f20 	tst.w	r8, #32
   81b5c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   81b60:	f000 8283 	beq.w	8206a <_vfiprintf_r+0xb06>
   81b64:	9a04      	ldr	r2, [sp, #16]
   81b66:	4613      	mov	r3, r2
   81b68:	3304      	adds	r3, #4
   81b6a:	9304      	str	r3, [sp, #16]
   81b6c:	9b02      	ldr	r3, [sp, #8]
   81b6e:	6811      	ldr	r1, [r2, #0]
   81b70:	17df      	asrs	r7, r3, #31
   81b72:	461a      	mov	r2, r3
   81b74:	463b      	mov	r3, r7
   81b76:	e9c1 2300 	strd	r2, r3, [r1]
   81b7a:	e525      	b.n	815c8 <_vfiprintf_r+0x64>
   81b7c:	4658      	mov	r0, fp
   81b7e:	f89b 3000 	ldrb.w	r3, [fp]
   81b82:	2900      	cmp	r1, #0
   81b84:	f47f ad57 	bne.w	81636 <_vfiprintf_r+0xd2>
   81b88:	2120      	movs	r1, #32
   81b8a:	e554      	b.n	81636 <_vfiprintf_r+0xd2>
   81b8c:	f048 0801 	orr.w	r8, r8, #1
   81b90:	4658      	mov	r0, fp
   81b92:	f89b 3000 	ldrb.w	r3, [fp]
   81b96:	e54e      	b.n	81636 <_vfiprintf_r+0xd2>
   81b98:	9503      	str	r5, [sp, #12]
   81b9a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   81b9e:	2b00      	cmp	r3, #0
   81ba0:	f000 809c 	beq.w	81cdc <_vfiprintf_r+0x778>
   81ba4:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   81ba8:	f04f 0300 	mov.w	r3, #0
   81bac:	2601      	movs	r6, #1
   81bae:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   81bb2:	ab10      	add	r3, sp, #64	; 0x40
   81bb4:	46b1      	mov	r9, r6
   81bb6:	9307      	str	r3, [sp, #28]
   81bb8:	e71d      	b.n	819f6 <_vfiprintf_r+0x492>
   81bba:	9801      	ldr	r0, [sp, #4]
   81bbc:	9900      	ldr	r1, [sp, #0]
   81bbe:	aa0d      	add	r2, sp, #52	; 0x34
   81bc0:	9308      	str	r3, [sp, #32]
   81bc2:	f7ff fc93 	bl	814ec <__sprint_r.part.0>
   81bc6:	2800      	cmp	r0, #0
   81bc8:	f040 808f 	bne.w	81cea <_vfiprintf_r+0x786>
   81bcc:	990e      	ldr	r1, [sp, #56]	; 0x38
   81bce:	46d4      	mov	ip, sl
   81bd0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   81bd2:	f101 0e01 	add.w	lr, r1, #1
   81bd6:	9b08      	ldr	r3, [sp, #32]
   81bd8:	e61d      	b.n	81816 <_vfiprintf_r+0x2b2>
   81bda:	990e      	ldr	r1, [sp, #56]	; 0x38
   81bdc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   81bde:	1c48      	adds	r0, r1, #1
   81be0:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   81be4:	b16b      	cbz	r3, 81c02 <_vfiprintf_r+0x69e>
   81be6:	3201      	adds	r2, #1
   81be8:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
   81bec:	2101      	movs	r1, #1
   81bee:	2807      	cmp	r0, #7
   81bf0:	920f      	str	r2, [sp, #60]	; 0x3c
   81bf2:	900e      	str	r0, [sp, #56]	; 0x38
   81bf4:	6023      	str	r3, [r4, #0]
   81bf6:	6061      	str	r1, [r4, #4]
   81bf8:	f300 8134 	bgt.w	81e64 <_vfiprintf_r+0x900>
   81bfc:	4601      	mov	r1, r0
   81bfe:	3408      	adds	r4, #8
   81c00:	3001      	adds	r0, #1
   81c02:	9b05      	ldr	r3, [sp, #20]
   81c04:	b163      	cbz	r3, 81c20 <_vfiprintf_r+0x6bc>
   81c06:	3202      	adds	r2, #2
   81c08:	a90c      	add	r1, sp, #48	; 0x30
   81c0a:	2302      	movs	r3, #2
   81c0c:	2807      	cmp	r0, #7
   81c0e:	920f      	str	r2, [sp, #60]	; 0x3c
   81c10:	900e      	str	r0, [sp, #56]	; 0x38
   81c12:	e884 000a 	stmia.w	r4, {r1, r3}
   81c16:	f300 8134 	bgt.w	81e82 <_vfiprintf_r+0x91e>
   81c1a:	4601      	mov	r1, r0
   81c1c:	3408      	adds	r4, #8
   81c1e:	3001      	adds	r0, #1
   81c20:	9b06      	ldr	r3, [sp, #24]
   81c22:	2b80      	cmp	r3, #128	; 0x80
   81c24:	f000 80d4 	beq.w	81dd0 <_vfiprintf_r+0x86c>
   81c28:	ebc9 070c 	rsb	r7, r9, ip
   81c2c:	2f00      	cmp	r7, #0
   81c2e:	dd2b      	ble.n	81c88 <_vfiprintf_r+0x724>
   81c30:	2f10      	cmp	r7, #16
   81c32:	4dab      	ldr	r5, [pc, #684]	; (81ee0 <_vfiprintf_r+0x97c>)
   81c34:	dd1f      	ble.n	81c76 <_vfiprintf_r+0x712>
   81c36:	46a6      	mov	lr, r4
   81c38:	2310      	movs	r3, #16
   81c3a:	9c01      	ldr	r4, [sp, #4]
   81c3c:	e007      	b.n	81c4e <_vfiprintf_r+0x6ea>
   81c3e:	f101 0c02 	add.w	ip, r1, #2
   81c42:	4601      	mov	r1, r0
   81c44:	f10e 0e08 	add.w	lr, lr, #8
   81c48:	3f10      	subs	r7, #16
   81c4a:	2f10      	cmp	r7, #16
   81c4c:	dd11      	ble.n	81c72 <_vfiprintf_r+0x70e>
   81c4e:	1c48      	adds	r0, r1, #1
   81c50:	3210      	adds	r2, #16
   81c52:	2807      	cmp	r0, #7
   81c54:	920f      	str	r2, [sp, #60]	; 0x3c
   81c56:	f8ce 5000 	str.w	r5, [lr]
   81c5a:	f8ce 3004 	str.w	r3, [lr, #4]
   81c5e:	900e      	str	r0, [sp, #56]	; 0x38
   81c60:	dded      	ble.n	81c3e <_vfiprintf_r+0x6da>
   81c62:	bb6a      	cbnz	r2, 81cc0 <_vfiprintf_r+0x75c>
   81c64:	3f10      	subs	r7, #16
   81c66:	2f10      	cmp	r7, #16
   81c68:	f04f 0c01 	mov.w	ip, #1
   81c6c:	4611      	mov	r1, r2
   81c6e:	46d6      	mov	lr, sl
   81c70:	dced      	bgt.n	81c4e <_vfiprintf_r+0x6ea>
   81c72:	4674      	mov	r4, lr
   81c74:	4660      	mov	r0, ip
   81c76:	443a      	add	r2, r7
   81c78:	2807      	cmp	r0, #7
   81c7a:	920f      	str	r2, [sp, #60]	; 0x3c
   81c7c:	e884 00a0 	stmia.w	r4, {r5, r7}
   81c80:	900e      	str	r0, [sp, #56]	; 0x38
   81c82:	dc3b      	bgt.n	81cfc <_vfiprintf_r+0x798>
   81c84:	3408      	adds	r4, #8
   81c86:	3001      	adds	r0, #1
   81c88:	eb02 0309 	add.w	r3, r2, r9
   81c8c:	9a07      	ldr	r2, [sp, #28]
   81c8e:	2807      	cmp	r0, #7
   81c90:	930f      	str	r3, [sp, #60]	; 0x3c
   81c92:	e884 0204 	stmia.w	r4, {r2, r9}
   81c96:	900e      	str	r0, [sp, #56]	; 0x38
   81c98:	dd3d      	ble.n	81d16 <_vfiprintf_r+0x7b2>
   81c9a:	2b00      	cmp	r3, #0
   81c9c:	f040 813f 	bne.w	81f1e <_vfiprintf_r+0x9ba>
   81ca0:	f018 0f04 	tst.w	r8, #4
   81ca4:	930e      	str	r3, [sp, #56]	; 0x38
   81ca6:	f040 8130 	bne.w	81f0a <_vfiprintf_r+0x9a6>
   81caa:	9b02      	ldr	r3, [sp, #8]
   81cac:	9a03      	ldr	r2, [sp, #12]
   81cae:	4296      	cmp	r6, r2
   81cb0:	bfac      	ite	ge
   81cb2:	199b      	addge	r3, r3, r6
   81cb4:	189b      	addlt	r3, r3, r2
   81cb6:	9302      	str	r3, [sp, #8]
   81cb8:	2300      	movs	r3, #0
   81cba:	930e      	str	r3, [sp, #56]	; 0x38
   81cbc:	4654      	mov	r4, sl
   81cbe:	e483      	b.n	815c8 <_vfiprintf_r+0x64>
   81cc0:	4620      	mov	r0, r4
   81cc2:	9900      	ldr	r1, [sp, #0]
   81cc4:	aa0d      	add	r2, sp, #52	; 0x34
   81cc6:	9305      	str	r3, [sp, #20]
   81cc8:	f7ff fc10 	bl	814ec <__sprint_r.part.0>
   81ccc:	b968      	cbnz	r0, 81cea <_vfiprintf_r+0x786>
   81cce:	990e      	ldr	r1, [sp, #56]	; 0x38
   81cd0:	46d6      	mov	lr, sl
   81cd2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   81cd4:	f101 0c01 	add.w	ip, r1, #1
   81cd8:	9b05      	ldr	r3, [sp, #20]
   81cda:	e7b5      	b.n	81c48 <_vfiprintf_r+0x6e4>
   81cdc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   81cde:	b123      	cbz	r3, 81cea <_vfiprintf_r+0x786>
   81ce0:	9801      	ldr	r0, [sp, #4]
   81ce2:	9900      	ldr	r1, [sp, #0]
   81ce4:	aa0d      	add	r2, sp, #52	; 0x34
   81ce6:	f7ff fc01 	bl	814ec <__sprint_r.part.0>
   81cea:	9b00      	ldr	r3, [sp, #0]
   81cec:	899b      	ldrh	r3, [r3, #12]
   81cee:	065b      	lsls	r3, r3, #25
   81cf0:	f53f ad23 	bmi.w	8173a <_vfiprintf_r+0x1d6>
   81cf4:	9802      	ldr	r0, [sp, #8]
   81cf6:	b02b      	add	sp, #172	; 0xac
   81cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81cfc:	2a00      	cmp	r2, #0
   81cfe:	f040 8190 	bne.w	82022 <_vfiprintf_r+0xabe>
   81d02:	464b      	mov	r3, r9
   81d04:	4654      	mov	r4, sl
   81d06:	9907      	ldr	r1, [sp, #28]
   81d08:	2201      	movs	r2, #1
   81d0a:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
   81d0e:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
   81d12:	911a      	str	r1, [sp, #104]	; 0x68
   81d14:	920e      	str	r2, [sp, #56]	; 0x38
   81d16:	f104 0208 	add.w	r2, r4, #8
   81d1a:	f018 0f04 	tst.w	r8, #4
   81d1e:	d039      	beq.n	81d94 <_vfiprintf_r+0x830>
   81d20:	9903      	ldr	r1, [sp, #12]
   81d22:	1b8d      	subs	r5, r1, r6
   81d24:	2d00      	cmp	r5, #0
   81d26:	dd35      	ble.n	81d94 <_vfiprintf_r+0x830>
   81d28:	2d10      	cmp	r5, #16
   81d2a:	f340 8200 	ble.w	8212e <_vfiprintf_r+0xbca>
   81d2e:	980e      	ldr	r0, [sp, #56]	; 0x38
   81d30:	4f6c      	ldr	r7, [pc, #432]	; (81ee4 <_vfiprintf_r+0x980>)
   81d32:	2410      	movs	r4, #16
   81d34:	f8dd 8004 	ldr.w	r8, [sp, #4]
   81d38:	f8dd 9000 	ldr.w	r9, [sp]
   81d3c:	e006      	b.n	81d4c <_vfiprintf_r+0x7e8>
   81d3e:	f100 0e02 	add.w	lr, r0, #2
   81d42:	4608      	mov	r0, r1
   81d44:	3208      	adds	r2, #8
   81d46:	3d10      	subs	r5, #16
   81d48:	2d10      	cmp	r5, #16
   81d4a:	dd10      	ble.n	81d6e <_vfiprintf_r+0x80a>
   81d4c:	1c41      	adds	r1, r0, #1
   81d4e:	3310      	adds	r3, #16
   81d50:	2907      	cmp	r1, #7
   81d52:	930f      	str	r3, [sp, #60]	; 0x3c
   81d54:	6017      	str	r7, [r2, #0]
   81d56:	6054      	str	r4, [r2, #4]
   81d58:	910e      	str	r1, [sp, #56]	; 0x38
   81d5a:	ddf0      	ble.n	81d3e <_vfiprintf_r+0x7da>
   81d5c:	2b00      	cmp	r3, #0
   81d5e:	d12a      	bne.n	81db6 <_vfiprintf_r+0x852>
   81d60:	3d10      	subs	r5, #16
   81d62:	2d10      	cmp	r5, #16
   81d64:	f04f 0e01 	mov.w	lr, #1
   81d68:	4618      	mov	r0, r3
   81d6a:	4652      	mov	r2, sl
   81d6c:	dcee      	bgt.n	81d4c <_vfiprintf_r+0x7e8>
   81d6e:	442b      	add	r3, r5
   81d70:	f1be 0f07 	cmp.w	lr, #7
   81d74:	930f      	str	r3, [sp, #60]	; 0x3c
   81d76:	6017      	str	r7, [r2, #0]
   81d78:	6055      	str	r5, [r2, #4]
   81d7a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   81d7e:	dd09      	ble.n	81d94 <_vfiprintf_r+0x830>
   81d80:	2b00      	cmp	r3, #0
   81d82:	d092      	beq.n	81caa <_vfiprintf_r+0x746>
   81d84:	9801      	ldr	r0, [sp, #4]
   81d86:	9900      	ldr	r1, [sp, #0]
   81d88:	aa0d      	add	r2, sp, #52	; 0x34
   81d8a:	f7ff fbaf 	bl	814ec <__sprint_r.part.0>
   81d8e:	2800      	cmp	r0, #0
   81d90:	d1ab      	bne.n	81cea <_vfiprintf_r+0x786>
   81d92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   81d94:	9a02      	ldr	r2, [sp, #8]
   81d96:	9903      	ldr	r1, [sp, #12]
   81d98:	428e      	cmp	r6, r1
   81d9a:	bfac      	ite	ge
   81d9c:	1992      	addge	r2, r2, r6
   81d9e:	1852      	addlt	r2, r2, r1
   81da0:	9202      	str	r2, [sp, #8]
   81da2:	2b00      	cmp	r3, #0
   81da4:	d088      	beq.n	81cb8 <_vfiprintf_r+0x754>
   81da6:	9801      	ldr	r0, [sp, #4]
   81da8:	9900      	ldr	r1, [sp, #0]
   81daa:	aa0d      	add	r2, sp, #52	; 0x34
   81dac:	f7ff fb9e 	bl	814ec <__sprint_r.part.0>
   81db0:	2800      	cmp	r0, #0
   81db2:	d081      	beq.n	81cb8 <_vfiprintf_r+0x754>
   81db4:	e799      	b.n	81cea <_vfiprintf_r+0x786>
   81db6:	4640      	mov	r0, r8
   81db8:	4649      	mov	r1, r9
   81dba:	aa0d      	add	r2, sp, #52	; 0x34
   81dbc:	f7ff fb96 	bl	814ec <__sprint_r.part.0>
   81dc0:	2800      	cmp	r0, #0
   81dc2:	d192      	bne.n	81cea <_vfiprintf_r+0x786>
   81dc4:	980e      	ldr	r0, [sp, #56]	; 0x38
   81dc6:	4652      	mov	r2, sl
   81dc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   81dca:	f100 0e01 	add.w	lr, r0, #1
   81dce:	e7ba      	b.n	81d46 <_vfiprintf_r+0x7e2>
   81dd0:	9b03      	ldr	r3, [sp, #12]
   81dd2:	1b9f      	subs	r7, r3, r6
   81dd4:	2f00      	cmp	r7, #0
   81dd6:	f77f af27 	ble.w	81c28 <_vfiprintf_r+0x6c4>
   81dda:	2f10      	cmp	r7, #16
   81ddc:	f340 81b3 	ble.w	82146 <_vfiprintf_r+0xbe2>
   81de0:	4620      	mov	r0, r4
   81de2:	4d3f      	ldr	r5, [pc, #252]	; (81ee0 <_vfiprintf_r+0x97c>)
   81de4:	4664      	mov	r4, ip
   81de6:	2310      	movs	r3, #16
   81de8:	4684      	mov	ip, r0
   81dea:	e007      	b.n	81dfc <_vfiprintf_r+0x898>
   81dec:	f101 0e02 	add.w	lr, r1, #2
   81df0:	4601      	mov	r1, r0
   81df2:	f10c 0c08 	add.w	ip, ip, #8
   81df6:	3f10      	subs	r7, #16
   81df8:	2f10      	cmp	r7, #16
   81dfa:	dd11      	ble.n	81e20 <_vfiprintf_r+0x8bc>
   81dfc:	1c48      	adds	r0, r1, #1
   81dfe:	3210      	adds	r2, #16
   81e00:	2807      	cmp	r0, #7
   81e02:	920f      	str	r2, [sp, #60]	; 0x3c
   81e04:	f8cc 5000 	str.w	r5, [ip]
   81e08:	f8cc 3004 	str.w	r3, [ip, #4]
   81e0c:	900e      	str	r0, [sp, #56]	; 0x38
   81e0e:	dded      	ble.n	81dec <_vfiprintf_r+0x888>
   81e10:	b9c2      	cbnz	r2, 81e44 <_vfiprintf_r+0x8e0>
   81e12:	3f10      	subs	r7, #16
   81e14:	2f10      	cmp	r7, #16
   81e16:	f04f 0e01 	mov.w	lr, #1
   81e1a:	4611      	mov	r1, r2
   81e1c:	46d4      	mov	ip, sl
   81e1e:	dced      	bgt.n	81dfc <_vfiprintf_r+0x898>
   81e20:	4663      	mov	r3, ip
   81e22:	46a4      	mov	ip, r4
   81e24:	461c      	mov	r4, r3
   81e26:	443a      	add	r2, r7
   81e28:	f1be 0f07 	cmp.w	lr, #7
   81e2c:	920f      	str	r2, [sp, #60]	; 0x3c
   81e2e:	e884 00a0 	stmia.w	r4, {r5, r7}
   81e32:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   81e36:	f300 80ee 	bgt.w	82016 <_vfiprintf_r+0xab2>
   81e3a:	3408      	adds	r4, #8
   81e3c:	f10e 0001 	add.w	r0, lr, #1
   81e40:	4671      	mov	r1, lr
   81e42:	e6f1      	b.n	81c28 <_vfiprintf_r+0x6c4>
   81e44:	9801      	ldr	r0, [sp, #4]
   81e46:	9900      	ldr	r1, [sp, #0]
   81e48:	aa0d      	add	r2, sp, #52	; 0x34
   81e4a:	9305      	str	r3, [sp, #20]
   81e4c:	f7ff fb4e 	bl	814ec <__sprint_r.part.0>
   81e50:	2800      	cmp	r0, #0
   81e52:	f47f af4a 	bne.w	81cea <_vfiprintf_r+0x786>
   81e56:	990e      	ldr	r1, [sp, #56]	; 0x38
   81e58:	46d4      	mov	ip, sl
   81e5a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   81e5c:	f101 0e01 	add.w	lr, r1, #1
   81e60:	9b05      	ldr	r3, [sp, #20]
   81e62:	e7c8      	b.n	81df6 <_vfiprintf_r+0x892>
   81e64:	2a00      	cmp	r2, #0
   81e66:	f040 80c5 	bne.w	81ff4 <_vfiprintf_r+0xa90>
   81e6a:	9b05      	ldr	r3, [sp, #20]
   81e6c:	2b00      	cmp	r3, #0
   81e6e:	f000 8085 	beq.w	81f7c <_vfiprintf_r+0xa18>
   81e72:	aa0c      	add	r2, sp, #48	; 0x30
   81e74:	2302      	movs	r3, #2
   81e76:	921a      	str	r2, [sp, #104]	; 0x68
   81e78:	4608      	mov	r0, r1
   81e7a:	931b      	str	r3, [sp, #108]	; 0x6c
   81e7c:	461a      	mov	r2, r3
   81e7e:	4654      	mov	r4, sl
   81e80:	e6cb      	b.n	81c1a <_vfiprintf_r+0x6b6>
   81e82:	2a00      	cmp	r2, #0
   81e84:	f040 80a5 	bne.w	81fd2 <_vfiprintf_r+0xa6e>
   81e88:	2001      	movs	r0, #1
   81e8a:	4611      	mov	r1, r2
   81e8c:	4654      	mov	r4, sl
   81e8e:	e6c7      	b.n	81c20 <_vfiprintf_r+0x6bc>
   81e90:	bb03      	cbnz	r3, 81ed4 <_vfiprintf_r+0x970>
   81e92:	f018 0f01 	tst.w	r8, #1
   81e96:	d01d      	beq.n	81ed4 <_vfiprintf_r+0x970>
   81e98:	ab2a      	add	r3, sp, #168	; 0xa8
   81e9a:	2230      	movs	r2, #48	; 0x30
   81e9c:	f803 2d41 	strb.w	r2, [r3, #-65]!
   81ea0:	ebc3 090a 	rsb	r9, r3, sl
   81ea4:	9307      	str	r3, [sp, #28]
   81ea6:	e48f      	b.n	817c8 <_vfiprintf_r+0x264>
   81ea8:	46d1      	mov	r9, sl
   81eaa:	9809      	ldr	r0, [sp, #36]	; 0x24
   81eac:	0933      	lsrs	r3, r6, #4
   81eae:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
   81eb2:	0939      	lsrs	r1, r7, #4
   81eb4:	f006 020f 	and.w	r2, r6, #15
   81eb8:	460f      	mov	r7, r1
   81eba:	461e      	mov	r6, r3
   81ebc:	5c83      	ldrb	r3, [r0, r2]
   81ebe:	f809 3d01 	strb.w	r3, [r9, #-1]!
   81ec2:	ea56 0307 	orrs.w	r3, r6, r7
   81ec6:	d1f1      	bne.n	81eac <_vfiprintf_r+0x948>
   81ec8:	464b      	mov	r3, r9
   81eca:	f8cd 901c 	str.w	r9, [sp, #28]
   81ece:	ebc3 090a 	rsb	r9, r3, sl
   81ed2:	e479      	b.n	817c8 <_vfiprintf_r+0x264>
   81ed4:	f8cd a01c 	str.w	sl, [sp, #28]
   81ed8:	e476      	b.n	817c8 <_vfiprintf_r+0x264>
   81eda:	2302      	movs	r3, #2
   81edc:	e445      	b.n	8176a <_vfiprintf_r+0x206>
   81ede:	bf00      	nop
   81ee0:	0008412c 	.word	0x0008412c
   81ee4:	0008416c 	.word	0x0008416c
   81ee8:	2a00      	cmp	r2, #0
   81eea:	f040 80d5 	bne.w	82098 <_vfiprintf_r+0xb34>
   81eee:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   81ef2:	2b00      	cmp	r3, #0
   81ef4:	f000 80ac 	beq.w	82050 <_vfiprintf_r+0xaec>
   81ef8:	2301      	movs	r3, #1
   81efa:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
   81efe:	4618      	mov	r0, r3
   81f00:	931b      	str	r3, [sp, #108]	; 0x6c
   81f02:	461a      	mov	r2, r3
   81f04:	911a      	str	r1, [sp, #104]	; 0x68
   81f06:	4654      	mov	r4, sl
   81f08:	e678      	b.n	81bfc <_vfiprintf_r+0x698>
   81f0a:	9a03      	ldr	r2, [sp, #12]
   81f0c:	1b95      	subs	r5, r2, r6
   81f0e:	2d00      	cmp	r5, #0
   81f10:	4652      	mov	r2, sl
   81f12:	f73f af09 	bgt.w	81d28 <_vfiprintf_r+0x7c4>
   81f16:	e6c8      	b.n	81caa <_vfiprintf_r+0x746>
   81f18:	465d      	mov	r5, fp
   81f1a:	f7ff bb7c 	b.w	81616 <_vfiprintf_r+0xb2>
   81f1e:	9801      	ldr	r0, [sp, #4]
   81f20:	9900      	ldr	r1, [sp, #0]
   81f22:	aa0d      	add	r2, sp, #52	; 0x34
   81f24:	f7ff fae2 	bl	814ec <__sprint_r.part.0>
   81f28:	2800      	cmp	r0, #0
   81f2a:	f47f aede 	bne.w	81cea <_vfiprintf_r+0x786>
   81f2e:	4652      	mov	r2, sl
   81f30:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   81f32:	e6f2      	b.n	81d1a <_vfiprintf_r+0x7b6>
   81f34:	9904      	ldr	r1, [sp, #16]
   81f36:	2700      	movs	r7, #0
   81f38:	460a      	mov	r2, r1
   81f3a:	3204      	adds	r2, #4
   81f3c:	680e      	ldr	r6, [r1, #0]
   81f3e:	9204      	str	r2, [sp, #16]
   81f40:	e413      	b.n	8176a <_vfiprintf_r+0x206>
   81f42:	3204      	adds	r2, #4
   81f44:	681e      	ldr	r6, [r3, #0]
   81f46:	2700      	movs	r7, #0
   81f48:	2301      	movs	r3, #1
   81f4a:	9204      	str	r2, [sp, #16]
   81f4c:	e40d      	b.n	8176a <_vfiprintf_r+0x206>
   81f4e:	6816      	ldr	r6, [r2, #0]
   81f50:	3204      	adds	r2, #4
   81f52:	9204      	str	r2, [sp, #16]
   81f54:	2700      	movs	r7, #0
   81f56:	e52d      	b.n	819b4 <_vfiprintf_r+0x450>
   81f58:	681e      	ldr	r6, [r3, #0]
   81f5a:	3304      	adds	r3, #4
   81f5c:	17f7      	asrs	r7, r6, #31
   81f5e:	9304      	str	r3, [sp, #16]
   81f60:	4632      	mov	r2, r6
   81f62:	463b      	mov	r3, r7
   81f64:	e4c1      	b.n	818ea <_vfiprintf_r+0x386>
   81f66:	9801      	ldr	r0, [sp, #4]
   81f68:	9900      	ldr	r1, [sp, #0]
   81f6a:	aa0d      	add	r2, sp, #52	; 0x34
   81f6c:	f7ff fabe 	bl	814ec <__sprint_r.part.0>
   81f70:	2800      	cmp	r0, #0
   81f72:	f47f aeba 	bne.w	81cea <_vfiprintf_r+0x786>
   81f76:	4654      	mov	r4, sl
   81f78:	f7ff bbc0 	b.w	816fc <_vfiprintf_r+0x198>
   81f7c:	4608      	mov	r0, r1
   81f7e:	4654      	mov	r4, sl
   81f80:	4611      	mov	r1, r2
   81f82:	e64d      	b.n	81c20 <_vfiprintf_r+0x6bc>
   81f84:	46d1      	mov	r9, sl
   81f86:	f8cd c014 	str.w	ip, [sp, #20]
   81f8a:	4630      	mov	r0, r6
   81f8c:	4639      	mov	r1, r7
   81f8e:	220a      	movs	r2, #10
   81f90:	2300      	movs	r3, #0
   81f92:	f001 fdd1 	bl	83b38 <__aeabi_uldivmod>
   81f96:	3230      	adds	r2, #48	; 0x30
   81f98:	4630      	mov	r0, r6
   81f9a:	4639      	mov	r1, r7
   81f9c:	f809 2d01 	strb.w	r2, [r9, #-1]!
   81fa0:	2300      	movs	r3, #0
   81fa2:	220a      	movs	r2, #10
   81fa4:	f001 fdc8 	bl	83b38 <__aeabi_uldivmod>
   81fa8:	4606      	mov	r6, r0
   81faa:	460f      	mov	r7, r1
   81fac:	ea56 0307 	orrs.w	r3, r6, r7
   81fb0:	d1eb      	bne.n	81f8a <_vfiprintf_r+0xa26>
   81fb2:	f8dd c014 	ldr.w	ip, [sp, #20]
   81fb6:	e787      	b.n	81ec8 <_vfiprintf_r+0x964>
   81fb8:	2b30      	cmp	r3, #48	; 0x30
   81fba:	9b07      	ldr	r3, [sp, #28]
   81fbc:	d087      	beq.n	81ece <_vfiprintf_r+0x96a>
   81fbe:	3b01      	subs	r3, #1
   81fc0:	461a      	mov	r2, r3
   81fc2:	9307      	str	r3, [sp, #28]
   81fc4:	2330      	movs	r3, #48	; 0x30
   81fc6:	ebc2 090a 	rsb	r9, r2, sl
   81fca:	f801 3c01 	strb.w	r3, [r1, #-1]
   81fce:	f7ff bbfb 	b.w	817c8 <_vfiprintf_r+0x264>
   81fd2:	9801      	ldr	r0, [sp, #4]
   81fd4:	9900      	ldr	r1, [sp, #0]
   81fd6:	aa0d      	add	r2, sp, #52	; 0x34
   81fd8:	f8cd c014 	str.w	ip, [sp, #20]
   81fdc:	f7ff fa86 	bl	814ec <__sprint_r.part.0>
   81fe0:	2800      	cmp	r0, #0
   81fe2:	f47f ae82 	bne.w	81cea <_vfiprintf_r+0x786>
   81fe6:	990e      	ldr	r1, [sp, #56]	; 0x38
   81fe8:	4654      	mov	r4, sl
   81fea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   81fec:	1c48      	adds	r0, r1, #1
   81fee:	f8dd c014 	ldr.w	ip, [sp, #20]
   81ff2:	e615      	b.n	81c20 <_vfiprintf_r+0x6bc>
   81ff4:	9801      	ldr	r0, [sp, #4]
   81ff6:	9900      	ldr	r1, [sp, #0]
   81ff8:	aa0d      	add	r2, sp, #52	; 0x34
   81ffa:	f8cd c020 	str.w	ip, [sp, #32]
   81ffe:	f7ff fa75 	bl	814ec <__sprint_r.part.0>
   82002:	2800      	cmp	r0, #0
   82004:	f47f ae71 	bne.w	81cea <_vfiprintf_r+0x786>
   82008:	990e      	ldr	r1, [sp, #56]	; 0x38
   8200a:	4654      	mov	r4, sl
   8200c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8200e:	1c48      	adds	r0, r1, #1
   82010:	f8dd c020 	ldr.w	ip, [sp, #32]
   82014:	e5f5      	b.n	81c02 <_vfiprintf_r+0x69e>
   82016:	2a00      	cmp	r2, #0
   82018:	d167      	bne.n	820ea <_vfiprintf_r+0xb86>
   8201a:	2001      	movs	r0, #1
   8201c:	4611      	mov	r1, r2
   8201e:	4654      	mov	r4, sl
   82020:	e602      	b.n	81c28 <_vfiprintf_r+0x6c4>
   82022:	9801      	ldr	r0, [sp, #4]
   82024:	9900      	ldr	r1, [sp, #0]
   82026:	aa0d      	add	r2, sp, #52	; 0x34
   82028:	f7ff fa60 	bl	814ec <__sprint_r.part.0>
   8202c:	2800      	cmp	r0, #0
   8202e:	f47f ae5c 	bne.w	81cea <_vfiprintf_r+0x786>
   82032:	980e      	ldr	r0, [sp, #56]	; 0x38
   82034:	4654      	mov	r4, sl
   82036:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   82038:	3001      	adds	r0, #1
   8203a:	e625      	b.n	81c88 <_vfiprintf_r+0x724>
   8203c:	252d      	movs	r5, #45	; 0x2d
   8203e:	4276      	negs	r6, r6
   82040:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   82044:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
   82048:	46e1      	mov	r9, ip
   8204a:	2301      	movs	r3, #1
   8204c:	f7ff bb93 	b.w	81776 <_vfiprintf_r+0x212>
   82050:	9b05      	ldr	r3, [sp, #20]
   82052:	4611      	mov	r1, r2
   82054:	2001      	movs	r0, #1
   82056:	4654      	mov	r4, sl
   82058:	2b00      	cmp	r3, #0
   8205a:	f43f ade5 	beq.w	81c28 <_vfiprintf_r+0x6c4>
   8205e:	aa0c      	add	r2, sp, #48	; 0x30
   82060:	2302      	movs	r3, #2
   82062:	e88a 000c 	stmia.w	sl, {r2, r3}
   82066:	461a      	mov	r2, r3
   82068:	e5d7      	b.n	81c1a <_vfiprintf_r+0x6b6>
   8206a:	f018 0f10 	tst.w	r8, #16
   8206e:	d10b      	bne.n	82088 <_vfiprintf_r+0xb24>
   82070:	f018 0f40 	tst.w	r8, #64	; 0x40
   82074:	d008      	beq.n	82088 <_vfiprintf_r+0xb24>
   82076:	9a04      	ldr	r2, [sp, #16]
   82078:	6813      	ldr	r3, [r2, #0]
   8207a:	3204      	adds	r2, #4
   8207c:	9204      	str	r2, [sp, #16]
   8207e:	f8bd 2008 	ldrh.w	r2, [sp, #8]
   82082:	801a      	strh	r2, [r3, #0]
   82084:	f7ff baa0 	b.w	815c8 <_vfiprintf_r+0x64>
   82088:	9a04      	ldr	r2, [sp, #16]
   8208a:	6813      	ldr	r3, [r2, #0]
   8208c:	3204      	adds	r2, #4
   8208e:	9204      	str	r2, [sp, #16]
   82090:	9a02      	ldr	r2, [sp, #8]
   82092:	601a      	str	r2, [r3, #0]
   82094:	f7ff ba98 	b.w	815c8 <_vfiprintf_r+0x64>
   82098:	9801      	ldr	r0, [sp, #4]
   8209a:	9900      	ldr	r1, [sp, #0]
   8209c:	aa0d      	add	r2, sp, #52	; 0x34
   8209e:	f8cd c020 	str.w	ip, [sp, #32]
   820a2:	f7ff fa23 	bl	814ec <__sprint_r.part.0>
   820a6:	2800      	cmp	r0, #0
   820a8:	f47f ae1f 	bne.w	81cea <_vfiprintf_r+0x786>
   820ac:	990e      	ldr	r1, [sp, #56]	; 0x38
   820ae:	4654      	mov	r4, sl
   820b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   820b2:	1c48      	adds	r0, r1, #1
   820b4:	f8dd c020 	ldr.w	ip, [sp, #32]
   820b8:	e592      	b.n	81be0 <_vfiprintf_r+0x67c>
   820ba:	f048 0820 	orr.w	r8, r8, #32
   820be:	f10b 0001 	add.w	r0, fp, #1
   820c2:	f89b 3001 	ldrb.w	r3, [fp, #1]
   820c6:	f7ff bab6 	b.w	81636 <_vfiprintf_r+0xd2>
   820ca:	426d      	negs	r5, r5
   820cc:	9304      	str	r3, [sp, #16]
   820ce:	4658      	mov	r0, fp
   820d0:	f7ff bbc8 	b.w	81864 <_vfiprintf_r+0x300>
   820d4:	9807      	ldr	r0, [sp, #28]
   820d6:	9504      	str	r5, [sp, #16]
   820d8:	f7ff f9da 	bl	81490 <strlen>
   820dc:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
   820e0:	4681      	mov	r9, r0
   820e2:	f04f 0c00 	mov.w	ip, #0
   820e6:	f7ff bb6f 	b.w	817c8 <_vfiprintf_r+0x264>
   820ea:	9801      	ldr	r0, [sp, #4]
   820ec:	9900      	ldr	r1, [sp, #0]
   820ee:	aa0d      	add	r2, sp, #52	; 0x34
   820f0:	f8cd c014 	str.w	ip, [sp, #20]
   820f4:	f7ff f9fa 	bl	814ec <__sprint_r.part.0>
   820f8:	2800      	cmp	r0, #0
   820fa:	f47f adf6 	bne.w	81cea <_vfiprintf_r+0x786>
   820fe:	990e      	ldr	r1, [sp, #56]	; 0x38
   82100:	4654      	mov	r4, sl
   82102:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   82104:	1c48      	adds	r0, r1, #1
   82106:	f8dd c014 	ldr.w	ip, [sp, #20]
   8210a:	e58d      	b.n	81c28 <_vfiprintf_r+0x6c4>
   8210c:	990e      	ldr	r1, [sp, #56]	; 0x38
   8210e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   82110:	3101      	adds	r1, #1
   82112:	4f15      	ldr	r7, [pc, #84]	; (82168 <_vfiprintf_r+0xc04>)
   82114:	f7ff bb9a 	b.w	8184c <_vfiprintf_r+0x2e8>
   82118:	2e06      	cmp	r6, #6
   8211a:	4b14      	ldr	r3, [pc, #80]	; (8216c <_vfiprintf_r+0xc08>)
   8211c:	bf28      	it	cs
   8211e:	f04f 0c06 	movcs.w	ip, #6
   82122:	46e1      	mov	r9, ip
   82124:	9504      	str	r5, [sp, #16]
   82126:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
   8212a:	9307      	str	r3, [sp, #28]
   8212c:	e463      	b.n	819f6 <_vfiprintf_r+0x492>
   8212e:	990e      	ldr	r1, [sp, #56]	; 0x38
   82130:	4f0d      	ldr	r7, [pc, #52]	; (82168 <_vfiprintf_r+0xc04>)
   82132:	f101 0e01 	add.w	lr, r1, #1
   82136:	e61a      	b.n	81d6e <_vfiprintf_r+0x80a>
   82138:	46e1      	mov	r9, ip
   8213a:	9504      	str	r5, [sp, #16]
   8213c:	4684      	mov	ip, r0
   8213e:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
   82142:	f7ff bb41 	b.w	817c8 <_vfiprintf_r+0x264>
   82146:	4686      	mov	lr, r0
   82148:	4d09      	ldr	r5, [pc, #36]	; (82170 <_vfiprintf_r+0xc0c>)
   8214a:	e66c      	b.n	81e26 <_vfiprintf_r+0x8c2>
   8214c:	9a04      	ldr	r2, [sp, #16]
   8214e:	f89b 3001 	ldrb.w	r3, [fp, #1]
   82152:	6816      	ldr	r6, [r2, #0]
   82154:	3204      	adds	r2, #4
   82156:	2e00      	cmp	r6, #0
   82158:	9204      	str	r2, [sp, #16]
   8215a:	f6bf aa6c 	bge.w	81636 <_vfiprintf_r+0xd2>
   8215e:	f04f 36ff 	mov.w	r6, #4294967295
   82162:	f7ff ba68 	b.w	81636 <_vfiprintf_r+0xd2>
   82166:	bf00      	nop
   82168:	0008416c 	.word	0x0008416c
   8216c:	00084164 	.word	0x00084164
   82170:	0008412c 	.word	0x0008412c

00082174 <__sbprintf>:
   82174:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   82178:	4688      	mov	r8, r1
   8217a:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   8217c:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
   82180:	9719      	str	r7, [sp, #100]	; 0x64
   82182:	f8d8 701c 	ldr.w	r7, [r8, #28]
   82186:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
   8218a:	f8b1 a00e 	ldrh.w	sl, [r1, #14]
   8218e:	9707      	str	r7, [sp, #28]
   82190:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   82194:	ac1a      	add	r4, sp, #104	; 0x68
   82196:	f44f 6580 	mov.w	r5, #1024	; 0x400
   8219a:	f02e 0e02 	bic.w	lr, lr, #2
   8219e:	2600      	movs	r6, #0
   821a0:	4669      	mov	r1, sp
   821a2:	9400      	str	r4, [sp, #0]
   821a4:	9404      	str	r4, [sp, #16]
   821a6:	9502      	str	r5, [sp, #8]
   821a8:	9505      	str	r5, [sp, #20]
   821aa:	f8ad e00c 	strh.w	lr, [sp, #12]
   821ae:	f8ad a00e 	strh.w	sl, [sp, #14]
   821b2:	9709      	str	r7, [sp, #36]	; 0x24
   821b4:	9606      	str	r6, [sp, #24]
   821b6:	4605      	mov	r5, r0
   821b8:	f7ff f9d4 	bl	81564 <_vfiprintf_r>
   821bc:	1e04      	subs	r4, r0, #0
   821be:	db07      	blt.n	821d0 <__sbprintf+0x5c>
   821c0:	4628      	mov	r0, r5
   821c2:	4669      	mov	r1, sp
   821c4:	f000 f92a 	bl	8241c <_fflush_r>
   821c8:	42b0      	cmp	r0, r6
   821ca:	bf18      	it	ne
   821cc:	f04f 34ff 	movne.w	r4, #4294967295
   821d0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   821d4:	065b      	lsls	r3, r3, #25
   821d6:	d505      	bpl.n	821e4 <__sbprintf+0x70>
   821d8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   821dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   821e0:	f8a8 300c 	strh.w	r3, [r8, #12]
   821e4:	4620      	mov	r0, r4
   821e6:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
   821ea:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   821ee:	bf00      	nop

000821f0 <__swsetup_r>:
   821f0:	b538      	push	{r3, r4, r5, lr}
   821f2:	4b2f      	ldr	r3, [pc, #188]	; (822b0 <__swsetup_r+0xc0>)
   821f4:	4605      	mov	r5, r0
   821f6:	6818      	ldr	r0, [r3, #0]
   821f8:	460c      	mov	r4, r1
   821fa:	b110      	cbz	r0, 82202 <__swsetup_r+0x12>
   821fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
   821fe:	2b00      	cmp	r3, #0
   82200:	d036      	beq.n	82270 <__swsetup_r+0x80>
   82202:	89a2      	ldrh	r2, [r4, #12]
   82204:	b293      	uxth	r3, r2
   82206:	0718      	lsls	r0, r3, #28
   82208:	d50c      	bpl.n	82224 <__swsetup_r+0x34>
   8220a:	6920      	ldr	r0, [r4, #16]
   8220c:	b1a8      	cbz	r0, 8223a <__swsetup_r+0x4a>
   8220e:	f013 0201 	ands.w	r2, r3, #1
   82212:	d01e      	beq.n	82252 <__swsetup_r+0x62>
   82214:	6963      	ldr	r3, [r4, #20]
   82216:	2200      	movs	r2, #0
   82218:	425b      	negs	r3, r3
   8221a:	61a3      	str	r3, [r4, #24]
   8221c:	60a2      	str	r2, [r4, #8]
   8221e:	b1f0      	cbz	r0, 8225e <__swsetup_r+0x6e>
   82220:	2000      	movs	r0, #0
   82222:	bd38      	pop	{r3, r4, r5, pc}
   82224:	06d9      	lsls	r1, r3, #27
   82226:	d53a      	bpl.n	8229e <__swsetup_r+0xae>
   82228:	0758      	lsls	r0, r3, #29
   8222a:	d424      	bmi.n	82276 <__swsetup_r+0x86>
   8222c:	6920      	ldr	r0, [r4, #16]
   8222e:	f042 0308 	orr.w	r3, r2, #8
   82232:	81a3      	strh	r3, [r4, #12]
   82234:	b29b      	uxth	r3, r3
   82236:	2800      	cmp	r0, #0
   82238:	d1e9      	bne.n	8220e <__swsetup_r+0x1e>
   8223a:	f403 7220 	and.w	r2, r3, #640	; 0x280
   8223e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   82242:	d0e4      	beq.n	8220e <__swsetup_r+0x1e>
   82244:	4628      	mov	r0, r5
   82246:	4621      	mov	r1, r4
   82248:	f000 fcee 	bl	82c28 <__smakebuf_r>
   8224c:	89a3      	ldrh	r3, [r4, #12]
   8224e:	6920      	ldr	r0, [r4, #16]
   82250:	e7dd      	b.n	8220e <__swsetup_r+0x1e>
   82252:	0799      	lsls	r1, r3, #30
   82254:	bf58      	it	pl
   82256:	6962      	ldrpl	r2, [r4, #20]
   82258:	60a2      	str	r2, [r4, #8]
   8225a:	2800      	cmp	r0, #0
   8225c:	d1e0      	bne.n	82220 <__swsetup_r+0x30>
   8225e:	89a3      	ldrh	r3, [r4, #12]
   82260:	061a      	lsls	r2, r3, #24
   82262:	d5de      	bpl.n	82222 <__swsetup_r+0x32>
   82264:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82268:	81a3      	strh	r3, [r4, #12]
   8226a:	f04f 30ff 	mov.w	r0, #4294967295
   8226e:	bd38      	pop	{r3, r4, r5, pc}
   82270:	f000 f968 	bl	82544 <__sinit>
   82274:	e7c5      	b.n	82202 <__swsetup_r+0x12>
   82276:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82278:	b149      	cbz	r1, 8228e <__swsetup_r+0x9e>
   8227a:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8227e:	4299      	cmp	r1, r3
   82280:	d003      	beq.n	8228a <__swsetup_r+0x9a>
   82282:	4628      	mov	r0, r5
   82284:	f000 fa36 	bl	826f4 <_free_r>
   82288:	89a2      	ldrh	r2, [r4, #12]
   8228a:	2300      	movs	r3, #0
   8228c:	6323      	str	r3, [r4, #48]	; 0x30
   8228e:	6920      	ldr	r0, [r4, #16]
   82290:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   82294:	2300      	movs	r3, #0
   82296:	b292      	uxth	r2, r2
   82298:	e884 0009 	stmia.w	r4, {r0, r3}
   8229c:	e7c7      	b.n	8222e <__swsetup_r+0x3e>
   8229e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   822a2:	2309      	movs	r3, #9
   822a4:	602b      	str	r3, [r5, #0]
   822a6:	f04f 30ff 	mov.w	r0, #4294967295
   822aa:	81a2      	strh	r2, [r4, #12]
   822ac:	bd38      	pop	{r3, r4, r5, pc}
   822ae:	bf00      	nop
   822b0:	20070560 	.word	0x20070560

000822b4 <register_fini>:
   822b4:	4b02      	ldr	r3, [pc, #8]	; (822c0 <register_fini+0xc>)
   822b6:	b113      	cbz	r3, 822be <register_fini+0xa>
   822b8:	4802      	ldr	r0, [pc, #8]	; (822c4 <register_fini+0x10>)
   822ba:	f000 b805 	b.w	822c8 <atexit>
   822be:	4770      	bx	lr
   822c0:	00000000 	.word	0x00000000
   822c4:	00082559 	.word	0x00082559

000822c8 <atexit>:
   822c8:	4601      	mov	r1, r0
   822ca:	2000      	movs	r0, #0
   822cc:	4602      	mov	r2, r0
   822ce:	4603      	mov	r3, r0
   822d0:	f001 bb3e 	b.w	83950 <__register_exitproc>

000822d4 <__sflush_r>:
   822d4:	898b      	ldrh	r3, [r1, #12]
   822d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   822da:	b29a      	uxth	r2, r3
   822dc:	460d      	mov	r5, r1
   822de:	0711      	lsls	r1, r2, #28
   822e0:	4680      	mov	r8, r0
   822e2:	d43c      	bmi.n	8235e <__sflush_r+0x8a>
   822e4:	686a      	ldr	r2, [r5, #4]
   822e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   822ea:	2a00      	cmp	r2, #0
   822ec:	81ab      	strh	r3, [r5, #12]
   822ee:	dd65      	ble.n	823bc <__sflush_r+0xe8>
   822f0:	6aae      	ldr	r6, [r5, #40]	; 0x28
   822f2:	2e00      	cmp	r6, #0
   822f4:	d04b      	beq.n	8238e <__sflush_r+0xba>
   822f6:	b29b      	uxth	r3, r3
   822f8:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   822fc:	2100      	movs	r1, #0
   822fe:	b292      	uxth	r2, r2
   82300:	f8d8 4000 	ldr.w	r4, [r8]
   82304:	f8c8 1000 	str.w	r1, [r8]
   82308:	2a00      	cmp	r2, #0
   8230a:	d05b      	beq.n	823c4 <__sflush_r+0xf0>
   8230c:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   8230e:	075f      	lsls	r7, r3, #29
   82310:	d505      	bpl.n	8231e <__sflush_r+0x4a>
   82312:	6869      	ldr	r1, [r5, #4]
   82314:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82316:	1a52      	subs	r2, r2, r1
   82318:	b10b      	cbz	r3, 8231e <__sflush_r+0x4a>
   8231a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   8231c:	1ad2      	subs	r2, r2, r3
   8231e:	4640      	mov	r0, r8
   82320:	69e9      	ldr	r1, [r5, #28]
   82322:	2300      	movs	r3, #0
   82324:	47b0      	blx	r6
   82326:	1c46      	adds	r6, r0, #1
   82328:	d056      	beq.n	823d8 <__sflush_r+0x104>
   8232a:	89ab      	ldrh	r3, [r5, #12]
   8232c:	692a      	ldr	r2, [r5, #16]
   8232e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82332:	b29b      	uxth	r3, r3
   82334:	2100      	movs	r1, #0
   82336:	602a      	str	r2, [r5, #0]
   82338:	04da      	lsls	r2, r3, #19
   8233a:	81ab      	strh	r3, [r5, #12]
   8233c:	6069      	str	r1, [r5, #4]
   8233e:	d43b      	bmi.n	823b8 <__sflush_r+0xe4>
   82340:	6b29      	ldr	r1, [r5, #48]	; 0x30
   82342:	f8c8 4000 	str.w	r4, [r8]
   82346:	b311      	cbz	r1, 8238e <__sflush_r+0xba>
   82348:	f105 0340 	add.w	r3, r5, #64	; 0x40
   8234c:	4299      	cmp	r1, r3
   8234e:	d002      	beq.n	82356 <__sflush_r+0x82>
   82350:	4640      	mov	r0, r8
   82352:	f000 f9cf 	bl	826f4 <_free_r>
   82356:	2000      	movs	r0, #0
   82358:	6328      	str	r0, [r5, #48]	; 0x30
   8235a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8235e:	692e      	ldr	r6, [r5, #16]
   82360:	b1ae      	cbz	r6, 8238e <__sflush_r+0xba>
   82362:	0791      	lsls	r1, r2, #30
   82364:	682c      	ldr	r4, [r5, #0]
   82366:	bf0c      	ite	eq
   82368:	696b      	ldreq	r3, [r5, #20]
   8236a:	2300      	movne	r3, #0
   8236c:	602e      	str	r6, [r5, #0]
   8236e:	1ba4      	subs	r4, r4, r6
   82370:	60ab      	str	r3, [r5, #8]
   82372:	e00a      	b.n	8238a <__sflush_r+0xb6>
   82374:	4632      	mov	r2, r6
   82376:	4623      	mov	r3, r4
   82378:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   8237a:	4640      	mov	r0, r8
   8237c:	69e9      	ldr	r1, [r5, #28]
   8237e:	47b8      	blx	r7
   82380:	2800      	cmp	r0, #0
   82382:	eba4 0400 	sub.w	r4, r4, r0
   82386:	4406      	add	r6, r0
   82388:	dd04      	ble.n	82394 <__sflush_r+0xc0>
   8238a:	2c00      	cmp	r4, #0
   8238c:	dcf2      	bgt.n	82374 <__sflush_r+0xa0>
   8238e:	2000      	movs	r0, #0
   82390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82394:	89ab      	ldrh	r3, [r5, #12]
   82396:	f04f 30ff 	mov.w	r0, #4294967295
   8239a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8239e:	81ab      	strh	r3, [r5, #12]
   823a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   823a4:	89ab      	ldrh	r3, [r5, #12]
   823a6:	692a      	ldr	r2, [r5, #16]
   823a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   823ac:	b29b      	uxth	r3, r3
   823ae:	81ab      	strh	r3, [r5, #12]
   823b0:	04db      	lsls	r3, r3, #19
   823b2:	6069      	str	r1, [r5, #4]
   823b4:	602a      	str	r2, [r5, #0]
   823b6:	d5c3      	bpl.n	82340 <__sflush_r+0x6c>
   823b8:	6528      	str	r0, [r5, #80]	; 0x50
   823ba:	e7c1      	b.n	82340 <__sflush_r+0x6c>
   823bc:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   823be:	2a00      	cmp	r2, #0
   823c0:	dc96      	bgt.n	822f0 <__sflush_r+0x1c>
   823c2:	e7e4      	b.n	8238e <__sflush_r+0xba>
   823c4:	2301      	movs	r3, #1
   823c6:	4640      	mov	r0, r8
   823c8:	69e9      	ldr	r1, [r5, #28]
   823ca:	47b0      	blx	r6
   823cc:	1c43      	adds	r3, r0, #1
   823ce:	4602      	mov	r2, r0
   823d0:	d019      	beq.n	82406 <__sflush_r+0x132>
   823d2:	89ab      	ldrh	r3, [r5, #12]
   823d4:	6aae      	ldr	r6, [r5, #40]	; 0x28
   823d6:	e79a      	b.n	8230e <__sflush_r+0x3a>
   823d8:	f8d8 1000 	ldr.w	r1, [r8]
   823dc:	2900      	cmp	r1, #0
   823de:	d0e1      	beq.n	823a4 <__sflush_r+0xd0>
   823e0:	291d      	cmp	r1, #29
   823e2:	d007      	beq.n	823f4 <__sflush_r+0x120>
   823e4:	2916      	cmp	r1, #22
   823e6:	d005      	beq.n	823f4 <__sflush_r+0x120>
   823e8:	89ab      	ldrh	r3, [r5, #12]
   823ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   823ee:	81ab      	strh	r3, [r5, #12]
   823f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   823f4:	89ab      	ldrh	r3, [r5, #12]
   823f6:	6929      	ldr	r1, [r5, #16]
   823f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   823fc:	2200      	movs	r2, #0
   823fe:	81ab      	strh	r3, [r5, #12]
   82400:	e885 0006 	stmia.w	r5, {r1, r2}
   82404:	e79c      	b.n	82340 <__sflush_r+0x6c>
   82406:	f8d8 3000 	ldr.w	r3, [r8]
   8240a:	2b00      	cmp	r3, #0
   8240c:	d0e1      	beq.n	823d2 <__sflush_r+0xfe>
   8240e:	2b1d      	cmp	r3, #29
   82410:	d001      	beq.n	82416 <__sflush_r+0x142>
   82412:	2b16      	cmp	r3, #22
   82414:	d1be      	bne.n	82394 <__sflush_r+0xc0>
   82416:	f8c8 4000 	str.w	r4, [r8]
   8241a:	e7b8      	b.n	8238e <__sflush_r+0xba>

0008241c <_fflush_r>:
   8241c:	b510      	push	{r4, lr}
   8241e:	4604      	mov	r4, r0
   82420:	b082      	sub	sp, #8
   82422:	b108      	cbz	r0, 82428 <_fflush_r+0xc>
   82424:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82426:	b153      	cbz	r3, 8243e <_fflush_r+0x22>
   82428:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   8242c:	b908      	cbnz	r0, 82432 <_fflush_r+0x16>
   8242e:	b002      	add	sp, #8
   82430:	bd10      	pop	{r4, pc}
   82432:	4620      	mov	r0, r4
   82434:	b002      	add	sp, #8
   82436:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8243a:	f7ff bf4b 	b.w	822d4 <__sflush_r>
   8243e:	9101      	str	r1, [sp, #4]
   82440:	f000 f880 	bl	82544 <__sinit>
   82444:	9901      	ldr	r1, [sp, #4]
   82446:	e7ef      	b.n	82428 <_fflush_r+0xc>

00082448 <_cleanup_r>:
   82448:	4901      	ldr	r1, [pc, #4]	; (82450 <_cleanup_r+0x8>)
   8244a:	f000 bbbb 	b.w	82bc4 <_fwalk_reent>
   8244e:	bf00      	nop
   82450:	00083a19 	.word	0x00083a19

00082454 <__sinit.part.1>:
   82454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82458:	4607      	mov	r7, r0
   8245a:	4835      	ldr	r0, [pc, #212]	; (82530 <__sinit.part.1+0xdc>)
   8245c:	687d      	ldr	r5, [r7, #4]
   8245e:	2400      	movs	r4, #0
   82460:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   82464:	2304      	movs	r3, #4
   82466:	2103      	movs	r1, #3
   82468:	63f8      	str	r0, [r7, #60]	; 0x3c
   8246a:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   8246e:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   82472:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   82476:	b083      	sub	sp, #12
   82478:	602c      	str	r4, [r5, #0]
   8247a:	606c      	str	r4, [r5, #4]
   8247c:	60ac      	str	r4, [r5, #8]
   8247e:	666c      	str	r4, [r5, #100]	; 0x64
   82480:	81ec      	strh	r4, [r5, #14]
   82482:	612c      	str	r4, [r5, #16]
   82484:	616c      	str	r4, [r5, #20]
   82486:	61ac      	str	r4, [r5, #24]
   82488:	81ab      	strh	r3, [r5, #12]
   8248a:	4621      	mov	r1, r4
   8248c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   82490:	2208      	movs	r2, #8
   82492:	f7fe ff2b 	bl	812ec <memset>
   82496:	f8df b09c 	ldr.w	fp, [pc, #156]	; 82534 <__sinit.part.1+0xe0>
   8249a:	68be      	ldr	r6, [r7, #8]
   8249c:	f8df a098 	ldr.w	sl, [pc, #152]	; 82538 <__sinit.part.1+0xe4>
   824a0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8253c <__sinit.part.1+0xe8>
   824a4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 82540 <__sinit.part.1+0xec>
   824a8:	2301      	movs	r3, #1
   824aa:	2209      	movs	r2, #9
   824ac:	f8c5 b020 	str.w	fp, [r5, #32]
   824b0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   824b4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   824b8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   824bc:	61ed      	str	r5, [r5, #28]
   824be:	4621      	mov	r1, r4
   824c0:	81f3      	strh	r3, [r6, #14]
   824c2:	81b2      	strh	r2, [r6, #12]
   824c4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   824c8:	6034      	str	r4, [r6, #0]
   824ca:	6074      	str	r4, [r6, #4]
   824cc:	60b4      	str	r4, [r6, #8]
   824ce:	6674      	str	r4, [r6, #100]	; 0x64
   824d0:	6134      	str	r4, [r6, #16]
   824d2:	6174      	str	r4, [r6, #20]
   824d4:	61b4      	str	r4, [r6, #24]
   824d6:	2208      	movs	r2, #8
   824d8:	9301      	str	r3, [sp, #4]
   824da:	f7fe ff07 	bl	812ec <memset>
   824de:	68fd      	ldr	r5, [r7, #12]
   824e0:	2012      	movs	r0, #18
   824e2:	2202      	movs	r2, #2
   824e4:	61f6      	str	r6, [r6, #28]
   824e6:	f8c6 b020 	str.w	fp, [r6, #32]
   824ea:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   824ee:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   824f2:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   824f6:	4621      	mov	r1, r4
   824f8:	81a8      	strh	r0, [r5, #12]
   824fa:	81ea      	strh	r2, [r5, #14]
   824fc:	602c      	str	r4, [r5, #0]
   824fe:	606c      	str	r4, [r5, #4]
   82500:	60ac      	str	r4, [r5, #8]
   82502:	666c      	str	r4, [r5, #100]	; 0x64
   82504:	612c      	str	r4, [r5, #16]
   82506:	616c      	str	r4, [r5, #20]
   82508:	61ac      	str	r4, [r5, #24]
   8250a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   8250e:	2208      	movs	r2, #8
   82510:	f7fe feec 	bl	812ec <memset>
   82514:	9b01      	ldr	r3, [sp, #4]
   82516:	61ed      	str	r5, [r5, #28]
   82518:	f8c5 b020 	str.w	fp, [r5, #32]
   8251c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82520:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82524:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   82528:	63bb      	str	r3, [r7, #56]	; 0x38
   8252a:	b003      	add	sp, #12
   8252c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82530:	00082449 	.word	0x00082449
   82534:	0008378d 	.word	0x0008378d
   82538:	000837b1 	.word	0x000837b1
   8253c:	000837e9 	.word	0x000837e9
   82540:	00083809 	.word	0x00083809

00082544 <__sinit>:
   82544:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82546:	b103      	cbz	r3, 8254a <__sinit+0x6>
   82548:	4770      	bx	lr
   8254a:	f7ff bf83 	b.w	82454 <__sinit.part.1>
   8254e:	bf00      	nop

00082550 <__sfp_lock_acquire>:
   82550:	4770      	bx	lr
   82552:	bf00      	nop

00082554 <__sfp_lock_release>:
   82554:	4770      	bx	lr
   82556:	bf00      	nop

00082558 <__libc_fini_array>:
   82558:	b538      	push	{r3, r4, r5, lr}
   8255a:	4b08      	ldr	r3, [pc, #32]	; (8257c <__libc_fini_array+0x24>)
   8255c:	4d08      	ldr	r5, [pc, #32]	; (82580 <__libc_fini_array+0x28>)
   8255e:	1aed      	subs	r5, r5, r3
   82560:	10ac      	asrs	r4, r5, #2
   82562:	bf18      	it	ne
   82564:	18ed      	addne	r5, r5, r3
   82566:	d005      	beq.n	82574 <__libc_fini_array+0x1c>
   82568:	3c01      	subs	r4, #1
   8256a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   8256e:	4798      	blx	r3
   82570:	2c00      	cmp	r4, #0
   82572:	d1f9      	bne.n	82568 <__libc_fini_array+0x10>
   82574:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   82578:	f001 be0a 	b.w	84190 <_fini>
   8257c:	0008419c 	.word	0x0008419c
   82580:	000841a0 	.word	0x000841a0

00082584 <__fputwc>:
   82584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82588:	b082      	sub	sp, #8
   8258a:	4607      	mov	r7, r0
   8258c:	460e      	mov	r6, r1
   8258e:	4614      	mov	r4, r2
   82590:	f000 fb44 	bl	82c1c <__locale_mb_cur_max>
   82594:	2801      	cmp	r0, #1
   82596:	d040      	beq.n	8261a <__fputwc+0x96>
   82598:	4638      	mov	r0, r7
   8259a:	a901      	add	r1, sp, #4
   8259c:	4632      	mov	r2, r6
   8259e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   825a2:	f001 f989 	bl	838b8 <_wcrtomb_r>
   825a6:	f1b0 3fff 	cmp.w	r0, #4294967295
   825aa:	4680      	mov	r8, r0
   825ac:	d02e      	beq.n	8260c <__fputwc+0x88>
   825ae:	2800      	cmp	r0, #0
   825b0:	d03b      	beq.n	8262a <__fputwc+0xa6>
   825b2:	f89d 1004 	ldrb.w	r1, [sp, #4]
   825b6:	2500      	movs	r5, #0
   825b8:	e009      	b.n	825ce <__fputwc+0x4a>
   825ba:	6823      	ldr	r3, [r4, #0]
   825bc:	7019      	strb	r1, [r3, #0]
   825be:	6823      	ldr	r3, [r4, #0]
   825c0:	3301      	adds	r3, #1
   825c2:	6023      	str	r3, [r4, #0]
   825c4:	3501      	adds	r5, #1
   825c6:	45a8      	cmp	r8, r5
   825c8:	d92f      	bls.n	8262a <__fputwc+0xa6>
   825ca:	ab01      	add	r3, sp, #4
   825cc:	5d59      	ldrb	r1, [r3, r5]
   825ce:	68a3      	ldr	r3, [r4, #8]
   825d0:	3b01      	subs	r3, #1
   825d2:	2b00      	cmp	r3, #0
   825d4:	60a3      	str	r3, [r4, #8]
   825d6:	daf0      	bge.n	825ba <__fputwc+0x36>
   825d8:	69a2      	ldr	r2, [r4, #24]
   825da:	4293      	cmp	r3, r2
   825dc:	db06      	blt.n	825ec <__fputwc+0x68>
   825de:	6823      	ldr	r3, [r4, #0]
   825e0:	7019      	strb	r1, [r3, #0]
   825e2:	6823      	ldr	r3, [r4, #0]
   825e4:	7819      	ldrb	r1, [r3, #0]
   825e6:	3301      	adds	r3, #1
   825e8:	290a      	cmp	r1, #10
   825ea:	d1ea      	bne.n	825c2 <__fputwc+0x3e>
   825ec:	4638      	mov	r0, r7
   825ee:	4622      	mov	r2, r4
   825f0:	f001 f90e 	bl	83810 <__swbuf_r>
   825f4:	f1a0 30ff 	sub.w	r0, r0, #4294967295
   825f8:	fab0 f080 	clz	r0, r0
   825fc:	0940      	lsrs	r0, r0, #5
   825fe:	2800      	cmp	r0, #0
   82600:	d0e0      	beq.n	825c4 <__fputwc+0x40>
   82602:	f04f 30ff 	mov.w	r0, #4294967295
   82606:	b002      	add	sp, #8
   82608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8260c:	89a3      	ldrh	r3, [r4, #12]
   8260e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82612:	81a3      	strh	r3, [r4, #12]
   82614:	b002      	add	sp, #8
   82616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8261a:	1e73      	subs	r3, r6, #1
   8261c:	2bfe      	cmp	r3, #254	; 0xfe
   8261e:	d8bb      	bhi.n	82598 <__fputwc+0x14>
   82620:	b2f1      	uxtb	r1, r6
   82622:	4680      	mov	r8, r0
   82624:	f88d 1004 	strb.w	r1, [sp, #4]
   82628:	e7c5      	b.n	825b6 <__fputwc+0x32>
   8262a:	4630      	mov	r0, r6
   8262c:	b002      	add	sp, #8
   8262e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82632:	bf00      	nop

00082634 <_fputwc_r>:
   82634:	8993      	ldrh	r3, [r2, #12]
   82636:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   8263a:	d10b      	bne.n	82654 <_fputwc_r+0x20>
   8263c:	b410      	push	{r4}
   8263e:	6e54      	ldr	r4, [r2, #100]	; 0x64
   82640:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82644:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
   82648:	6654      	str	r4, [r2, #100]	; 0x64
   8264a:	8193      	strh	r3, [r2, #12]
   8264c:	f85d 4b04 	ldr.w	r4, [sp], #4
   82650:	f7ff bf98 	b.w	82584 <__fputwc>
   82654:	f7ff bf96 	b.w	82584 <__fputwc>

00082658 <_malloc_trim_r>:
   82658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8265a:	460c      	mov	r4, r1
   8265c:	4f22      	ldr	r7, [pc, #136]	; (826e8 <_malloc_trim_r+0x90>)
   8265e:	4606      	mov	r6, r0
   82660:	f000 fe8e 	bl	83380 <__malloc_lock>
   82664:	68bb      	ldr	r3, [r7, #8]
   82666:	685d      	ldr	r5, [r3, #4]
   82668:	f025 0503 	bic.w	r5, r5, #3
   8266c:	1b29      	subs	r1, r5, r4
   8266e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   82672:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82676:	f021 010f 	bic.w	r1, r1, #15
   8267a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   8267e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   82682:	db07      	blt.n	82694 <_malloc_trim_r+0x3c>
   82684:	4630      	mov	r0, r6
   82686:	2100      	movs	r1, #0
   82688:	f001 f86e 	bl	83768 <_sbrk_r>
   8268c:	68bb      	ldr	r3, [r7, #8]
   8268e:	442b      	add	r3, r5
   82690:	4298      	cmp	r0, r3
   82692:	d004      	beq.n	8269e <_malloc_trim_r+0x46>
   82694:	4630      	mov	r0, r6
   82696:	f000 fe75 	bl	83384 <__malloc_unlock>
   8269a:	2000      	movs	r0, #0
   8269c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8269e:	4630      	mov	r0, r6
   826a0:	4261      	negs	r1, r4
   826a2:	f001 f861 	bl	83768 <_sbrk_r>
   826a6:	3001      	adds	r0, #1
   826a8:	d00d      	beq.n	826c6 <_malloc_trim_r+0x6e>
   826aa:	4b10      	ldr	r3, [pc, #64]	; (826ec <_malloc_trim_r+0x94>)
   826ac:	68ba      	ldr	r2, [r7, #8]
   826ae:	6819      	ldr	r1, [r3, #0]
   826b0:	1b2d      	subs	r5, r5, r4
   826b2:	f045 0501 	orr.w	r5, r5, #1
   826b6:	4630      	mov	r0, r6
   826b8:	1b09      	subs	r1, r1, r4
   826ba:	6055      	str	r5, [r2, #4]
   826bc:	6019      	str	r1, [r3, #0]
   826be:	f000 fe61 	bl	83384 <__malloc_unlock>
   826c2:	2001      	movs	r0, #1
   826c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   826c6:	4630      	mov	r0, r6
   826c8:	2100      	movs	r1, #0
   826ca:	f001 f84d 	bl	83768 <_sbrk_r>
   826ce:	68ba      	ldr	r2, [r7, #8]
   826d0:	1a83      	subs	r3, r0, r2
   826d2:	2b0f      	cmp	r3, #15
   826d4:	ddde      	ble.n	82694 <_malloc_trim_r+0x3c>
   826d6:	4c06      	ldr	r4, [pc, #24]	; (826f0 <_malloc_trim_r+0x98>)
   826d8:	4904      	ldr	r1, [pc, #16]	; (826ec <_malloc_trim_r+0x94>)
   826da:	6824      	ldr	r4, [r4, #0]
   826dc:	f043 0301 	orr.w	r3, r3, #1
   826e0:	1b00      	subs	r0, r0, r4
   826e2:	6053      	str	r3, [r2, #4]
   826e4:	6008      	str	r0, [r1, #0]
   826e6:	e7d5      	b.n	82694 <_malloc_trim_r+0x3c>
   826e8:	20070588 	.word	0x20070588
   826ec:	20070b28 	.word	0x20070b28
   826f0:	20070994 	.word	0x20070994

000826f4 <_free_r>:
   826f4:	2900      	cmp	r1, #0
   826f6:	d04e      	beq.n	82796 <_free_r+0xa2>
   826f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   826fc:	460c      	mov	r4, r1
   826fe:	4680      	mov	r8, r0
   82700:	f000 fe3e 	bl	83380 <__malloc_lock>
   82704:	f854 7c04 	ldr.w	r7, [r4, #-4]
   82708:	4962      	ldr	r1, [pc, #392]	; (82894 <_free_r+0x1a0>)
   8270a:	f1a4 0508 	sub.w	r5, r4, #8
   8270e:	f027 0201 	bic.w	r2, r7, #1
   82712:	18ab      	adds	r3, r5, r2
   82714:	688e      	ldr	r6, [r1, #8]
   82716:	6858      	ldr	r0, [r3, #4]
   82718:	429e      	cmp	r6, r3
   8271a:	f020 0003 	bic.w	r0, r0, #3
   8271e:	d05a      	beq.n	827d6 <_free_r+0xe2>
   82720:	07fe      	lsls	r6, r7, #31
   82722:	6058      	str	r0, [r3, #4]
   82724:	d40b      	bmi.n	8273e <_free_r+0x4a>
   82726:	f854 7c08 	ldr.w	r7, [r4, #-8]
   8272a:	f101 0e08 	add.w	lr, r1, #8
   8272e:	1bed      	subs	r5, r5, r7
   82730:	68ac      	ldr	r4, [r5, #8]
   82732:	443a      	add	r2, r7
   82734:	4574      	cmp	r4, lr
   82736:	d067      	beq.n	82808 <_free_r+0x114>
   82738:	68ef      	ldr	r7, [r5, #12]
   8273a:	60e7      	str	r7, [r4, #12]
   8273c:	60bc      	str	r4, [r7, #8]
   8273e:	181c      	adds	r4, r3, r0
   82740:	6864      	ldr	r4, [r4, #4]
   82742:	07e4      	lsls	r4, r4, #31
   82744:	d40c      	bmi.n	82760 <_free_r+0x6c>
   82746:	4f54      	ldr	r7, [pc, #336]	; (82898 <_free_r+0x1a4>)
   82748:	689c      	ldr	r4, [r3, #8]
   8274a:	4402      	add	r2, r0
   8274c:	42bc      	cmp	r4, r7
   8274e:	d07c      	beq.n	8284a <_free_r+0x156>
   82750:	68d8      	ldr	r0, [r3, #12]
   82752:	f042 0301 	orr.w	r3, r2, #1
   82756:	60e0      	str	r0, [r4, #12]
   82758:	6084      	str	r4, [r0, #8]
   8275a:	606b      	str	r3, [r5, #4]
   8275c:	50aa      	str	r2, [r5, r2]
   8275e:	e003      	b.n	82768 <_free_r+0x74>
   82760:	f042 0301 	orr.w	r3, r2, #1
   82764:	606b      	str	r3, [r5, #4]
   82766:	50aa      	str	r2, [r5, r2]
   82768:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   8276c:	d214      	bcs.n	82798 <_free_r+0xa4>
   8276e:	08d2      	lsrs	r2, r2, #3
   82770:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
   82774:	2401      	movs	r4, #1
   82776:	6848      	ldr	r0, [r1, #4]
   82778:	1092      	asrs	r2, r2, #2
   8277a:	fa04 f202 	lsl.w	r2, r4, r2
   8277e:	689c      	ldr	r4, [r3, #8]
   82780:	4310      	orrs	r0, r2
   82782:	60ac      	str	r4, [r5, #8]
   82784:	60eb      	str	r3, [r5, #12]
   82786:	6048      	str	r0, [r1, #4]
   82788:	609d      	str	r5, [r3, #8]
   8278a:	60e5      	str	r5, [r4, #12]
   8278c:	4640      	mov	r0, r8
   8278e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82792:	f000 bdf7 	b.w	83384 <__malloc_unlock>
   82796:	4770      	bx	lr
   82798:	0a53      	lsrs	r3, r2, #9
   8279a:	2b04      	cmp	r3, #4
   8279c:	d847      	bhi.n	8282e <_free_r+0x13a>
   8279e:	0993      	lsrs	r3, r2, #6
   827a0:	f103 0438 	add.w	r4, r3, #56	; 0x38
   827a4:	0060      	lsls	r0, r4, #1
   827a6:	eb01 0080 	add.w	r0, r1, r0, lsl #2
   827aa:	6883      	ldr	r3, [r0, #8]
   827ac:	4939      	ldr	r1, [pc, #228]	; (82894 <_free_r+0x1a0>)
   827ae:	4283      	cmp	r3, r0
   827b0:	d043      	beq.n	8283a <_free_r+0x146>
   827b2:	6859      	ldr	r1, [r3, #4]
   827b4:	f021 0103 	bic.w	r1, r1, #3
   827b8:	4291      	cmp	r1, r2
   827ba:	d902      	bls.n	827c2 <_free_r+0xce>
   827bc:	689b      	ldr	r3, [r3, #8]
   827be:	4298      	cmp	r0, r3
   827c0:	d1f7      	bne.n	827b2 <_free_r+0xbe>
   827c2:	68da      	ldr	r2, [r3, #12]
   827c4:	60ea      	str	r2, [r5, #12]
   827c6:	60ab      	str	r3, [r5, #8]
   827c8:	4640      	mov	r0, r8
   827ca:	6095      	str	r5, [r2, #8]
   827cc:	60dd      	str	r5, [r3, #12]
   827ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   827d2:	f000 bdd7 	b.w	83384 <__malloc_unlock>
   827d6:	07ff      	lsls	r7, r7, #31
   827d8:	4402      	add	r2, r0
   827da:	d407      	bmi.n	827ec <_free_r+0xf8>
   827dc:	f854 4c08 	ldr.w	r4, [r4, #-8]
   827e0:	1b2d      	subs	r5, r5, r4
   827e2:	68eb      	ldr	r3, [r5, #12]
   827e4:	68a8      	ldr	r0, [r5, #8]
   827e6:	4422      	add	r2, r4
   827e8:	60c3      	str	r3, [r0, #12]
   827ea:	6098      	str	r0, [r3, #8]
   827ec:	4b2b      	ldr	r3, [pc, #172]	; (8289c <_free_r+0x1a8>)
   827ee:	f042 0001 	orr.w	r0, r2, #1
   827f2:	681b      	ldr	r3, [r3, #0]
   827f4:	6068      	str	r0, [r5, #4]
   827f6:	429a      	cmp	r2, r3
   827f8:	608d      	str	r5, [r1, #8]
   827fa:	d3c7      	bcc.n	8278c <_free_r+0x98>
   827fc:	4b28      	ldr	r3, [pc, #160]	; (828a0 <_free_r+0x1ac>)
   827fe:	4640      	mov	r0, r8
   82800:	6819      	ldr	r1, [r3, #0]
   82802:	f7ff ff29 	bl	82658 <_malloc_trim_r>
   82806:	e7c1      	b.n	8278c <_free_r+0x98>
   82808:	1819      	adds	r1, r3, r0
   8280a:	6849      	ldr	r1, [r1, #4]
   8280c:	07c9      	lsls	r1, r1, #31
   8280e:	d409      	bmi.n	82824 <_free_r+0x130>
   82810:	68d9      	ldr	r1, [r3, #12]
   82812:	4402      	add	r2, r0
   82814:	689b      	ldr	r3, [r3, #8]
   82816:	f042 0001 	orr.w	r0, r2, #1
   8281a:	60d9      	str	r1, [r3, #12]
   8281c:	608b      	str	r3, [r1, #8]
   8281e:	6068      	str	r0, [r5, #4]
   82820:	50aa      	str	r2, [r5, r2]
   82822:	e7b3      	b.n	8278c <_free_r+0x98>
   82824:	f042 0301 	orr.w	r3, r2, #1
   82828:	606b      	str	r3, [r5, #4]
   8282a:	50aa      	str	r2, [r5, r2]
   8282c:	e7ae      	b.n	8278c <_free_r+0x98>
   8282e:	2b14      	cmp	r3, #20
   82830:	d814      	bhi.n	8285c <_free_r+0x168>
   82832:	f103 045b 	add.w	r4, r3, #91	; 0x5b
   82836:	0060      	lsls	r0, r4, #1
   82838:	e7b5      	b.n	827a6 <_free_r+0xb2>
   8283a:	684a      	ldr	r2, [r1, #4]
   8283c:	10a4      	asrs	r4, r4, #2
   8283e:	2001      	movs	r0, #1
   82840:	40a0      	lsls	r0, r4
   82842:	4302      	orrs	r2, r0
   82844:	604a      	str	r2, [r1, #4]
   82846:	461a      	mov	r2, r3
   82848:	e7bc      	b.n	827c4 <_free_r+0xd0>
   8284a:	f042 0301 	orr.w	r3, r2, #1
   8284e:	614d      	str	r5, [r1, #20]
   82850:	610d      	str	r5, [r1, #16]
   82852:	60ec      	str	r4, [r5, #12]
   82854:	60ac      	str	r4, [r5, #8]
   82856:	606b      	str	r3, [r5, #4]
   82858:	50aa      	str	r2, [r5, r2]
   8285a:	e797      	b.n	8278c <_free_r+0x98>
   8285c:	2b54      	cmp	r3, #84	; 0x54
   8285e:	d804      	bhi.n	8286a <_free_r+0x176>
   82860:	0b13      	lsrs	r3, r2, #12
   82862:	f103 046e 	add.w	r4, r3, #110	; 0x6e
   82866:	0060      	lsls	r0, r4, #1
   82868:	e79d      	b.n	827a6 <_free_r+0xb2>
   8286a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8286e:	d804      	bhi.n	8287a <_free_r+0x186>
   82870:	0bd3      	lsrs	r3, r2, #15
   82872:	f103 0477 	add.w	r4, r3, #119	; 0x77
   82876:	0060      	lsls	r0, r4, #1
   82878:	e795      	b.n	827a6 <_free_r+0xb2>
   8287a:	f240 5054 	movw	r0, #1364	; 0x554
   8287e:	4283      	cmp	r3, r0
   82880:	d804      	bhi.n	8288c <_free_r+0x198>
   82882:	0c93      	lsrs	r3, r2, #18
   82884:	f103 047c 	add.w	r4, r3, #124	; 0x7c
   82888:	0060      	lsls	r0, r4, #1
   8288a:	e78c      	b.n	827a6 <_free_r+0xb2>
   8288c:	20fc      	movs	r0, #252	; 0xfc
   8288e:	247e      	movs	r4, #126	; 0x7e
   82890:	e789      	b.n	827a6 <_free_r+0xb2>
   82892:	bf00      	nop
   82894:	20070588 	.word	0x20070588
   82898:	20070590 	.word	0x20070590
   8289c:	20070990 	.word	0x20070990
   828a0:	20070b24 	.word	0x20070b24

000828a4 <__sfvwrite_r>:
   828a4:	6893      	ldr	r3, [r2, #8]
   828a6:	2b00      	cmp	r3, #0
   828a8:	f000 80b1 	beq.w	82a0e <__sfvwrite_r+0x16a>
   828ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   828b0:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
   828b4:	b083      	sub	sp, #12
   828b6:	f01e 0f08 	tst.w	lr, #8
   828ba:	460c      	mov	r4, r1
   828bc:	4681      	mov	r9, r0
   828be:	4616      	mov	r6, r2
   828c0:	d028      	beq.n	82914 <__sfvwrite_r+0x70>
   828c2:	690b      	ldr	r3, [r1, #16]
   828c4:	b333      	cbz	r3, 82914 <__sfvwrite_r+0x70>
   828c6:	f00e 0802 	and.w	r8, lr, #2
   828ca:	fa1f f088 	uxth.w	r0, r8
   828ce:	6835      	ldr	r5, [r6, #0]
   828d0:	b380      	cbz	r0, 82934 <__sfvwrite_r+0x90>
   828d2:	f04f 0b00 	mov.w	fp, #0
   828d6:	46d8      	mov	r8, fp
   828d8:	f8df a2e4 	ldr.w	sl, [pc, #740]	; 82bc0 <__sfvwrite_r+0x31c>
   828dc:	f1b8 0f00 	cmp.w	r8, #0
   828e0:	f000 808f 	beq.w	82a02 <__sfvwrite_r+0x15e>
   828e4:	45d0      	cmp	r8, sl
   828e6:	4643      	mov	r3, r8
   828e8:	4648      	mov	r0, r9
   828ea:	bf28      	it	cs
   828ec:	4653      	movcs	r3, sl
   828ee:	69e1      	ldr	r1, [r4, #28]
   828f0:	465a      	mov	r2, fp
   828f2:	6a67      	ldr	r7, [r4, #36]	; 0x24
   828f4:	47b8      	blx	r7
   828f6:	2800      	cmp	r0, #0
   828f8:	f340 80a8 	ble.w	82a4c <__sfvwrite_r+0x1a8>
   828fc:	68b3      	ldr	r3, [r6, #8]
   828fe:	4483      	add	fp, r0
   82900:	1a1b      	subs	r3, r3, r0
   82902:	ebc0 0808 	rsb	r8, r0, r8
   82906:	60b3      	str	r3, [r6, #8]
   82908:	2b00      	cmp	r3, #0
   8290a:	d1e7      	bne.n	828dc <__sfvwrite_r+0x38>
   8290c:	2000      	movs	r0, #0
   8290e:	b003      	add	sp, #12
   82910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82914:	4648      	mov	r0, r9
   82916:	4621      	mov	r1, r4
   82918:	f7ff fc6a 	bl	821f0 <__swsetup_r>
   8291c:	2800      	cmp	r0, #0
   8291e:	f040 8146 	bne.w	82bae <__sfvwrite_r+0x30a>
   82922:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
   82926:	6835      	ldr	r5, [r6, #0]
   82928:	f00e 0802 	and.w	r8, lr, #2
   8292c:	fa1f f088 	uxth.w	r0, r8
   82930:	2800      	cmp	r0, #0
   82932:	d1ce      	bne.n	828d2 <__sfvwrite_r+0x2e>
   82934:	f01e 0b01 	ands.w	fp, lr, #1
   82938:	f040 8091 	bne.w	82a5e <__sfvwrite_r+0x1ba>
   8293c:	46d8      	mov	r8, fp
   8293e:	f1b8 0f00 	cmp.w	r8, #0
   82942:	d058      	beq.n	829f6 <__sfvwrite_r+0x152>
   82944:	f41e 7f00 	tst.w	lr, #512	; 0x200
   82948:	68a7      	ldr	r7, [r4, #8]
   8294a:	d062      	beq.n	82a12 <__sfvwrite_r+0x16e>
   8294c:	45b8      	cmp	r8, r7
   8294e:	46ba      	mov	sl, r7
   82950:	f0c0 80c2 	bcc.w	82ad8 <__sfvwrite_r+0x234>
   82954:	f41e 6f90 	tst.w	lr, #1152	; 0x480
   82958:	f000 80c0 	beq.w	82adc <__sfvwrite_r+0x238>
   8295c:	6967      	ldr	r7, [r4, #20]
   8295e:	6921      	ldr	r1, [r4, #16]
   82960:	6823      	ldr	r3, [r4, #0]
   82962:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   82966:	1a5b      	subs	r3, r3, r1
   82968:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   8296c:	1c58      	adds	r0, r3, #1
   8296e:	107f      	asrs	r7, r7, #1
   82970:	4440      	add	r0, r8
   82972:	4287      	cmp	r7, r0
   82974:	463a      	mov	r2, r7
   82976:	bf3c      	itt	cc
   82978:	4607      	movcc	r7, r0
   8297a:	463a      	movcc	r2, r7
   8297c:	f41e 6f80 	tst.w	lr, #1024	; 0x400
   82980:	9300      	str	r3, [sp, #0]
   82982:	f000 80fb 	beq.w	82b7c <__sfvwrite_r+0x2d8>
   82986:	4611      	mov	r1, r2
   82988:	4648      	mov	r0, r9
   8298a:	f000 f9c5 	bl	82d18 <_malloc_r>
   8298e:	9b00      	ldr	r3, [sp, #0]
   82990:	4682      	mov	sl, r0
   82992:	2800      	cmp	r0, #0
   82994:	f000 810e 	beq.w	82bb4 <__sfvwrite_r+0x310>
   82998:	461a      	mov	r2, r3
   8299a:	6921      	ldr	r1, [r4, #16]
   8299c:	9300      	str	r3, [sp, #0]
   8299e:	f7fe fc2f 	bl	81200 <memcpy>
   829a2:	89a2      	ldrh	r2, [r4, #12]
   829a4:	9b00      	ldr	r3, [sp, #0]
   829a6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   829aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   829ae:	81a2      	strh	r2, [r4, #12]
   829b0:	eb0a 0003 	add.w	r0, sl, r3
   829b4:	f8c4 a010 	str.w	sl, [r4, #16]
   829b8:	1afb      	subs	r3, r7, r3
   829ba:	6167      	str	r7, [r4, #20]
   829bc:	46c2      	mov	sl, r8
   829be:	4647      	mov	r7, r8
   829c0:	6020      	str	r0, [r4, #0]
   829c2:	60a3      	str	r3, [r4, #8]
   829c4:	4652      	mov	r2, sl
   829c6:	4659      	mov	r1, fp
   829c8:	f000 fc76 	bl	832b8 <memmove>
   829cc:	68a0      	ldr	r0, [r4, #8]
   829ce:	6822      	ldr	r2, [r4, #0]
   829d0:	1bc0      	subs	r0, r0, r7
   829d2:	60a0      	str	r0, [r4, #8]
   829d4:	4640      	mov	r0, r8
   829d6:	eb02 030a 	add.w	r3, r2, sl
   829da:	6023      	str	r3, [r4, #0]
   829dc:	68b3      	ldr	r3, [r6, #8]
   829de:	4483      	add	fp, r0
   829e0:	1a1b      	subs	r3, r3, r0
   829e2:	ebc0 0808 	rsb	r8, r0, r8
   829e6:	60b3      	str	r3, [r6, #8]
   829e8:	2b00      	cmp	r3, #0
   829ea:	d08f      	beq.n	8290c <__sfvwrite_r+0x68>
   829ec:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
   829f0:	f1b8 0f00 	cmp.w	r8, #0
   829f4:	d1a6      	bne.n	82944 <__sfvwrite_r+0xa0>
   829f6:	f8d5 b000 	ldr.w	fp, [r5]
   829fa:	f8d5 8004 	ldr.w	r8, [r5, #4]
   829fe:	3508      	adds	r5, #8
   82a00:	e79d      	b.n	8293e <__sfvwrite_r+0x9a>
   82a02:	f8d5 b000 	ldr.w	fp, [r5]
   82a06:	f8d5 8004 	ldr.w	r8, [r5, #4]
   82a0a:	3508      	adds	r5, #8
   82a0c:	e766      	b.n	828dc <__sfvwrite_r+0x38>
   82a0e:	2000      	movs	r0, #0
   82a10:	4770      	bx	lr
   82a12:	6820      	ldr	r0, [r4, #0]
   82a14:	6923      	ldr	r3, [r4, #16]
   82a16:	4298      	cmp	r0, r3
   82a18:	d803      	bhi.n	82a22 <__sfvwrite_r+0x17e>
   82a1a:	6962      	ldr	r2, [r4, #20]
   82a1c:	4590      	cmp	r8, r2
   82a1e:	f080 8085 	bcs.w	82b2c <__sfvwrite_r+0x288>
   82a22:	4547      	cmp	r7, r8
   82a24:	bf28      	it	cs
   82a26:	4647      	movcs	r7, r8
   82a28:	4659      	mov	r1, fp
   82a2a:	463a      	mov	r2, r7
   82a2c:	f000 fc44 	bl	832b8 <memmove>
   82a30:	68a3      	ldr	r3, [r4, #8]
   82a32:	6822      	ldr	r2, [r4, #0]
   82a34:	1bdb      	subs	r3, r3, r7
   82a36:	443a      	add	r2, r7
   82a38:	60a3      	str	r3, [r4, #8]
   82a3a:	6022      	str	r2, [r4, #0]
   82a3c:	2b00      	cmp	r3, #0
   82a3e:	d149      	bne.n	82ad4 <__sfvwrite_r+0x230>
   82a40:	4648      	mov	r0, r9
   82a42:	4621      	mov	r1, r4
   82a44:	f7ff fcea 	bl	8241c <_fflush_r>
   82a48:	2800      	cmp	r0, #0
   82a4a:	d043      	beq.n	82ad4 <__sfvwrite_r+0x230>
   82a4c:	89a3      	ldrh	r3, [r4, #12]
   82a4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82a52:	f04f 30ff 	mov.w	r0, #4294967295
   82a56:	81a3      	strh	r3, [r4, #12]
   82a58:	b003      	add	sp, #12
   82a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82a5e:	4680      	mov	r8, r0
   82a60:	4683      	mov	fp, r0
   82a62:	4682      	mov	sl, r0
   82a64:	9000      	str	r0, [sp, #0]
   82a66:	f1ba 0f00 	cmp.w	sl, #0
   82a6a:	d02b      	beq.n	82ac4 <__sfvwrite_r+0x220>
   82a6c:	9b00      	ldr	r3, [sp, #0]
   82a6e:	2b00      	cmp	r3, #0
   82a70:	d04f      	beq.n	82b12 <__sfvwrite_r+0x26e>
   82a72:	45d0      	cmp	r8, sl
   82a74:	4643      	mov	r3, r8
   82a76:	bf28      	it	cs
   82a78:	4653      	movcs	r3, sl
   82a7a:	6820      	ldr	r0, [r4, #0]
   82a7c:	6921      	ldr	r1, [r4, #16]
   82a7e:	461f      	mov	r7, r3
   82a80:	4288      	cmp	r0, r1
   82a82:	f8d4 e008 	ldr.w	lr, [r4, #8]
   82a86:	6962      	ldr	r2, [r4, #20]
   82a88:	d903      	bls.n	82a92 <__sfvwrite_r+0x1ee>
   82a8a:	eb0e 0c02 	add.w	ip, lr, r2
   82a8e:	4563      	cmp	r3, ip
   82a90:	dc5e      	bgt.n	82b50 <__sfvwrite_r+0x2ac>
   82a92:	4293      	cmp	r3, r2
   82a94:	db24      	blt.n	82ae0 <__sfvwrite_r+0x23c>
   82a96:	4613      	mov	r3, r2
   82a98:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82a9a:	4648      	mov	r0, r9
   82a9c:	69e1      	ldr	r1, [r4, #28]
   82a9e:	465a      	mov	r2, fp
   82aa0:	47b8      	blx	r7
   82aa2:	1e07      	subs	r7, r0, #0
   82aa4:	ddd2      	ble.n	82a4c <__sfvwrite_r+0x1a8>
   82aa6:	ebb8 0807 	subs.w	r8, r8, r7
   82aaa:	d029      	beq.n	82b00 <__sfvwrite_r+0x25c>
   82aac:	68b3      	ldr	r3, [r6, #8]
   82aae:	44bb      	add	fp, r7
   82ab0:	1bdb      	subs	r3, r3, r7
   82ab2:	ebc7 0a0a 	rsb	sl, r7, sl
   82ab6:	60b3      	str	r3, [r6, #8]
   82ab8:	2b00      	cmp	r3, #0
   82aba:	f43f af27 	beq.w	8290c <__sfvwrite_r+0x68>
   82abe:	f1ba 0f00 	cmp.w	sl, #0
   82ac2:	d1d3      	bne.n	82a6c <__sfvwrite_r+0x1c8>
   82ac4:	2300      	movs	r3, #0
   82ac6:	f8d5 b000 	ldr.w	fp, [r5]
   82aca:	f8d5 a004 	ldr.w	sl, [r5, #4]
   82ace:	9300      	str	r3, [sp, #0]
   82ad0:	3508      	adds	r5, #8
   82ad2:	e7c8      	b.n	82a66 <__sfvwrite_r+0x1c2>
   82ad4:	4638      	mov	r0, r7
   82ad6:	e781      	b.n	829dc <__sfvwrite_r+0x138>
   82ad8:	4647      	mov	r7, r8
   82ada:	46c2      	mov	sl, r8
   82adc:	6820      	ldr	r0, [r4, #0]
   82ade:	e771      	b.n	829c4 <__sfvwrite_r+0x120>
   82ae0:	461a      	mov	r2, r3
   82ae2:	4659      	mov	r1, fp
   82ae4:	9301      	str	r3, [sp, #4]
   82ae6:	f000 fbe7 	bl	832b8 <memmove>
   82aea:	68a2      	ldr	r2, [r4, #8]
   82aec:	6821      	ldr	r1, [r4, #0]
   82aee:	9b01      	ldr	r3, [sp, #4]
   82af0:	ebb8 0807 	subs.w	r8, r8, r7
   82af4:	eba2 0203 	sub.w	r2, r2, r3
   82af8:	440b      	add	r3, r1
   82afa:	60a2      	str	r2, [r4, #8]
   82afc:	6023      	str	r3, [r4, #0]
   82afe:	d1d5      	bne.n	82aac <__sfvwrite_r+0x208>
   82b00:	4648      	mov	r0, r9
   82b02:	4621      	mov	r1, r4
   82b04:	f7ff fc8a 	bl	8241c <_fflush_r>
   82b08:	2800      	cmp	r0, #0
   82b0a:	d19f      	bne.n	82a4c <__sfvwrite_r+0x1a8>
   82b0c:	f8cd 8000 	str.w	r8, [sp]
   82b10:	e7cc      	b.n	82aac <__sfvwrite_r+0x208>
   82b12:	4658      	mov	r0, fp
   82b14:	210a      	movs	r1, #10
   82b16:	4652      	mov	r2, sl
   82b18:	f000 fb84 	bl	83224 <memchr>
   82b1c:	2800      	cmp	r0, #0
   82b1e:	d041      	beq.n	82ba4 <__sfvwrite_r+0x300>
   82b20:	3001      	adds	r0, #1
   82b22:	2301      	movs	r3, #1
   82b24:	ebcb 0800 	rsb	r8, fp, r0
   82b28:	9300      	str	r3, [sp, #0]
   82b2a:	e7a2      	b.n	82a72 <__sfvwrite_r+0x1ce>
   82b2c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   82b30:	4543      	cmp	r3, r8
   82b32:	bf28      	it	cs
   82b34:	4643      	movcs	r3, r8
   82b36:	fb93 f3f2 	sdiv	r3, r3, r2
   82b3a:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82b3c:	fb03 f302 	mul.w	r3, r3, r2
   82b40:	4648      	mov	r0, r9
   82b42:	69e1      	ldr	r1, [r4, #28]
   82b44:	465a      	mov	r2, fp
   82b46:	47b8      	blx	r7
   82b48:	2800      	cmp	r0, #0
   82b4a:	f73f af47 	bgt.w	829dc <__sfvwrite_r+0x138>
   82b4e:	e77d      	b.n	82a4c <__sfvwrite_r+0x1a8>
   82b50:	4662      	mov	r2, ip
   82b52:	4659      	mov	r1, fp
   82b54:	f8cd c004 	str.w	ip, [sp, #4]
   82b58:	f000 fbae 	bl	832b8 <memmove>
   82b5c:	6823      	ldr	r3, [r4, #0]
   82b5e:	f8dd c004 	ldr.w	ip, [sp, #4]
   82b62:	4648      	mov	r0, r9
   82b64:	4463      	add	r3, ip
   82b66:	6023      	str	r3, [r4, #0]
   82b68:	4621      	mov	r1, r4
   82b6a:	f7ff fc57 	bl	8241c <_fflush_r>
   82b6e:	f8dd c004 	ldr.w	ip, [sp, #4]
   82b72:	2800      	cmp	r0, #0
   82b74:	f47f af6a 	bne.w	82a4c <__sfvwrite_r+0x1a8>
   82b78:	4667      	mov	r7, ip
   82b7a:	e794      	b.n	82aa6 <__sfvwrite_r+0x202>
   82b7c:	4648      	mov	r0, r9
   82b7e:	f000 fc03 	bl	83388 <_realloc_r>
   82b82:	9b00      	ldr	r3, [sp, #0]
   82b84:	4682      	mov	sl, r0
   82b86:	2800      	cmp	r0, #0
   82b88:	f47f af12 	bne.w	829b0 <__sfvwrite_r+0x10c>
   82b8c:	4648      	mov	r0, r9
   82b8e:	6921      	ldr	r1, [r4, #16]
   82b90:	f7ff fdb0 	bl	826f4 <_free_r>
   82b94:	89a3      	ldrh	r3, [r4, #12]
   82b96:	220c      	movs	r2, #12
   82b98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   82b9c:	b29b      	uxth	r3, r3
   82b9e:	f8c9 2000 	str.w	r2, [r9]
   82ba2:	e754      	b.n	82a4e <__sfvwrite_r+0x1aa>
   82ba4:	2301      	movs	r3, #1
   82ba6:	f10a 0801 	add.w	r8, sl, #1
   82baa:	9300      	str	r3, [sp, #0]
   82bac:	e761      	b.n	82a72 <__sfvwrite_r+0x1ce>
   82bae:	f04f 30ff 	mov.w	r0, #4294967295
   82bb2:	e6ac      	b.n	8290e <__sfvwrite_r+0x6a>
   82bb4:	230c      	movs	r3, #12
   82bb6:	f8c9 3000 	str.w	r3, [r9]
   82bba:	89a3      	ldrh	r3, [r4, #12]
   82bbc:	e747      	b.n	82a4e <__sfvwrite_r+0x1aa>
   82bbe:	bf00      	nop
   82bc0:	7ffffc00 	.word	0x7ffffc00

00082bc4 <_fwalk_reent>:
   82bc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   82bc8:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   82bcc:	d01e      	beq.n	82c0c <_fwalk_reent+0x48>
   82bce:	4688      	mov	r8, r1
   82bd0:	4607      	mov	r7, r0
   82bd2:	f04f 0900 	mov.w	r9, #0
   82bd6:	6875      	ldr	r5, [r6, #4]
   82bd8:	68b4      	ldr	r4, [r6, #8]
   82bda:	3d01      	subs	r5, #1
   82bdc:	d410      	bmi.n	82c00 <_fwalk_reent+0x3c>
   82bde:	89a3      	ldrh	r3, [r4, #12]
   82be0:	3d01      	subs	r5, #1
   82be2:	2b01      	cmp	r3, #1
   82be4:	d908      	bls.n	82bf8 <_fwalk_reent+0x34>
   82be6:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   82bea:	3301      	adds	r3, #1
   82bec:	d004      	beq.n	82bf8 <_fwalk_reent+0x34>
   82bee:	4638      	mov	r0, r7
   82bf0:	4621      	mov	r1, r4
   82bf2:	47c0      	blx	r8
   82bf4:	ea49 0900 	orr.w	r9, r9, r0
   82bf8:	1c6b      	adds	r3, r5, #1
   82bfa:	f104 0468 	add.w	r4, r4, #104	; 0x68
   82bfe:	d1ee      	bne.n	82bde <_fwalk_reent+0x1a>
   82c00:	6836      	ldr	r6, [r6, #0]
   82c02:	2e00      	cmp	r6, #0
   82c04:	d1e7      	bne.n	82bd6 <_fwalk_reent+0x12>
   82c06:	4648      	mov	r0, r9
   82c08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82c0c:	46b1      	mov	r9, r6
   82c0e:	4648      	mov	r0, r9
   82c10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00082c14 <__locale_charset>:
   82c14:	4800      	ldr	r0, [pc, #0]	; (82c18 <__locale_charset+0x4>)
   82c16:	4770      	bx	lr
   82c18:	20070564 	.word	0x20070564

00082c1c <__locale_mb_cur_max>:
   82c1c:	4b01      	ldr	r3, [pc, #4]	; (82c24 <__locale_mb_cur_max+0x8>)
   82c1e:	6818      	ldr	r0, [r3, #0]
   82c20:	4770      	bx	lr
   82c22:	bf00      	nop
   82c24:	20070584 	.word	0x20070584

00082c28 <__smakebuf_r>:
   82c28:	898b      	ldrh	r3, [r1, #12]
   82c2a:	b29a      	uxth	r2, r3
   82c2c:	f012 0f02 	tst.w	r2, #2
   82c30:	d13c      	bne.n	82cac <__smakebuf_r+0x84>
   82c32:	b5f0      	push	{r4, r5, r6, r7, lr}
   82c34:	460c      	mov	r4, r1
   82c36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82c3a:	b091      	sub	sp, #68	; 0x44
   82c3c:	2900      	cmp	r1, #0
   82c3e:	4605      	mov	r5, r0
   82c40:	db19      	blt.n	82c76 <__smakebuf_r+0x4e>
   82c42:	aa01      	add	r2, sp, #4
   82c44:	f000 ff2a 	bl	83a9c <_fstat_r>
   82c48:	2800      	cmp	r0, #0
   82c4a:	db12      	blt.n	82c72 <__smakebuf_r+0x4a>
   82c4c:	9b02      	ldr	r3, [sp, #8]
   82c4e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   82c52:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
   82c56:	fab7 f787 	clz	r7, r7
   82c5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   82c5e:	ea4f 1757 	mov.w	r7, r7, lsr #5
   82c62:	d02a      	beq.n	82cba <__smakebuf_r+0x92>
   82c64:	89a3      	ldrh	r3, [r4, #12]
   82c66:	f44f 6680 	mov.w	r6, #1024	; 0x400
   82c6a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82c6e:	81a3      	strh	r3, [r4, #12]
   82c70:	e00b      	b.n	82c8a <__smakebuf_r+0x62>
   82c72:	89a3      	ldrh	r3, [r4, #12]
   82c74:	b29a      	uxth	r2, r3
   82c76:	f012 0f80 	tst.w	r2, #128	; 0x80
   82c7a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82c7e:	81a3      	strh	r3, [r4, #12]
   82c80:	bf0c      	ite	eq
   82c82:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   82c86:	2640      	movne	r6, #64	; 0x40
   82c88:	2700      	movs	r7, #0
   82c8a:	4628      	mov	r0, r5
   82c8c:	4631      	mov	r1, r6
   82c8e:	f000 f843 	bl	82d18 <_malloc_r>
   82c92:	89a3      	ldrh	r3, [r4, #12]
   82c94:	b340      	cbz	r0, 82ce8 <__smakebuf_r+0xc0>
   82c96:	4a1a      	ldr	r2, [pc, #104]	; (82d00 <__smakebuf_r+0xd8>)
   82c98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82c9c:	63ea      	str	r2, [r5, #60]	; 0x3c
   82c9e:	81a3      	strh	r3, [r4, #12]
   82ca0:	6020      	str	r0, [r4, #0]
   82ca2:	6120      	str	r0, [r4, #16]
   82ca4:	6166      	str	r6, [r4, #20]
   82ca6:	b99f      	cbnz	r7, 82cd0 <__smakebuf_r+0xa8>
   82ca8:	b011      	add	sp, #68	; 0x44
   82caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82cac:	f101 0343 	add.w	r3, r1, #67	; 0x43
   82cb0:	2201      	movs	r2, #1
   82cb2:	600b      	str	r3, [r1, #0]
   82cb4:	610b      	str	r3, [r1, #16]
   82cb6:	614a      	str	r2, [r1, #20]
   82cb8:	4770      	bx	lr
   82cba:	4b12      	ldr	r3, [pc, #72]	; (82d04 <__smakebuf_r+0xdc>)
   82cbc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
   82cbe:	429a      	cmp	r2, r3
   82cc0:	d1d0      	bne.n	82c64 <__smakebuf_r+0x3c>
   82cc2:	89a3      	ldrh	r3, [r4, #12]
   82cc4:	f44f 6680 	mov.w	r6, #1024	; 0x400
   82cc8:	4333      	orrs	r3, r6
   82cca:	81a3      	strh	r3, [r4, #12]
   82ccc:	64e6      	str	r6, [r4, #76]	; 0x4c
   82cce:	e7dc      	b.n	82c8a <__smakebuf_r+0x62>
   82cd0:	4628      	mov	r0, r5
   82cd2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   82cd6:	f000 fef5 	bl	83ac4 <_isatty_r>
   82cda:	2800      	cmp	r0, #0
   82cdc:	d0e4      	beq.n	82ca8 <__smakebuf_r+0x80>
   82cde:	89a3      	ldrh	r3, [r4, #12]
   82ce0:	f043 0301 	orr.w	r3, r3, #1
   82ce4:	81a3      	strh	r3, [r4, #12]
   82ce6:	e7df      	b.n	82ca8 <__smakebuf_r+0x80>
   82ce8:	059a      	lsls	r2, r3, #22
   82cea:	d4dd      	bmi.n	82ca8 <__smakebuf_r+0x80>
   82cec:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82cf0:	f043 0302 	orr.w	r3, r3, #2
   82cf4:	2101      	movs	r1, #1
   82cf6:	81a3      	strh	r3, [r4, #12]
   82cf8:	6022      	str	r2, [r4, #0]
   82cfa:	6122      	str	r2, [r4, #16]
   82cfc:	6161      	str	r1, [r4, #20]
   82cfe:	e7d3      	b.n	82ca8 <__smakebuf_r+0x80>
   82d00:	00082449 	.word	0x00082449
   82d04:	000837e9 	.word	0x000837e9

00082d08 <malloc>:
   82d08:	4b02      	ldr	r3, [pc, #8]	; (82d14 <malloc+0xc>)
   82d0a:	4601      	mov	r1, r0
   82d0c:	6818      	ldr	r0, [r3, #0]
   82d0e:	f000 b803 	b.w	82d18 <_malloc_r>
   82d12:	bf00      	nop
   82d14:	20070560 	.word	0x20070560

00082d18 <_malloc_r>:
   82d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82d1c:	f101 050b 	add.w	r5, r1, #11
   82d20:	2d16      	cmp	r5, #22
   82d22:	b083      	sub	sp, #12
   82d24:	4606      	mov	r6, r0
   82d26:	d927      	bls.n	82d78 <_malloc_r+0x60>
   82d28:	f035 0507 	bics.w	r5, r5, #7
   82d2c:	f100 80b6 	bmi.w	82e9c <_malloc_r+0x184>
   82d30:	42a9      	cmp	r1, r5
   82d32:	f200 80b3 	bhi.w	82e9c <_malloc_r+0x184>
   82d36:	f000 fb23 	bl	83380 <__malloc_lock>
   82d3a:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   82d3e:	d222      	bcs.n	82d86 <_malloc_r+0x6e>
   82d40:	4fbc      	ldr	r7, [pc, #752]	; (83034 <_malloc_r+0x31c>)
   82d42:	08e8      	lsrs	r0, r5, #3
   82d44:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
   82d48:	68dc      	ldr	r4, [r3, #12]
   82d4a:	429c      	cmp	r4, r3
   82d4c:	f000 81bc 	beq.w	830c8 <_malloc_r+0x3b0>
   82d50:	6863      	ldr	r3, [r4, #4]
   82d52:	68e1      	ldr	r1, [r4, #12]
   82d54:	f023 0303 	bic.w	r3, r3, #3
   82d58:	4423      	add	r3, r4
   82d5a:	685a      	ldr	r2, [r3, #4]
   82d5c:	68a5      	ldr	r5, [r4, #8]
   82d5e:	f042 0201 	orr.w	r2, r2, #1
   82d62:	60e9      	str	r1, [r5, #12]
   82d64:	4630      	mov	r0, r6
   82d66:	608d      	str	r5, [r1, #8]
   82d68:	605a      	str	r2, [r3, #4]
   82d6a:	f000 fb0b 	bl	83384 <__malloc_unlock>
   82d6e:	3408      	adds	r4, #8
   82d70:	4620      	mov	r0, r4
   82d72:	b003      	add	sp, #12
   82d74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82d78:	2910      	cmp	r1, #16
   82d7a:	f200 808f 	bhi.w	82e9c <_malloc_r+0x184>
   82d7e:	f000 faff 	bl	83380 <__malloc_lock>
   82d82:	2510      	movs	r5, #16
   82d84:	e7dc      	b.n	82d40 <_malloc_r+0x28>
   82d86:	0a68      	lsrs	r0, r5, #9
   82d88:	f000 808f 	beq.w	82eaa <_malloc_r+0x192>
   82d8c:	2804      	cmp	r0, #4
   82d8e:	f200 8147 	bhi.w	83020 <_malloc_r+0x308>
   82d92:	09a8      	lsrs	r0, r5, #6
   82d94:	3038      	adds	r0, #56	; 0x38
   82d96:	0041      	lsls	r1, r0, #1
   82d98:	4fa6      	ldr	r7, [pc, #664]	; (83034 <_malloc_r+0x31c>)
   82d9a:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   82d9e:	68cc      	ldr	r4, [r1, #12]
   82da0:	42a1      	cmp	r1, r4
   82da2:	d106      	bne.n	82db2 <_malloc_r+0x9a>
   82da4:	e00c      	b.n	82dc0 <_malloc_r+0xa8>
   82da6:	2a00      	cmp	r2, #0
   82da8:	f280 8082 	bge.w	82eb0 <_malloc_r+0x198>
   82dac:	68e4      	ldr	r4, [r4, #12]
   82dae:	42a1      	cmp	r1, r4
   82db0:	d006      	beq.n	82dc0 <_malloc_r+0xa8>
   82db2:	6863      	ldr	r3, [r4, #4]
   82db4:	f023 0303 	bic.w	r3, r3, #3
   82db8:	1b5a      	subs	r2, r3, r5
   82dba:	2a0f      	cmp	r2, #15
   82dbc:	ddf3      	ble.n	82da6 <_malloc_r+0x8e>
   82dbe:	3801      	subs	r0, #1
   82dc0:	3001      	adds	r0, #1
   82dc2:	499c      	ldr	r1, [pc, #624]	; (83034 <_malloc_r+0x31c>)
   82dc4:	693c      	ldr	r4, [r7, #16]
   82dc6:	f101 0e08 	add.w	lr, r1, #8
   82dca:	4574      	cmp	r4, lr
   82dcc:	f000 8171 	beq.w	830b2 <_malloc_r+0x39a>
   82dd0:	6863      	ldr	r3, [r4, #4]
   82dd2:	f023 0303 	bic.w	r3, r3, #3
   82dd6:	1b5a      	subs	r2, r3, r5
   82dd8:	2a0f      	cmp	r2, #15
   82dda:	f300 8157 	bgt.w	8308c <_malloc_r+0x374>
   82dde:	2a00      	cmp	r2, #0
   82de0:	f8c1 e014 	str.w	lr, [r1, #20]
   82de4:	f8c1 e010 	str.w	lr, [r1, #16]
   82de8:	da66      	bge.n	82eb8 <_malloc_r+0x1a0>
   82dea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82dee:	f080 812d 	bcs.w	8304c <_malloc_r+0x334>
   82df2:	08db      	lsrs	r3, r3, #3
   82df4:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
   82df8:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   82dfc:	684a      	ldr	r2, [r1, #4]
   82dfe:	2301      	movs	r3, #1
   82e00:	fa03 f30c 	lsl.w	r3, r3, ip
   82e04:	f8d8 c008 	ldr.w	ip, [r8, #8]
   82e08:	4313      	orrs	r3, r2
   82e0a:	f8c4 c008 	str.w	ip, [r4, #8]
   82e0e:	f8c4 800c 	str.w	r8, [r4, #12]
   82e12:	604b      	str	r3, [r1, #4]
   82e14:	f8c8 4008 	str.w	r4, [r8, #8]
   82e18:	f8cc 400c 	str.w	r4, [ip, #12]
   82e1c:	1082      	asrs	r2, r0, #2
   82e1e:	2401      	movs	r4, #1
   82e20:	4094      	lsls	r4, r2
   82e22:	429c      	cmp	r4, r3
   82e24:	d855      	bhi.n	82ed2 <_malloc_r+0x1ba>
   82e26:	4223      	tst	r3, r4
   82e28:	d106      	bne.n	82e38 <_malloc_r+0x120>
   82e2a:	f020 0003 	bic.w	r0, r0, #3
   82e2e:	0064      	lsls	r4, r4, #1
   82e30:	4223      	tst	r3, r4
   82e32:	f100 0004 	add.w	r0, r0, #4
   82e36:	d0fa      	beq.n	82e2e <_malloc_r+0x116>
   82e38:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
   82e3c:	46c4      	mov	ip, r8
   82e3e:	4681      	mov	r9, r0
   82e40:	f8dc 300c 	ldr.w	r3, [ip, #12]
   82e44:	459c      	cmp	ip, r3
   82e46:	d107      	bne.n	82e58 <_malloc_r+0x140>
   82e48:	e135      	b.n	830b6 <_malloc_r+0x39e>
   82e4a:	2900      	cmp	r1, #0
   82e4c:	f280 8145 	bge.w	830da <_malloc_r+0x3c2>
   82e50:	68db      	ldr	r3, [r3, #12]
   82e52:	459c      	cmp	ip, r3
   82e54:	f000 812f 	beq.w	830b6 <_malloc_r+0x39e>
   82e58:	685a      	ldr	r2, [r3, #4]
   82e5a:	f022 0203 	bic.w	r2, r2, #3
   82e5e:	1b51      	subs	r1, r2, r5
   82e60:	290f      	cmp	r1, #15
   82e62:	ddf2      	ble.n	82e4a <_malloc_r+0x132>
   82e64:	461c      	mov	r4, r3
   82e66:	68da      	ldr	r2, [r3, #12]
   82e68:	f854 cf08 	ldr.w	ip, [r4, #8]!
   82e6c:	f045 0901 	orr.w	r9, r5, #1
   82e70:	f041 0801 	orr.w	r8, r1, #1
   82e74:	441d      	add	r5, r3
   82e76:	f8c3 9004 	str.w	r9, [r3, #4]
   82e7a:	4630      	mov	r0, r6
   82e7c:	f8cc 200c 	str.w	r2, [ip, #12]
   82e80:	f8c2 c008 	str.w	ip, [r2, #8]
   82e84:	617d      	str	r5, [r7, #20]
   82e86:	613d      	str	r5, [r7, #16]
   82e88:	f8c5 e00c 	str.w	lr, [r5, #12]
   82e8c:	f8c5 e008 	str.w	lr, [r5, #8]
   82e90:	f8c5 8004 	str.w	r8, [r5, #4]
   82e94:	5069      	str	r1, [r5, r1]
   82e96:	f000 fa75 	bl	83384 <__malloc_unlock>
   82e9a:	e769      	b.n	82d70 <_malloc_r+0x58>
   82e9c:	2400      	movs	r4, #0
   82e9e:	4620      	mov	r0, r4
   82ea0:	230c      	movs	r3, #12
   82ea2:	6033      	str	r3, [r6, #0]
   82ea4:	b003      	add	sp, #12
   82ea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82eaa:	217e      	movs	r1, #126	; 0x7e
   82eac:	203f      	movs	r0, #63	; 0x3f
   82eae:	e773      	b.n	82d98 <_malloc_r+0x80>
   82eb0:	4423      	add	r3, r4
   82eb2:	685a      	ldr	r2, [r3, #4]
   82eb4:	68e1      	ldr	r1, [r4, #12]
   82eb6:	e751      	b.n	82d5c <_malloc_r+0x44>
   82eb8:	4423      	add	r3, r4
   82eba:	685a      	ldr	r2, [r3, #4]
   82ebc:	4630      	mov	r0, r6
   82ebe:	f042 0201 	orr.w	r2, r2, #1
   82ec2:	605a      	str	r2, [r3, #4]
   82ec4:	3408      	adds	r4, #8
   82ec6:	f000 fa5d 	bl	83384 <__malloc_unlock>
   82eca:	4620      	mov	r0, r4
   82ecc:	b003      	add	sp, #12
   82ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82ed2:	68bc      	ldr	r4, [r7, #8]
   82ed4:	6863      	ldr	r3, [r4, #4]
   82ed6:	f023 0803 	bic.w	r8, r3, #3
   82eda:	4545      	cmp	r5, r8
   82edc:	d804      	bhi.n	82ee8 <_malloc_r+0x1d0>
   82ede:	ebc5 0308 	rsb	r3, r5, r8
   82ee2:	2b0f      	cmp	r3, #15
   82ee4:	f300 808c 	bgt.w	83000 <_malloc_r+0x2e8>
   82ee8:	4b53      	ldr	r3, [pc, #332]	; (83038 <_malloc_r+0x320>)
   82eea:	f8df a15c 	ldr.w	sl, [pc, #348]	; 83048 <_malloc_r+0x330>
   82eee:	681a      	ldr	r2, [r3, #0]
   82ef0:	f8da 3000 	ldr.w	r3, [sl]
   82ef4:	442a      	add	r2, r5
   82ef6:	3301      	adds	r3, #1
   82ef8:	eb04 0b08 	add.w	fp, r4, r8
   82efc:	f000 8151 	beq.w	831a2 <_malloc_r+0x48a>
   82f00:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
   82f04:	320f      	adds	r2, #15
   82f06:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
   82f0a:	f022 020f 	bic.w	r2, r2, #15
   82f0e:	4611      	mov	r1, r2
   82f10:	4630      	mov	r0, r6
   82f12:	9201      	str	r2, [sp, #4]
   82f14:	f000 fc28 	bl	83768 <_sbrk_r>
   82f18:	f1b0 3fff 	cmp.w	r0, #4294967295
   82f1c:	4681      	mov	r9, r0
   82f1e:	9a01      	ldr	r2, [sp, #4]
   82f20:	f000 8148 	beq.w	831b4 <_malloc_r+0x49c>
   82f24:	4583      	cmp	fp, r0
   82f26:	f200 80ef 	bhi.w	83108 <_malloc_r+0x3f0>
   82f2a:	4b44      	ldr	r3, [pc, #272]	; (8303c <_malloc_r+0x324>)
   82f2c:	45cb      	cmp	fp, r9
   82f2e:	6819      	ldr	r1, [r3, #0]
   82f30:	4411      	add	r1, r2
   82f32:	6019      	str	r1, [r3, #0]
   82f34:	f000 8143 	beq.w	831be <_malloc_r+0x4a6>
   82f38:	f8da 0000 	ldr.w	r0, [sl]
   82f3c:	f8df e108 	ldr.w	lr, [pc, #264]	; 83048 <_malloc_r+0x330>
   82f40:	3001      	adds	r0, #1
   82f42:	bf1b      	ittet	ne
   82f44:	ebcb 0b09 	rsbne	fp, fp, r9
   82f48:	4459      	addne	r1, fp
   82f4a:	f8ce 9000 	streq.w	r9, [lr]
   82f4e:	6019      	strne	r1, [r3, #0]
   82f50:	f019 0107 	ands.w	r1, r9, #7
   82f54:	f000 8108 	beq.w	83168 <_malloc_r+0x450>
   82f58:	f1c1 0008 	rsb	r0, r1, #8
   82f5c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   82f60:	4481      	add	r9, r0
   82f62:	3108      	adds	r1, #8
   82f64:	444a      	add	r2, r9
   82f66:	f3c2 020b 	ubfx	r2, r2, #0, #12
   82f6a:	ebc2 0a01 	rsb	sl, r2, r1
   82f6e:	4651      	mov	r1, sl
   82f70:	4630      	mov	r0, r6
   82f72:	9301      	str	r3, [sp, #4]
   82f74:	f000 fbf8 	bl	83768 <_sbrk_r>
   82f78:	1c43      	adds	r3, r0, #1
   82f7a:	9b01      	ldr	r3, [sp, #4]
   82f7c:	f000 812d 	beq.w	831da <_malloc_r+0x4c2>
   82f80:	ebc9 0200 	rsb	r2, r9, r0
   82f84:	4452      	add	r2, sl
   82f86:	f042 0201 	orr.w	r2, r2, #1
   82f8a:	6819      	ldr	r1, [r3, #0]
   82f8c:	42bc      	cmp	r4, r7
   82f8e:	4451      	add	r1, sl
   82f90:	f8c7 9008 	str.w	r9, [r7, #8]
   82f94:	6019      	str	r1, [r3, #0]
   82f96:	f8c9 2004 	str.w	r2, [r9, #4]
   82f9a:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 8303c <_malloc_r+0x324>
   82f9e:	d016      	beq.n	82fce <_malloc_r+0x2b6>
   82fa0:	f1b8 0f0f 	cmp.w	r8, #15
   82fa4:	f240 80ef 	bls.w	83186 <_malloc_r+0x46e>
   82fa8:	6862      	ldr	r2, [r4, #4]
   82faa:	f1a8 030c 	sub.w	r3, r8, #12
   82fae:	f023 0307 	bic.w	r3, r3, #7
   82fb2:	f002 0201 	and.w	r2, r2, #1
   82fb6:	18e0      	adds	r0, r4, r3
   82fb8:	f04f 0e05 	mov.w	lr, #5
   82fbc:	431a      	orrs	r2, r3
   82fbe:	2b0f      	cmp	r3, #15
   82fc0:	6062      	str	r2, [r4, #4]
   82fc2:	f8c0 e004 	str.w	lr, [r0, #4]
   82fc6:	f8c0 e008 	str.w	lr, [r0, #8]
   82fca:	f200 810a 	bhi.w	831e2 <_malloc_r+0x4ca>
   82fce:	4b1c      	ldr	r3, [pc, #112]	; (83040 <_malloc_r+0x328>)
   82fd0:	68bc      	ldr	r4, [r7, #8]
   82fd2:	681a      	ldr	r2, [r3, #0]
   82fd4:	4291      	cmp	r1, r2
   82fd6:	bf88      	it	hi
   82fd8:	6019      	strhi	r1, [r3, #0]
   82fda:	4b1a      	ldr	r3, [pc, #104]	; (83044 <_malloc_r+0x32c>)
   82fdc:	681a      	ldr	r2, [r3, #0]
   82fde:	4291      	cmp	r1, r2
   82fe0:	6862      	ldr	r2, [r4, #4]
   82fe2:	bf88      	it	hi
   82fe4:	6019      	strhi	r1, [r3, #0]
   82fe6:	f022 0203 	bic.w	r2, r2, #3
   82fea:	4295      	cmp	r5, r2
   82fec:	eba2 0305 	sub.w	r3, r2, r5
   82ff0:	d801      	bhi.n	82ff6 <_malloc_r+0x2de>
   82ff2:	2b0f      	cmp	r3, #15
   82ff4:	dc04      	bgt.n	83000 <_malloc_r+0x2e8>
   82ff6:	4630      	mov	r0, r6
   82ff8:	f000 f9c4 	bl	83384 <__malloc_unlock>
   82ffc:	2400      	movs	r4, #0
   82ffe:	e6b7      	b.n	82d70 <_malloc_r+0x58>
   83000:	f045 0201 	orr.w	r2, r5, #1
   83004:	f043 0301 	orr.w	r3, r3, #1
   83008:	4425      	add	r5, r4
   8300a:	6062      	str	r2, [r4, #4]
   8300c:	4630      	mov	r0, r6
   8300e:	60bd      	str	r5, [r7, #8]
   83010:	3408      	adds	r4, #8
   83012:	606b      	str	r3, [r5, #4]
   83014:	f000 f9b6 	bl	83384 <__malloc_unlock>
   83018:	4620      	mov	r0, r4
   8301a:	b003      	add	sp, #12
   8301c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83020:	2814      	cmp	r0, #20
   83022:	d969      	bls.n	830f8 <_malloc_r+0x3e0>
   83024:	2854      	cmp	r0, #84	; 0x54
   83026:	f200 8098 	bhi.w	8315a <_malloc_r+0x442>
   8302a:	0b28      	lsrs	r0, r5, #12
   8302c:	306e      	adds	r0, #110	; 0x6e
   8302e:	0041      	lsls	r1, r0, #1
   83030:	e6b2      	b.n	82d98 <_malloc_r+0x80>
   83032:	bf00      	nop
   83034:	20070588 	.word	0x20070588
   83038:	20070b24 	.word	0x20070b24
   8303c:	20070b28 	.word	0x20070b28
   83040:	20070b20 	.word	0x20070b20
   83044:	20070b1c 	.word	0x20070b1c
   83048:	20070994 	.word	0x20070994
   8304c:	0a5a      	lsrs	r2, r3, #9
   8304e:	2a04      	cmp	r2, #4
   83050:	d955      	bls.n	830fe <_malloc_r+0x3e6>
   83052:	2a14      	cmp	r2, #20
   83054:	f200 80a7 	bhi.w	831a6 <_malloc_r+0x48e>
   83058:	325b      	adds	r2, #91	; 0x5b
   8305a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   8305e:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
   83062:	f8dc 1008 	ldr.w	r1, [ip, #8]
   83066:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 83220 <_malloc_r+0x508>
   8306a:	4561      	cmp	r1, ip
   8306c:	d07f      	beq.n	8316e <_malloc_r+0x456>
   8306e:	684a      	ldr	r2, [r1, #4]
   83070:	f022 0203 	bic.w	r2, r2, #3
   83074:	4293      	cmp	r3, r2
   83076:	d202      	bcs.n	8307e <_malloc_r+0x366>
   83078:	6889      	ldr	r1, [r1, #8]
   8307a:	458c      	cmp	ip, r1
   8307c:	d1f7      	bne.n	8306e <_malloc_r+0x356>
   8307e:	68ca      	ldr	r2, [r1, #12]
   83080:	687b      	ldr	r3, [r7, #4]
   83082:	60e2      	str	r2, [r4, #12]
   83084:	60a1      	str	r1, [r4, #8]
   83086:	6094      	str	r4, [r2, #8]
   83088:	60cc      	str	r4, [r1, #12]
   8308a:	e6c7      	b.n	82e1c <_malloc_r+0x104>
   8308c:	f045 0701 	orr.w	r7, r5, #1
   83090:	f042 0301 	orr.w	r3, r2, #1
   83094:	4425      	add	r5, r4
   83096:	6067      	str	r7, [r4, #4]
   83098:	4630      	mov	r0, r6
   8309a:	614d      	str	r5, [r1, #20]
   8309c:	610d      	str	r5, [r1, #16]
   8309e:	f8c5 e00c 	str.w	lr, [r5, #12]
   830a2:	f8c5 e008 	str.w	lr, [r5, #8]
   830a6:	606b      	str	r3, [r5, #4]
   830a8:	50aa      	str	r2, [r5, r2]
   830aa:	3408      	adds	r4, #8
   830ac:	f000 f96a 	bl	83384 <__malloc_unlock>
   830b0:	e65e      	b.n	82d70 <_malloc_r+0x58>
   830b2:	684b      	ldr	r3, [r1, #4]
   830b4:	e6b2      	b.n	82e1c <_malloc_r+0x104>
   830b6:	f109 0901 	add.w	r9, r9, #1
   830ba:	f019 0f03 	tst.w	r9, #3
   830be:	f10c 0c08 	add.w	ip, ip, #8
   830c2:	f47f aebd 	bne.w	82e40 <_malloc_r+0x128>
   830c6:	e02c      	b.n	83122 <_malloc_r+0x40a>
   830c8:	f104 0308 	add.w	r3, r4, #8
   830cc:	6964      	ldr	r4, [r4, #20]
   830ce:	42a3      	cmp	r3, r4
   830d0:	bf08      	it	eq
   830d2:	3002      	addeq	r0, #2
   830d4:	f43f ae75 	beq.w	82dc2 <_malloc_r+0xaa>
   830d8:	e63a      	b.n	82d50 <_malloc_r+0x38>
   830da:	461c      	mov	r4, r3
   830dc:	441a      	add	r2, r3
   830de:	6851      	ldr	r1, [r2, #4]
   830e0:	68db      	ldr	r3, [r3, #12]
   830e2:	f854 5f08 	ldr.w	r5, [r4, #8]!
   830e6:	f041 0101 	orr.w	r1, r1, #1
   830ea:	6051      	str	r1, [r2, #4]
   830ec:	4630      	mov	r0, r6
   830ee:	60eb      	str	r3, [r5, #12]
   830f0:	609d      	str	r5, [r3, #8]
   830f2:	f000 f947 	bl	83384 <__malloc_unlock>
   830f6:	e63b      	b.n	82d70 <_malloc_r+0x58>
   830f8:	305b      	adds	r0, #91	; 0x5b
   830fa:	0041      	lsls	r1, r0, #1
   830fc:	e64c      	b.n	82d98 <_malloc_r+0x80>
   830fe:	099a      	lsrs	r2, r3, #6
   83100:	3238      	adds	r2, #56	; 0x38
   83102:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   83106:	e7aa      	b.n	8305e <_malloc_r+0x346>
   83108:	42bc      	cmp	r4, r7
   8310a:	4b45      	ldr	r3, [pc, #276]	; (83220 <_malloc_r+0x508>)
   8310c:	f43f af0d 	beq.w	82f2a <_malloc_r+0x212>
   83110:	689c      	ldr	r4, [r3, #8]
   83112:	6862      	ldr	r2, [r4, #4]
   83114:	f022 0203 	bic.w	r2, r2, #3
   83118:	e767      	b.n	82fea <_malloc_r+0x2d2>
   8311a:	f8d8 8000 	ldr.w	r8, [r8]
   8311e:	4598      	cmp	r8, r3
   83120:	d17c      	bne.n	8321c <_malloc_r+0x504>
   83122:	f010 0f03 	tst.w	r0, #3
   83126:	f1a8 0308 	sub.w	r3, r8, #8
   8312a:	f100 30ff 	add.w	r0, r0, #4294967295
   8312e:	d1f4      	bne.n	8311a <_malloc_r+0x402>
   83130:	687b      	ldr	r3, [r7, #4]
   83132:	ea23 0304 	bic.w	r3, r3, r4
   83136:	607b      	str	r3, [r7, #4]
   83138:	0064      	lsls	r4, r4, #1
   8313a:	429c      	cmp	r4, r3
   8313c:	f63f aec9 	bhi.w	82ed2 <_malloc_r+0x1ba>
   83140:	2c00      	cmp	r4, #0
   83142:	f43f aec6 	beq.w	82ed2 <_malloc_r+0x1ba>
   83146:	4223      	tst	r3, r4
   83148:	4648      	mov	r0, r9
   8314a:	f47f ae75 	bne.w	82e38 <_malloc_r+0x120>
   8314e:	0064      	lsls	r4, r4, #1
   83150:	4223      	tst	r3, r4
   83152:	f100 0004 	add.w	r0, r0, #4
   83156:	d0fa      	beq.n	8314e <_malloc_r+0x436>
   83158:	e66e      	b.n	82e38 <_malloc_r+0x120>
   8315a:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
   8315e:	d818      	bhi.n	83192 <_malloc_r+0x47a>
   83160:	0be8      	lsrs	r0, r5, #15
   83162:	3077      	adds	r0, #119	; 0x77
   83164:	0041      	lsls	r1, r0, #1
   83166:	e617      	b.n	82d98 <_malloc_r+0x80>
   83168:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   8316c:	e6fa      	b.n	82f64 <_malloc_r+0x24c>
   8316e:	f8d8 3004 	ldr.w	r3, [r8, #4]
   83172:	1092      	asrs	r2, r2, #2
   83174:	f04f 0c01 	mov.w	ip, #1
   83178:	fa0c f202 	lsl.w	r2, ip, r2
   8317c:	4313      	orrs	r3, r2
   8317e:	f8c8 3004 	str.w	r3, [r8, #4]
   83182:	460a      	mov	r2, r1
   83184:	e77d      	b.n	83082 <_malloc_r+0x36a>
   83186:	2301      	movs	r3, #1
   83188:	f8c9 3004 	str.w	r3, [r9, #4]
   8318c:	464c      	mov	r4, r9
   8318e:	2200      	movs	r2, #0
   83190:	e72b      	b.n	82fea <_malloc_r+0x2d2>
   83192:	f240 5354 	movw	r3, #1364	; 0x554
   83196:	4298      	cmp	r0, r3
   83198:	d81c      	bhi.n	831d4 <_malloc_r+0x4bc>
   8319a:	0ca8      	lsrs	r0, r5, #18
   8319c:	307c      	adds	r0, #124	; 0x7c
   8319e:	0041      	lsls	r1, r0, #1
   831a0:	e5fa      	b.n	82d98 <_malloc_r+0x80>
   831a2:	3210      	adds	r2, #16
   831a4:	e6b3      	b.n	82f0e <_malloc_r+0x1f6>
   831a6:	2a54      	cmp	r2, #84	; 0x54
   831a8:	d823      	bhi.n	831f2 <_malloc_r+0x4da>
   831aa:	0b1a      	lsrs	r2, r3, #12
   831ac:	326e      	adds	r2, #110	; 0x6e
   831ae:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   831b2:	e754      	b.n	8305e <_malloc_r+0x346>
   831b4:	68bc      	ldr	r4, [r7, #8]
   831b6:	6862      	ldr	r2, [r4, #4]
   831b8:	f022 0203 	bic.w	r2, r2, #3
   831bc:	e715      	b.n	82fea <_malloc_r+0x2d2>
   831be:	f3cb 000b 	ubfx	r0, fp, #0, #12
   831c2:	2800      	cmp	r0, #0
   831c4:	f47f aeb8 	bne.w	82f38 <_malloc_r+0x220>
   831c8:	4442      	add	r2, r8
   831ca:	68bb      	ldr	r3, [r7, #8]
   831cc:	f042 0201 	orr.w	r2, r2, #1
   831d0:	605a      	str	r2, [r3, #4]
   831d2:	e6fc      	b.n	82fce <_malloc_r+0x2b6>
   831d4:	21fc      	movs	r1, #252	; 0xfc
   831d6:	207e      	movs	r0, #126	; 0x7e
   831d8:	e5de      	b.n	82d98 <_malloc_r+0x80>
   831da:	2201      	movs	r2, #1
   831dc:	f04f 0a00 	mov.w	sl, #0
   831e0:	e6d3      	b.n	82f8a <_malloc_r+0x272>
   831e2:	f104 0108 	add.w	r1, r4, #8
   831e6:	4630      	mov	r0, r6
   831e8:	f7ff fa84 	bl	826f4 <_free_r>
   831ec:	f8da 1000 	ldr.w	r1, [sl]
   831f0:	e6ed      	b.n	82fce <_malloc_r+0x2b6>
   831f2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   831f6:	d804      	bhi.n	83202 <_malloc_r+0x4ea>
   831f8:	0bda      	lsrs	r2, r3, #15
   831fa:	3277      	adds	r2, #119	; 0x77
   831fc:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   83200:	e72d      	b.n	8305e <_malloc_r+0x346>
   83202:	f240 5154 	movw	r1, #1364	; 0x554
   83206:	428a      	cmp	r2, r1
   83208:	d804      	bhi.n	83214 <_malloc_r+0x4fc>
   8320a:	0c9a      	lsrs	r2, r3, #18
   8320c:	327c      	adds	r2, #124	; 0x7c
   8320e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   83212:	e724      	b.n	8305e <_malloc_r+0x346>
   83214:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
   83218:	227e      	movs	r2, #126	; 0x7e
   8321a:	e720      	b.n	8305e <_malloc_r+0x346>
   8321c:	687b      	ldr	r3, [r7, #4]
   8321e:	e78b      	b.n	83138 <_malloc_r+0x420>
   83220:	20070588 	.word	0x20070588

00083224 <memchr>:
   83224:	0783      	lsls	r3, r0, #30
   83226:	b470      	push	{r4, r5, r6}
   83228:	b2c9      	uxtb	r1, r1
   8322a:	d040      	beq.n	832ae <memchr+0x8a>
   8322c:	1e54      	subs	r4, r2, #1
   8322e:	2a00      	cmp	r2, #0
   83230:	d03f      	beq.n	832b2 <memchr+0x8e>
   83232:	7803      	ldrb	r3, [r0, #0]
   83234:	428b      	cmp	r3, r1
   83236:	bf18      	it	ne
   83238:	1c43      	addne	r3, r0, #1
   8323a:	d105      	bne.n	83248 <memchr+0x24>
   8323c:	e01c      	b.n	83278 <memchr+0x54>
   8323e:	b1ec      	cbz	r4, 8327c <memchr+0x58>
   83240:	7802      	ldrb	r2, [r0, #0]
   83242:	3c01      	subs	r4, #1
   83244:	428a      	cmp	r2, r1
   83246:	d017      	beq.n	83278 <memchr+0x54>
   83248:	f013 0f03 	tst.w	r3, #3
   8324c:	4618      	mov	r0, r3
   8324e:	f103 0301 	add.w	r3, r3, #1
   83252:	d1f4      	bne.n	8323e <memchr+0x1a>
   83254:	2c03      	cmp	r4, #3
   83256:	d814      	bhi.n	83282 <memchr+0x5e>
   83258:	b184      	cbz	r4, 8327c <memchr+0x58>
   8325a:	7803      	ldrb	r3, [r0, #0]
   8325c:	428b      	cmp	r3, r1
   8325e:	d00b      	beq.n	83278 <memchr+0x54>
   83260:	1905      	adds	r5, r0, r4
   83262:	1c43      	adds	r3, r0, #1
   83264:	e002      	b.n	8326c <memchr+0x48>
   83266:	7802      	ldrb	r2, [r0, #0]
   83268:	428a      	cmp	r2, r1
   8326a:	d005      	beq.n	83278 <memchr+0x54>
   8326c:	42ab      	cmp	r3, r5
   8326e:	4618      	mov	r0, r3
   83270:	f103 0301 	add.w	r3, r3, #1
   83274:	d1f7      	bne.n	83266 <memchr+0x42>
   83276:	2000      	movs	r0, #0
   83278:	bc70      	pop	{r4, r5, r6}
   8327a:	4770      	bx	lr
   8327c:	4620      	mov	r0, r4
   8327e:	bc70      	pop	{r4, r5, r6}
   83280:	4770      	bx	lr
   83282:	4602      	mov	r2, r0
   83284:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   83288:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   8328c:	6813      	ldr	r3, [r2, #0]
   8328e:	4610      	mov	r0, r2
   83290:	4073      	eors	r3, r6
   83292:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
   83296:	ea25 0303 	bic.w	r3, r5, r3
   8329a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   8329e:	f102 0204 	add.w	r2, r2, #4
   832a2:	d1d9      	bne.n	83258 <memchr+0x34>
   832a4:	3c04      	subs	r4, #4
   832a6:	2c03      	cmp	r4, #3
   832a8:	4610      	mov	r0, r2
   832aa:	d8ef      	bhi.n	8328c <memchr+0x68>
   832ac:	e7d4      	b.n	83258 <memchr+0x34>
   832ae:	4614      	mov	r4, r2
   832b0:	e7d0      	b.n	83254 <memchr+0x30>
   832b2:	4610      	mov	r0, r2
   832b4:	e7e0      	b.n	83278 <memchr+0x54>
   832b6:	bf00      	nop

000832b8 <memmove>:
   832b8:	4288      	cmp	r0, r1
   832ba:	b5f0      	push	{r4, r5, r6, r7, lr}
   832bc:	d90d      	bls.n	832da <memmove+0x22>
   832be:	188b      	adds	r3, r1, r2
   832c0:	4298      	cmp	r0, r3
   832c2:	d20a      	bcs.n	832da <memmove+0x22>
   832c4:	1881      	adds	r1, r0, r2
   832c6:	2a00      	cmp	r2, #0
   832c8:	d054      	beq.n	83374 <memmove+0xbc>
   832ca:	1a9a      	subs	r2, r3, r2
   832cc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   832d0:	4293      	cmp	r3, r2
   832d2:	f801 4d01 	strb.w	r4, [r1, #-1]!
   832d6:	d1f9      	bne.n	832cc <memmove+0x14>
   832d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   832da:	2a0f      	cmp	r2, #15
   832dc:	d948      	bls.n	83370 <memmove+0xb8>
   832de:	ea40 0301 	orr.w	r3, r0, r1
   832e2:	079b      	lsls	r3, r3, #30
   832e4:	d147      	bne.n	83376 <memmove+0xbe>
   832e6:	4615      	mov	r5, r2
   832e8:	f100 0410 	add.w	r4, r0, #16
   832ec:	f101 0310 	add.w	r3, r1, #16
   832f0:	f853 6c10 	ldr.w	r6, [r3, #-16]
   832f4:	3d10      	subs	r5, #16
   832f6:	f844 6c10 	str.w	r6, [r4, #-16]
   832fa:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   832fe:	2d0f      	cmp	r5, #15
   83300:	f844 6c0c 	str.w	r6, [r4, #-12]
   83304:	f853 6c08 	ldr.w	r6, [r3, #-8]
   83308:	f104 0410 	add.w	r4, r4, #16
   8330c:	f844 6c18 	str.w	r6, [r4, #-24]
   83310:	f853 6c04 	ldr.w	r6, [r3, #-4]
   83314:	f103 0310 	add.w	r3, r3, #16
   83318:	f844 6c14 	str.w	r6, [r4, #-20]
   8331c:	d8e8      	bhi.n	832f0 <memmove+0x38>
   8331e:	f1a2 0310 	sub.w	r3, r2, #16
   83322:	f023 030f 	bic.w	r3, r3, #15
   83326:	f002 0e0f 	and.w	lr, r2, #15
   8332a:	3310      	adds	r3, #16
   8332c:	f1be 0f03 	cmp.w	lr, #3
   83330:	4419      	add	r1, r3
   83332:	4403      	add	r3, r0
   83334:	d921      	bls.n	8337a <memmove+0xc2>
   83336:	460e      	mov	r6, r1
   83338:	4674      	mov	r4, lr
   8333a:	1f1d      	subs	r5, r3, #4
   8333c:	f856 7b04 	ldr.w	r7, [r6], #4
   83340:	3c04      	subs	r4, #4
   83342:	2c03      	cmp	r4, #3
   83344:	f845 7f04 	str.w	r7, [r5, #4]!
   83348:	d8f8      	bhi.n	8333c <memmove+0x84>
   8334a:	f1ae 0404 	sub.w	r4, lr, #4
   8334e:	f024 0403 	bic.w	r4, r4, #3
   83352:	3404      	adds	r4, #4
   83354:	4423      	add	r3, r4
   83356:	4421      	add	r1, r4
   83358:	f002 0203 	and.w	r2, r2, #3
   8335c:	b152      	cbz	r2, 83374 <memmove+0xbc>
   8335e:	3b01      	subs	r3, #1
   83360:	440a      	add	r2, r1
   83362:	f811 4b01 	ldrb.w	r4, [r1], #1
   83366:	4291      	cmp	r1, r2
   83368:	f803 4f01 	strb.w	r4, [r3, #1]!
   8336c:	d1f9      	bne.n	83362 <memmove+0xaa>
   8336e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83370:	4603      	mov	r3, r0
   83372:	e7f3      	b.n	8335c <memmove+0xa4>
   83374:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83376:	4603      	mov	r3, r0
   83378:	e7f1      	b.n	8335e <memmove+0xa6>
   8337a:	4672      	mov	r2, lr
   8337c:	e7ee      	b.n	8335c <memmove+0xa4>
   8337e:	bf00      	nop

00083380 <__malloc_lock>:
   83380:	4770      	bx	lr
   83382:	bf00      	nop

00083384 <__malloc_unlock>:
   83384:	4770      	bx	lr
   83386:	bf00      	nop

00083388 <_realloc_r>:
   83388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8338c:	4617      	mov	r7, r2
   8338e:	b083      	sub	sp, #12
   83390:	460d      	mov	r5, r1
   83392:	2900      	cmp	r1, #0
   83394:	f000 80e2 	beq.w	8355c <_realloc_r+0x1d4>
   83398:	4681      	mov	r9, r0
   8339a:	f107 040b 	add.w	r4, r7, #11
   8339e:	f7ff ffef 	bl	83380 <__malloc_lock>
   833a2:	f855 3c04 	ldr.w	r3, [r5, #-4]
   833a6:	2c16      	cmp	r4, #22
   833a8:	f023 0603 	bic.w	r6, r3, #3
   833ac:	f1a5 0808 	sub.w	r8, r5, #8
   833b0:	d84b      	bhi.n	8344a <_realloc_r+0xc2>
   833b2:	2210      	movs	r2, #16
   833b4:	4614      	mov	r4, r2
   833b6:	42a7      	cmp	r7, r4
   833b8:	d84c      	bhi.n	83454 <_realloc_r+0xcc>
   833ba:	4296      	cmp	r6, r2
   833bc:	da51      	bge.n	83462 <_realloc_r+0xda>
   833be:	f8df b3a4 	ldr.w	fp, [pc, #932]	; 83764 <_realloc_r+0x3dc>
   833c2:	eb08 0106 	add.w	r1, r8, r6
   833c6:	f8db 0008 	ldr.w	r0, [fp, #8]
   833ca:	4288      	cmp	r0, r1
   833cc:	f000 80d3 	beq.w	83576 <_realloc_r+0x1ee>
   833d0:	6848      	ldr	r0, [r1, #4]
   833d2:	f020 0e01 	bic.w	lr, r0, #1
   833d6:	448e      	add	lr, r1
   833d8:	f8de e004 	ldr.w	lr, [lr, #4]
   833dc:	f01e 0f01 	tst.w	lr, #1
   833e0:	d154      	bne.n	8348c <_realloc_r+0x104>
   833e2:	f020 0003 	bic.w	r0, r0, #3
   833e6:	4430      	add	r0, r6
   833e8:	4290      	cmp	r0, r2
   833ea:	f280 80bd 	bge.w	83568 <_realloc_r+0x1e0>
   833ee:	07db      	lsls	r3, r3, #31
   833f0:	f100 8090 	bmi.w	83514 <_realloc_r+0x18c>
   833f4:	f855 3c08 	ldr.w	r3, [r5, #-8]
   833f8:	ebc3 0a08 	rsb	sl, r3, r8
   833fc:	f8da 3004 	ldr.w	r3, [sl, #4]
   83400:	f023 0303 	bic.w	r3, r3, #3
   83404:	eb00 0e03 	add.w	lr, r0, r3
   83408:	4596      	cmp	lr, r2
   8340a:	db49      	blt.n	834a0 <_realloc_r+0x118>
   8340c:	4657      	mov	r7, sl
   8340e:	68cb      	ldr	r3, [r1, #12]
   83410:	6889      	ldr	r1, [r1, #8]
   83412:	1f32      	subs	r2, r6, #4
   83414:	60cb      	str	r3, [r1, #12]
   83416:	6099      	str	r1, [r3, #8]
   83418:	f857 1f08 	ldr.w	r1, [r7, #8]!
   8341c:	f8da 300c 	ldr.w	r3, [sl, #12]
   83420:	2a24      	cmp	r2, #36	; 0x24
   83422:	60cb      	str	r3, [r1, #12]
   83424:	6099      	str	r1, [r3, #8]
   83426:	f200 8133 	bhi.w	83690 <_realloc_r+0x308>
   8342a:	2a13      	cmp	r2, #19
   8342c:	f240 80fa 	bls.w	83624 <_realloc_r+0x29c>
   83430:	682b      	ldr	r3, [r5, #0]
   83432:	2a1b      	cmp	r2, #27
   83434:	f8ca 3008 	str.w	r3, [sl, #8]
   83438:	686b      	ldr	r3, [r5, #4]
   8343a:	f8ca 300c 	str.w	r3, [sl, #12]
   8343e:	f200 813b 	bhi.w	836b8 <_realloc_r+0x330>
   83442:	3508      	adds	r5, #8
   83444:	f10a 0310 	add.w	r3, sl, #16
   83448:	e0ed      	b.n	83626 <_realloc_r+0x29e>
   8344a:	f024 0407 	bic.w	r4, r4, #7
   8344e:	2c00      	cmp	r4, #0
   83450:	4622      	mov	r2, r4
   83452:	dab0      	bge.n	833b6 <_realloc_r+0x2e>
   83454:	230c      	movs	r3, #12
   83456:	2000      	movs	r0, #0
   83458:	f8c9 3000 	str.w	r3, [r9]
   8345c:	b003      	add	sp, #12
   8345e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83462:	462f      	mov	r7, r5
   83464:	1b32      	subs	r2, r6, r4
   83466:	2a0f      	cmp	r2, #15
   83468:	f003 0301 	and.w	r3, r3, #1
   8346c:	d840      	bhi.n	834f0 <_realloc_r+0x168>
   8346e:	4333      	orrs	r3, r6
   83470:	f8c8 3004 	str.w	r3, [r8, #4]
   83474:	4446      	add	r6, r8
   83476:	6873      	ldr	r3, [r6, #4]
   83478:	f043 0301 	orr.w	r3, r3, #1
   8347c:	6073      	str	r3, [r6, #4]
   8347e:	4648      	mov	r0, r9
   83480:	f7ff ff80 	bl	83384 <__malloc_unlock>
   83484:	4638      	mov	r0, r7
   83486:	b003      	add	sp, #12
   83488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8348c:	07d9      	lsls	r1, r3, #31
   8348e:	d441      	bmi.n	83514 <_realloc_r+0x18c>
   83490:	f855 3c08 	ldr.w	r3, [r5, #-8]
   83494:	ebc3 0a08 	rsb	sl, r3, r8
   83498:	f8da 3004 	ldr.w	r3, [sl, #4]
   8349c:	f023 0303 	bic.w	r3, r3, #3
   834a0:	4433      	add	r3, r6
   834a2:	4293      	cmp	r3, r2
   834a4:	db36      	blt.n	83514 <_realloc_r+0x18c>
   834a6:	4657      	mov	r7, sl
   834a8:	f8da 100c 	ldr.w	r1, [sl, #12]
   834ac:	f857 0f08 	ldr.w	r0, [r7, #8]!
   834b0:	1f32      	subs	r2, r6, #4
   834b2:	2a24      	cmp	r2, #36	; 0x24
   834b4:	60c1      	str	r1, [r0, #12]
   834b6:	6088      	str	r0, [r1, #8]
   834b8:	f200 80f5 	bhi.w	836a6 <_realloc_r+0x31e>
   834bc:	2a13      	cmp	r2, #19
   834be:	f240 80f0 	bls.w	836a2 <_realloc_r+0x31a>
   834c2:	6829      	ldr	r1, [r5, #0]
   834c4:	2a1b      	cmp	r2, #27
   834c6:	f8ca 1008 	str.w	r1, [sl, #8]
   834ca:	6869      	ldr	r1, [r5, #4]
   834cc:	f8ca 100c 	str.w	r1, [sl, #12]
   834d0:	f200 8107 	bhi.w	836e2 <_realloc_r+0x35a>
   834d4:	3508      	adds	r5, #8
   834d6:	f10a 0210 	add.w	r2, sl, #16
   834da:	6829      	ldr	r1, [r5, #0]
   834dc:	461e      	mov	r6, r3
   834de:	6011      	str	r1, [r2, #0]
   834e0:	6869      	ldr	r1, [r5, #4]
   834e2:	46d0      	mov	r8, sl
   834e4:	6051      	str	r1, [r2, #4]
   834e6:	68ab      	ldr	r3, [r5, #8]
   834e8:	6093      	str	r3, [r2, #8]
   834ea:	f8da 3004 	ldr.w	r3, [sl, #4]
   834ee:	e7b9      	b.n	83464 <_realloc_r+0xdc>
   834f0:	eb08 0104 	add.w	r1, r8, r4
   834f4:	4323      	orrs	r3, r4
   834f6:	f042 0001 	orr.w	r0, r2, #1
   834fa:	f8c8 3004 	str.w	r3, [r8, #4]
   834fe:	440a      	add	r2, r1
   83500:	6048      	str	r0, [r1, #4]
   83502:	6853      	ldr	r3, [r2, #4]
   83504:	3108      	adds	r1, #8
   83506:	f043 0301 	orr.w	r3, r3, #1
   8350a:	6053      	str	r3, [r2, #4]
   8350c:	4648      	mov	r0, r9
   8350e:	f7ff f8f1 	bl	826f4 <_free_r>
   83512:	e7b4      	b.n	8347e <_realloc_r+0xf6>
   83514:	4639      	mov	r1, r7
   83516:	4648      	mov	r0, r9
   83518:	f7ff fbfe 	bl	82d18 <_malloc_r>
   8351c:	4607      	mov	r7, r0
   8351e:	2800      	cmp	r0, #0
   83520:	d0ad      	beq.n	8347e <_realloc_r+0xf6>
   83522:	f855 3c04 	ldr.w	r3, [r5, #-4]
   83526:	f1a0 0108 	sub.w	r1, r0, #8
   8352a:	f023 0201 	bic.w	r2, r3, #1
   8352e:	4442      	add	r2, r8
   83530:	4291      	cmp	r1, r2
   83532:	f000 80a6 	beq.w	83682 <_realloc_r+0x2fa>
   83536:	1f32      	subs	r2, r6, #4
   83538:	2a24      	cmp	r2, #36	; 0x24
   8353a:	f200 8093 	bhi.w	83664 <_realloc_r+0x2dc>
   8353e:	2a13      	cmp	r2, #19
   83540:	d865      	bhi.n	8360e <_realloc_r+0x286>
   83542:	4603      	mov	r3, r0
   83544:	462a      	mov	r2, r5
   83546:	6811      	ldr	r1, [r2, #0]
   83548:	6019      	str	r1, [r3, #0]
   8354a:	6851      	ldr	r1, [r2, #4]
   8354c:	6059      	str	r1, [r3, #4]
   8354e:	6892      	ldr	r2, [r2, #8]
   83550:	609a      	str	r2, [r3, #8]
   83552:	4629      	mov	r1, r5
   83554:	4648      	mov	r0, r9
   83556:	f7ff f8cd 	bl	826f4 <_free_r>
   8355a:	e790      	b.n	8347e <_realloc_r+0xf6>
   8355c:	4611      	mov	r1, r2
   8355e:	b003      	add	sp, #12
   83560:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83564:	f7ff bbd8 	b.w	82d18 <_malloc_r>
   83568:	68ca      	ldr	r2, [r1, #12]
   8356a:	6889      	ldr	r1, [r1, #8]
   8356c:	462f      	mov	r7, r5
   8356e:	60ca      	str	r2, [r1, #12]
   83570:	4606      	mov	r6, r0
   83572:	6091      	str	r1, [r2, #8]
   83574:	e776      	b.n	83464 <_realloc_r+0xdc>
   83576:	6841      	ldr	r1, [r0, #4]
   83578:	f104 0010 	add.w	r0, r4, #16
   8357c:	f021 0103 	bic.w	r1, r1, #3
   83580:	4431      	add	r1, r6
   83582:	4281      	cmp	r1, r0
   83584:	da5a      	bge.n	8363c <_realloc_r+0x2b4>
   83586:	07db      	lsls	r3, r3, #31
   83588:	d4c4      	bmi.n	83514 <_realloc_r+0x18c>
   8358a:	f855 3c08 	ldr.w	r3, [r5, #-8]
   8358e:	ebc3 0a08 	rsb	sl, r3, r8
   83592:	f8da 3004 	ldr.w	r3, [sl, #4]
   83596:	f023 0303 	bic.w	r3, r3, #3
   8359a:	eb01 0c03 	add.w	ip, r1, r3
   8359e:	4560      	cmp	r0, ip
   835a0:	f73f af7e 	bgt.w	834a0 <_realloc_r+0x118>
   835a4:	4657      	mov	r7, sl
   835a6:	f8da 300c 	ldr.w	r3, [sl, #12]
   835aa:	f857 1f08 	ldr.w	r1, [r7, #8]!
   835ae:	1f32      	subs	r2, r6, #4
   835b0:	2a24      	cmp	r2, #36	; 0x24
   835b2:	60cb      	str	r3, [r1, #12]
   835b4:	6099      	str	r1, [r3, #8]
   835b6:	f200 80b6 	bhi.w	83726 <_realloc_r+0x39e>
   835ba:	2a13      	cmp	r2, #19
   835bc:	f240 80a7 	bls.w	8370e <_realloc_r+0x386>
   835c0:	682b      	ldr	r3, [r5, #0]
   835c2:	2a1b      	cmp	r2, #27
   835c4:	f8ca 3008 	str.w	r3, [sl, #8]
   835c8:	686b      	ldr	r3, [r5, #4]
   835ca:	f8ca 300c 	str.w	r3, [sl, #12]
   835ce:	f200 80b3 	bhi.w	83738 <_realloc_r+0x3b0>
   835d2:	3508      	adds	r5, #8
   835d4:	f10a 0310 	add.w	r3, sl, #16
   835d8:	682a      	ldr	r2, [r5, #0]
   835da:	601a      	str	r2, [r3, #0]
   835dc:	686a      	ldr	r2, [r5, #4]
   835de:	605a      	str	r2, [r3, #4]
   835e0:	68aa      	ldr	r2, [r5, #8]
   835e2:	609a      	str	r2, [r3, #8]
   835e4:	ebc4 030c 	rsb	r3, r4, ip
   835e8:	eb0a 0204 	add.w	r2, sl, r4
   835ec:	f043 0301 	orr.w	r3, r3, #1
   835f0:	f8cb 2008 	str.w	r2, [fp, #8]
   835f4:	6053      	str	r3, [r2, #4]
   835f6:	f8da 3004 	ldr.w	r3, [sl, #4]
   835fa:	4648      	mov	r0, r9
   835fc:	f003 0301 	and.w	r3, r3, #1
   83600:	431c      	orrs	r4, r3
   83602:	f8ca 4004 	str.w	r4, [sl, #4]
   83606:	f7ff febd 	bl	83384 <__malloc_unlock>
   8360a:	4638      	mov	r0, r7
   8360c:	e73b      	b.n	83486 <_realloc_r+0xfe>
   8360e:	682b      	ldr	r3, [r5, #0]
   83610:	2a1b      	cmp	r2, #27
   83612:	6003      	str	r3, [r0, #0]
   83614:	686b      	ldr	r3, [r5, #4]
   83616:	6043      	str	r3, [r0, #4]
   83618:	d828      	bhi.n	8366c <_realloc_r+0x2e4>
   8361a:	f100 0308 	add.w	r3, r0, #8
   8361e:	f105 0208 	add.w	r2, r5, #8
   83622:	e790      	b.n	83546 <_realloc_r+0x1be>
   83624:	463b      	mov	r3, r7
   83626:	682a      	ldr	r2, [r5, #0]
   83628:	4676      	mov	r6, lr
   8362a:	601a      	str	r2, [r3, #0]
   8362c:	686a      	ldr	r2, [r5, #4]
   8362e:	46d0      	mov	r8, sl
   83630:	605a      	str	r2, [r3, #4]
   83632:	68aa      	ldr	r2, [r5, #8]
   83634:	609a      	str	r2, [r3, #8]
   83636:	f8da 3004 	ldr.w	r3, [sl, #4]
   8363a:	e713      	b.n	83464 <_realloc_r+0xdc>
   8363c:	1b0b      	subs	r3, r1, r4
   8363e:	eb08 0204 	add.w	r2, r8, r4
   83642:	f043 0301 	orr.w	r3, r3, #1
   83646:	f8cb 2008 	str.w	r2, [fp, #8]
   8364a:	6053      	str	r3, [r2, #4]
   8364c:	f855 3c04 	ldr.w	r3, [r5, #-4]
   83650:	4648      	mov	r0, r9
   83652:	f003 0301 	and.w	r3, r3, #1
   83656:	431c      	orrs	r4, r3
   83658:	f845 4c04 	str.w	r4, [r5, #-4]
   8365c:	f7ff fe92 	bl	83384 <__malloc_unlock>
   83660:	4628      	mov	r0, r5
   83662:	e710      	b.n	83486 <_realloc_r+0xfe>
   83664:	4629      	mov	r1, r5
   83666:	f7ff fe27 	bl	832b8 <memmove>
   8366a:	e772      	b.n	83552 <_realloc_r+0x1ca>
   8366c:	68ab      	ldr	r3, [r5, #8]
   8366e:	2a24      	cmp	r2, #36	; 0x24
   83670:	6083      	str	r3, [r0, #8]
   83672:	68eb      	ldr	r3, [r5, #12]
   83674:	60c3      	str	r3, [r0, #12]
   83676:	d02b      	beq.n	836d0 <_realloc_r+0x348>
   83678:	f100 0310 	add.w	r3, r0, #16
   8367c:	f105 0210 	add.w	r2, r5, #16
   83680:	e761      	b.n	83546 <_realloc_r+0x1be>
   83682:	f850 2c04 	ldr.w	r2, [r0, #-4]
   83686:	462f      	mov	r7, r5
   83688:	f022 0203 	bic.w	r2, r2, #3
   8368c:	4416      	add	r6, r2
   8368e:	e6e9      	b.n	83464 <_realloc_r+0xdc>
   83690:	4629      	mov	r1, r5
   83692:	4638      	mov	r0, r7
   83694:	4676      	mov	r6, lr
   83696:	46d0      	mov	r8, sl
   83698:	f7ff fe0e 	bl	832b8 <memmove>
   8369c:	f8da 3004 	ldr.w	r3, [sl, #4]
   836a0:	e6e0      	b.n	83464 <_realloc_r+0xdc>
   836a2:	463a      	mov	r2, r7
   836a4:	e719      	b.n	834da <_realloc_r+0x152>
   836a6:	4629      	mov	r1, r5
   836a8:	4638      	mov	r0, r7
   836aa:	461e      	mov	r6, r3
   836ac:	46d0      	mov	r8, sl
   836ae:	f7ff fe03 	bl	832b8 <memmove>
   836b2:	f8da 3004 	ldr.w	r3, [sl, #4]
   836b6:	e6d5      	b.n	83464 <_realloc_r+0xdc>
   836b8:	68ab      	ldr	r3, [r5, #8]
   836ba:	2a24      	cmp	r2, #36	; 0x24
   836bc:	f8ca 3010 	str.w	r3, [sl, #16]
   836c0:	68eb      	ldr	r3, [r5, #12]
   836c2:	f8ca 3014 	str.w	r3, [sl, #20]
   836c6:	d018      	beq.n	836fa <_realloc_r+0x372>
   836c8:	3510      	adds	r5, #16
   836ca:	f10a 0318 	add.w	r3, sl, #24
   836ce:	e7aa      	b.n	83626 <_realloc_r+0x29e>
   836d0:	692a      	ldr	r2, [r5, #16]
   836d2:	f100 0318 	add.w	r3, r0, #24
   836d6:	6102      	str	r2, [r0, #16]
   836d8:	6969      	ldr	r1, [r5, #20]
   836da:	f105 0218 	add.w	r2, r5, #24
   836de:	6141      	str	r1, [r0, #20]
   836e0:	e731      	b.n	83546 <_realloc_r+0x1be>
   836e2:	68a9      	ldr	r1, [r5, #8]
   836e4:	2a24      	cmp	r2, #36	; 0x24
   836e6:	f8ca 1010 	str.w	r1, [sl, #16]
   836ea:	68e9      	ldr	r1, [r5, #12]
   836ec:	f8ca 1014 	str.w	r1, [sl, #20]
   836f0:	d00f      	beq.n	83712 <_realloc_r+0x38a>
   836f2:	3510      	adds	r5, #16
   836f4:	f10a 0218 	add.w	r2, sl, #24
   836f8:	e6ef      	b.n	834da <_realloc_r+0x152>
   836fa:	692a      	ldr	r2, [r5, #16]
   836fc:	f10a 0320 	add.w	r3, sl, #32
   83700:	f8ca 2018 	str.w	r2, [sl, #24]
   83704:	696a      	ldr	r2, [r5, #20]
   83706:	3518      	adds	r5, #24
   83708:	f8ca 201c 	str.w	r2, [sl, #28]
   8370c:	e78b      	b.n	83626 <_realloc_r+0x29e>
   8370e:	463b      	mov	r3, r7
   83710:	e762      	b.n	835d8 <_realloc_r+0x250>
   83712:	6929      	ldr	r1, [r5, #16]
   83714:	f10a 0220 	add.w	r2, sl, #32
   83718:	f8ca 1018 	str.w	r1, [sl, #24]
   8371c:	6969      	ldr	r1, [r5, #20]
   8371e:	3518      	adds	r5, #24
   83720:	f8ca 101c 	str.w	r1, [sl, #28]
   83724:	e6d9      	b.n	834da <_realloc_r+0x152>
   83726:	4629      	mov	r1, r5
   83728:	4638      	mov	r0, r7
   8372a:	f8cd c004 	str.w	ip, [sp, #4]
   8372e:	f7ff fdc3 	bl	832b8 <memmove>
   83732:	f8dd c004 	ldr.w	ip, [sp, #4]
   83736:	e755      	b.n	835e4 <_realloc_r+0x25c>
   83738:	68ab      	ldr	r3, [r5, #8]
   8373a:	2a24      	cmp	r2, #36	; 0x24
   8373c:	f8ca 3010 	str.w	r3, [sl, #16]
   83740:	68eb      	ldr	r3, [r5, #12]
   83742:	f8ca 3014 	str.w	r3, [sl, #20]
   83746:	d003      	beq.n	83750 <_realloc_r+0x3c8>
   83748:	3510      	adds	r5, #16
   8374a:	f10a 0318 	add.w	r3, sl, #24
   8374e:	e743      	b.n	835d8 <_realloc_r+0x250>
   83750:	692a      	ldr	r2, [r5, #16]
   83752:	f10a 0320 	add.w	r3, sl, #32
   83756:	f8ca 2018 	str.w	r2, [sl, #24]
   8375a:	696a      	ldr	r2, [r5, #20]
   8375c:	3518      	adds	r5, #24
   8375e:	f8ca 201c 	str.w	r2, [sl, #28]
   83762:	e739      	b.n	835d8 <_realloc_r+0x250>
   83764:	20070588 	.word	0x20070588

00083768 <_sbrk_r>:
   83768:	b538      	push	{r3, r4, r5, lr}
   8376a:	4c07      	ldr	r4, [pc, #28]	; (83788 <_sbrk_r+0x20>)
   8376c:	2300      	movs	r3, #0
   8376e:	4605      	mov	r5, r0
   83770:	4608      	mov	r0, r1
   83772:	6023      	str	r3, [r4, #0]
   83774:	f7fd fcac 	bl	810d0 <_sbrk>
   83778:	1c43      	adds	r3, r0, #1
   8377a:	d000      	beq.n	8377e <_sbrk_r+0x16>
   8377c:	bd38      	pop	{r3, r4, r5, pc}
   8377e:	6823      	ldr	r3, [r4, #0]
   83780:	2b00      	cmp	r3, #0
   83782:	d0fb      	beq.n	8377c <_sbrk_r+0x14>
   83784:	602b      	str	r3, [r5, #0]
   83786:	bd38      	pop	{r3, r4, r5, pc}
   83788:	20070bf8 	.word	0x20070bf8

0008378c <__sread>:
   8378c:	b510      	push	{r4, lr}
   8378e:	460c      	mov	r4, r1
   83790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83794:	f000 f9bc 	bl	83b10 <_read_r>
   83798:	2800      	cmp	r0, #0
   8379a:	db03      	blt.n	837a4 <__sread+0x18>
   8379c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   8379e:	4403      	add	r3, r0
   837a0:	6523      	str	r3, [r4, #80]	; 0x50
   837a2:	bd10      	pop	{r4, pc}
   837a4:	89a3      	ldrh	r3, [r4, #12]
   837a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   837aa:	81a3      	strh	r3, [r4, #12]
   837ac:	bd10      	pop	{r4, pc}
   837ae:	bf00      	nop

000837b0 <__swrite>:
   837b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   837b4:	460c      	mov	r4, r1
   837b6:	8989      	ldrh	r1, [r1, #12]
   837b8:	461d      	mov	r5, r3
   837ba:	05cb      	lsls	r3, r1, #23
   837bc:	4616      	mov	r6, r2
   837be:	4607      	mov	r7, r0
   837c0:	d506      	bpl.n	837d0 <__swrite+0x20>
   837c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   837c6:	2200      	movs	r2, #0
   837c8:	2302      	movs	r3, #2
   837ca:	f000 f98d 	bl	83ae8 <_lseek_r>
   837ce:	89a1      	ldrh	r1, [r4, #12]
   837d0:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   837d4:	81a1      	strh	r1, [r4, #12]
   837d6:	4638      	mov	r0, r7
   837d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   837dc:	4632      	mov	r2, r6
   837de:	462b      	mov	r3, r5
   837e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   837e4:	f000 b8a0 	b.w	83928 <_write_r>

000837e8 <__sseek>:
   837e8:	b510      	push	{r4, lr}
   837ea:	460c      	mov	r4, r1
   837ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   837f0:	f000 f97a 	bl	83ae8 <_lseek_r>
   837f4:	89a3      	ldrh	r3, [r4, #12]
   837f6:	1c42      	adds	r2, r0, #1
   837f8:	bf0e      	itee	eq
   837fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   837fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   83802:	6520      	strne	r0, [r4, #80]	; 0x50
   83804:	81a3      	strh	r3, [r4, #12]
   83806:	bd10      	pop	{r4, pc}

00083808 <__sclose>:
   83808:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8380c:	f000 b8f2 	b.w	839f4 <_close_r>

00083810 <__swbuf_r>:
   83810:	b570      	push	{r4, r5, r6, lr}
   83812:	460d      	mov	r5, r1
   83814:	4614      	mov	r4, r2
   83816:	4606      	mov	r6, r0
   83818:	b110      	cbz	r0, 83820 <__swbuf_r+0x10>
   8381a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8381c:	2b00      	cmp	r3, #0
   8381e:	d048      	beq.n	838b2 <__swbuf_r+0xa2>
   83820:	89a2      	ldrh	r2, [r4, #12]
   83822:	69a3      	ldr	r3, [r4, #24]
   83824:	b291      	uxth	r1, r2
   83826:	0708      	lsls	r0, r1, #28
   83828:	60a3      	str	r3, [r4, #8]
   8382a:	d538      	bpl.n	8389e <__swbuf_r+0x8e>
   8382c:	6923      	ldr	r3, [r4, #16]
   8382e:	2b00      	cmp	r3, #0
   83830:	d035      	beq.n	8389e <__swbuf_r+0x8e>
   83832:	0489      	lsls	r1, r1, #18
   83834:	b2ed      	uxtb	r5, r5
   83836:	d515      	bpl.n	83864 <__swbuf_r+0x54>
   83838:	6822      	ldr	r2, [r4, #0]
   8383a:	6961      	ldr	r1, [r4, #20]
   8383c:	1ad3      	subs	r3, r2, r3
   8383e:	428b      	cmp	r3, r1
   83840:	da1c      	bge.n	8387c <__swbuf_r+0x6c>
   83842:	3301      	adds	r3, #1
   83844:	68a1      	ldr	r1, [r4, #8]
   83846:	1c50      	adds	r0, r2, #1
   83848:	3901      	subs	r1, #1
   8384a:	60a1      	str	r1, [r4, #8]
   8384c:	6020      	str	r0, [r4, #0]
   8384e:	7015      	strb	r5, [r2, #0]
   83850:	6962      	ldr	r2, [r4, #20]
   83852:	429a      	cmp	r2, r3
   83854:	d01a      	beq.n	8388c <__swbuf_r+0x7c>
   83856:	89a3      	ldrh	r3, [r4, #12]
   83858:	07db      	lsls	r3, r3, #31
   8385a:	d501      	bpl.n	83860 <__swbuf_r+0x50>
   8385c:	2d0a      	cmp	r5, #10
   8385e:	d015      	beq.n	8388c <__swbuf_r+0x7c>
   83860:	4628      	mov	r0, r5
   83862:	bd70      	pop	{r4, r5, r6, pc}
   83864:	6e61      	ldr	r1, [r4, #100]	; 0x64
   83866:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8386a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   8386e:	81a2      	strh	r2, [r4, #12]
   83870:	6822      	ldr	r2, [r4, #0]
   83872:	6661      	str	r1, [r4, #100]	; 0x64
   83874:	6961      	ldr	r1, [r4, #20]
   83876:	1ad3      	subs	r3, r2, r3
   83878:	428b      	cmp	r3, r1
   8387a:	dbe2      	blt.n	83842 <__swbuf_r+0x32>
   8387c:	4630      	mov	r0, r6
   8387e:	4621      	mov	r1, r4
   83880:	f7fe fdcc 	bl	8241c <_fflush_r>
   83884:	b940      	cbnz	r0, 83898 <__swbuf_r+0x88>
   83886:	6822      	ldr	r2, [r4, #0]
   83888:	2301      	movs	r3, #1
   8388a:	e7db      	b.n	83844 <__swbuf_r+0x34>
   8388c:	4630      	mov	r0, r6
   8388e:	4621      	mov	r1, r4
   83890:	f7fe fdc4 	bl	8241c <_fflush_r>
   83894:	2800      	cmp	r0, #0
   83896:	d0e3      	beq.n	83860 <__swbuf_r+0x50>
   83898:	f04f 30ff 	mov.w	r0, #4294967295
   8389c:	bd70      	pop	{r4, r5, r6, pc}
   8389e:	4630      	mov	r0, r6
   838a0:	4621      	mov	r1, r4
   838a2:	f7fe fca5 	bl	821f0 <__swsetup_r>
   838a6:	2800      	cmp	r0, #0
   838a8:	d1f6      	bne.n	83898 <__swbuf_r+0x88>
   838aa:	89a2      	ldrh	r2, [r4, #12]
   838ac:	6923      	ldr	r3, [r4, #16]
   838ae:	b291      	uxth	r1, r2
   838b0:	e7bf      	b.n	83832 <__swbuf_r+0x22>
   838b2:	f7fe fe47 	bl	82544 <__sinit>
   838b6:	e7b3      	b.n	83820 <__swbuf_r+0x10>

000838b8 <_wcrtomb_r>:
   838b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   838bc:	4605      	mov	r5, r0
   838be:	b086      	sub	sp, #24
   838c0:	461e      	mov	r6, r3
   838c2:	460c      	mov	r4, r1
   838c4:	b1a1      	cbz	r1, 838f0 <_wcrtomb_r+0x38>
   838c6:	4b10      	ldr	r3, [pc, #64]	; (83908 <_wcrtomb_r+0x50>)
   838c8:	4617      	mov	r7, r2
   838ca:	f8d3 8000 	ldr.w	r8, [r3]
   838ce:	f7ff f9a1 	bl	82c14 <__locale_charset>
   838d2:	9600      	str	r6, [sp, #0]
   838d4:	4603      	mov	r3, r0
   838d6:	4621      	mov	r1, r4
   838d8:	463a      	mov	r2, r7
   838da:	4628      	mov	r0, r5
   838dc:	47c0      	blx	r8
   838de:	1c43      	adds	r3, r0, #1
   838e0:	d103      	bne.n	838ea <_wcrtomb_r+0x32>
   838e2:	2200      	movs	r2, #0
   838e4:	238a      	movs	r3, #138	; 0x8a
   838e6:	6032      	str	r2, [r6, #0]
   838e8:	602b      	str	r3, [r5, #0]
   838ea:	b006      	add	sp, #24
   838ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   838f0:	4b05      	ldr	r3, [pc, #20]	; (83908 <_wcrtomb_r+0x50>)
   838f2:	681f      	ldr	r7, [r3, #0]
   838f4:	f7ff f98e 	bl	82c14 <__locale_charset>
   838f8:	9600      	str	r6, [sp, #0]
   838fa:	4603      	mov	r3, r0
   838fc:	4622      	mov	r2, r4
   838fe:	4628      	mov	r0, r5
   83900:	a903      	add	r1, sp, #12
   83902:	47b8      	blx	r7
   83904:	e7eb      	b.n	838de <_wcrtomb_r+0x26>
   83906:	bf00      	nop
   83908:	20070998 	.word	0x20070998

0008390c <__ascii_wctomb>:
   8390c:	b121      	cbz	r1, 83918 <__ascii_wctomb+0xc>
   8390e:	2aff      	cmp	r2, #255	; 0xff
   83910:	d804      	bhi.n	8391c <__ascii_wctomb+0x10>
   83912:	700a      	strb	r2, [r1, #0]
   83914:	2001      	movs	r0, #1
   83916:	4770      	bx	lr
   83918:	4608      	mov	r0, r1
   8391a:	4770      	bx	lr
   8391c:	238a      	movs	r3, #138	; 0x8a
   8391e:	6003      	str	r3, [r0, #0]
   83920:	f04f 30ff 	mov.w	r0, #4294967295
   83924:	4770      	bx	lr
   83926:	bf00      	nop

00083928 <_write_r>:
   83928:	b570      	push	{r4, r5, r6, lr}
   8392a:	4c08      	ldr	r4, [pc, #32]	; (8394c <_write_r+0x24>)
   8392c:	4606      	mov	r6, r0
   8392e:	2500      	movs	r5, #0
   83930:	4608      	mov	r0, r1
   83932:	4611      	mov	r1, r2
   83934:	461a      	mov	r2, r3
   83936:	6025      	str	r5, [r4, #0]
   83938:	f7fc ff2e 	bl	80798 <_write>
   8393c:	1c43      	adds	r3, r0, #1
   8393e:	d000      	beq.n	83942 <_write_r+0x1a>
   83940:	bd70      	pop	{r4, r5, r6, pc}
   83942:	6823      	ldr	r3, [r4, #0]
   83944:	2b00      	cmp	r3, #0
   83946:	d0fb      	beq.n	83940 <_write_r+0x18>
   83948:	6033      	str	r3, [r6, #0]
   8394a:	bd70      	pop	{r4, r5, r6, pc}
   8394c:	20070bf8 	.word	0x20070bf8

00083950 <__register_exitproc>:
   83950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83954:	4c25      	ldr	r4, [pc, #148]	; (839ec <__register_exitproc+0x9c>)
   83956:	4606      	mov	r6, r0
   83958:	6825      	ldr	r5, [r4, #0]
   8395a:	4688      	mov	r8, r1
   8395c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   83960:	4692      	mov	sl, r2
   83962:	4699      	mov	r9, r3
   83964:	b3c4      	cbz	r4, 839d8 <__register_exitproc+0x88>
   83966:	6860      	ldr	r0, [r4, #4]
   83968:	281f      	cmp	r0, #31
   8396a:	dc17      	bgt.n	8399c <__register_exitproc+0x4c>
   8396c:	1c41      	adds	r1, r0, #1
   8396e:	b176      	cbz	r6, 8398e <__register_exitproc+0x3e>
   83970:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   83974:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   83978:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   8397c:	2201      	movs	r2, #1
   8397e:	4082      	lsls	r2, r0
   83980:	4315      	orrs	r5, r2
   83982:	2e02      	cmp	r6, #2
   83984:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   83988:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   8398c:	d01e      	beq.n	839cc <__register_exitproc+0x7c>
   8398e:	1c83      	adds	r3, r0, #2
   83990:	6061      	str	r1, [r4, #4]
   83992:	2000      	movs	r0, #0
   83994:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   83998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8399c:	4b14      	ldr	r3, [pc, #80]	; (839f0 <__register_exitproc+0xa0>)
   8399e:	b303      	cbz	r3, 839e2 <__register_exitproc+0x92>
   839a0:	f44f 70c8 	mov.w	r0, #400	; 0x190
   839a4:	f7ff f9b0 	bl	82d08 <malloc>
   839a8:	4604      	mov	r4, r0
   839aa:	b1d0      	cbz	r0, 839e2 <__register_exitproc+0x92>
   839ac:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   839b0:	2700      	movs	r7, #0
   839b2:	e884 0088 	stmia.w	r4, {r3, r7}
   839b6:	4638      	mov	r0, r7
   839b8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   839bc:	2101      	movs	r1, #1
   839be:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   839c2:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   839c6:	2e00      	cmp	r6, #0
   839c8:	d0e1      	beq.n	8398e <__register_exitproc+0x3e>
   839ca:	e7d1      	b.n	83970 <__register_exitproc+0x20>
   839cc:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   839d0:	431a      	orrs	r2, r3
   839d2:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   839d6:	e7da      	b.n	8398e <__register_exitproc+0x3e>
   839d8:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   839dc:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   839e0:	e7c1      	b.n	83966 <__register_exitproc+0x16>
   839e2:	f04f 30ff 	mov.w	r0, #4294967295
   839e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   839ea:	bf00      	nop
   839ec:	00084128 	.word	0x00084128
   839f0:	00082d09 	.word	0x00082d09

000839f4 <_close_r>:
   839f4:	b538      	push	{r3, r4, r5, lr}
   839f6:	4c07      	ldr	r4, [pc, #28]	; (83a14 <_close_r+0x20>)
   839f8:	2300      	movs	r3, #0
   839fa:	4605      	mov	r5, r0
   839fc:	4608      	mov	r0, r1
   839fe:	6023      	str	r3, [r4, #0]
   83a00:	f7fd fb80 	bl	81104 <_close>
   83a04:	1c43      	adds	r3, r0, #1
   83a06:	d000      	beq.n	83a0a <_close_r+0x16>
   83a08:	bd38      	pop	{r3, r4, r5, pc}
   83a0a:	6823      	ldr	r3, [r4, #0]
   83a0c:	2b00      	cmp	r3, #0
   83a0e:	d0fb      	beq.n	83a08 <_close_r+0x14>
   83a10:	602b      	str	r3, [r5, #0]
   83a12:	bd38      	pop	{r3, r4, r5, pc}
   83a14:	20070bf8 	.word	0x20070bf8

00083a18 <_fclose_r>:
   83a18:	2900      	cmp	r1, #0
   83a1a:	d03d      	beq.n	83a98 <_fclose_r+0x80>
   83a1c:	b570      	push	{r4, r5, r6, lr}
   83a1e:	4605      	mov	r5, r0
   83a20:	460c      	mov	r4, r1
   83a22:	b108      	cbz	r0, 83a28 <_fclose_r+0x10>
   83a24:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83a26:	b37b      	cbz	r3, 83a88 <_fclose_r+0x70>
   83a28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83a2c:	b90b      	cbnz	r3, 83a32 <_fclose_r+0x1a>
   83a2e:	2000      	movs	r0, #0
   83a30:	bd70      	pop	{r4, r5, r6, pc}
   83a32:	4628      	mov	r0, r5
   83a34:	4621      	mov	r1, r4
   83a36:	f7fe fc4d 	bl	822d4 <__sflush_r>
   83a3a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   83a3c:	4606      	mov	r6, r0
   83a3e:	b133      	cbz	r3, 83a4e <_fclose_r+0x36>
   83a40:	4628      	mov	r0, r5
   83a42:	69e1      	ldr	r1, [r4, #28]
   83a44:	4798      	blx	r3
   83a46:	2800      	cmp	r0, #0
   83a48:	bfb8      	it	lt
   83a4a:	f04f 36ff 	movlt.w	r6, #4294967295
   83a4e:	89a3      	ldrh	r3, [r4, #12]
   83a50:	061b      	lsls	r3, r3, #24
   83a52:	d41c      	bmi.n	83a8e <_fclose_r+0x76>
   83a54:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83a56:	b141      	cbz	r1, 83a6a <_fclose_r+0x52>
   83a58:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83a5c:	4299      	cmp	r1, r3
   83a5e:	d002      	beq.n	83a66 <_fclose_r+0x4e>
   83a60:	4628      	mov	r0, r5
   83a62:	f7fe fe47 	bl	826f4 <_free_r>
   83a66:	2300      	movs	r3, #0
   83a68:	6323      	str	r3, [r4, #48]	; 0x30
   83a6a:	6c61      	ldr	r1, [r4, #68]	; 0x44
   83a6c:	b121      	cbz	r1, 83a78 <_fclose_r+0x60>
   83a6e:	4628      	mov	r0, r5
   83a70:	f7fe fe40 	bl	826f4 <_free_r>
   83a74:	2300      	movs	r3, #0
   83a76:	6463      	str	r3, [r4, #68]	; 0x44
   83a78:	f7fe fd6a 	bl	82550 <__sfp_lock_acquire>
   83a7c:	2300      	movs	r3, #0
   83a7e:	81a3      	strh	r3, [r4, #12]
   83a80:	f7fe fd68 	bl	82554 <__sfp_lock_release>
   83a84:	4630      	mov	r0, r6
   83a86:	bd70      	pop	{r4, r5, r6, pc}
   83a88:	f7fe fd5c 	bl	82544 <__sinit>
   83a8c:	e7cc      	b.n	83a28 <_fclose_r+0x10>
   83a8e:	4628      	mov	r0, r5
   83a90:	6921      	ldr	r1, [r4, #16]
   83a92:	f7fe fe2f 	bl	826f4 <_free_r>
   83a96:	e7dd      	b.n	83a54 <_fclose_r+0x3c>
   83a98:	2000      	movs	r0, #0
   83a9a:	4770      	bx	lr

00083a9c <_fstat_r>:
   83a9c:	b538      	push	{r3, r4, r5, lr}
   83a9e:	4c08      	ldr	r4, [pc, #32]	; (83ac0 <_fstat_r+0x24>)
   83aa0:	2300      	movs	r3, #0
   83aa2:	4605      	mov	r5, r0
   83aa4:	4608      	mov	r0, r1
   83aa6:	4611      	mov	r1, r2
   83aa8:	6023      	str	r3, [r4, #0]
   83aaa:	f7fd fb2f 	bl	8110c <_fstat>
   83aae:	1c43      	adds	r3, r0, #1
   83ab0:	d000      	beq.n	83ab4 <_fstat_r+0x18>
   83ab2:	bd38      	pop	{r3, r4, r5, pc}
   83ab4:	6823      	ldr	r3, [r4, #0]
   83ab6:	2b00      	cmp	r3, #0
   83ab8:	d0fb      	beq.n	83ab2 <_fstat_r+0x16>
   83aba:	602b      	str	r3, [r5, #0]
   83abc:	bd38      	pop	{r3, r4, r5, pc}
   83abe:	bf00      	nop
   83ac0:	20070bf8 	.word	0x20070bf8

00083ac4 <_isatty_r>:
   83ac4:	b538      	push	{r3, r4, r5, lr}
   83ac6:	4c07      	ldr	r4, [pc, #28]	; (83ae4 <_isatty_r+0x20>)
   83ac8:	2300      	movs	r3, #0
   83aca:	4605      	mov	r5, r0
   83acc:	4608      	mov	r0, r1
   83ace:	6023      	str	r3, [r4, #0]
   83ad0:	f7fd fb22 	bl	81118 <_isatty>
   83ad4:	1c43      	adds	r3, r0, #1
   83ad6:	d000      	beq.n	83ada <_isatty_r+0x16>
   83ad8:	bd38      	pop	{r3, r4, r5, pc}
   83ada:	6823      	ldr	r3, [r4, #0]
   83adc:	2b00      	cmp	r3, #0
   83ade:	d0fb      	beq.n	83ad8 <_isatty_r+0x14>
   83ae0:	602b      	str	r3, [r5, #0]
   83ae2:	bd38      	pop	{r3, r4, r5, pc}
   83ae4:	20070bf8 	.word	0x20070bf8

00083ae8 <_lseek_r>:
   83ae8:	b570      	push	{r4, r5, r6, lr}
   83aea:	4c08      	ldr	r4, [pc, #32]	; (83b0c <_lseek_r+0x24>)
   83aec:	4606      	mov	r6, r0
   83aee:	2500      	movs	r5, #0
   83af0:	4608      	mov	r0, r1
   83af2:	4611      	mov	r1, r2
   83af4:	461a      	mov	r2, r3
   83af6:	6025      	str	r5, [r4, #0]
   83af8:	f7fd fb10 	bl	8111c <_lseek>
   83afc:	1c43      	adds	r3, r0, #1
   83afe:	d000      	beq.n	83b02 <_lseek_r+0x1a>
   83b00:	bd70      	pop	{r4, r5, r6, pc}
   83b02:	6823      	ldr	r3, [r4, #0]
   83b04:	2b00      	cmp	r3, #0
   83b06:	d0fb      	beq.n	83b00 <_lseek_r+0x18>
   83b08:	6033      	str	r3, [r6, #0]
   83b0a:	bd70      	pop	{r4, r5, r6, pc}
   83b0c:	20070bf8 	.word	0x20070bf8

00083b10 <_read_r>:
   83b10:	b570      	push	{r4, r5, r6, lr}
   83b12:	4c08      	ldr	r4, [pc, #32]	; (83b34 <_read_r+0x24>)
   83b14:	4606      	mov	r6, r0
   83b16:	2500      	movs	r5, #0
   83b18:	4608      	mov	r0, r1
   83b1a:	4611      	mov	r1, r2
   83b1c:	461a      	mov	r2, r3
   83b1e:	6025      	str	r5, [r4, #0]
   83b20:	f7fc fb48 	bl	801b4 <_read>
   83b24:	1c43      	adds	r3, r0, #1
   83b26:	d000      	beq.n	83b2a <_read_r+0x1a>
   83b28:	bd70      	pop	{r4, r5, r6, pc}
   83b2a:	6823      	ldr	r3, [r4, #0]
   83b2c:	2b00      	cmp	r3, #0
   83b2e:	d0fb      	beq.n	83b28 <_read_r+0x18>
   83b30:	6033      	str	r3, [r6, #0]
   83b32:	bd70      	pop	{r4, r5, r6, pc}
   83b34:	20070bf8 	.word	0x20070bf8

00083b38 <__aeabi_uldivmod>:
   83b38:	b953      	cbnz	r3, 83b50 <__aeabi_uldivmod+0x18>
   83b3a:	b94a      	cbnz	r2, 83b50 <__aeabi_uldivmod+0x18>
   83b3c:	2900      	cmp	r1, #0
   83b3e:	bf08      	it	eq
   83b40:	2800      	cmpeq	r0, #0
   83b42:	bf1c      	itt	ne
   83b44:	f04f 31ff 	movne.w	r1, #4294967295
   83b48:	f04f 30ff 	movne.w	r0, #4294967295
   83b4c:	f000 b83c 	b.w	83bc8 <__aeabi_idiv0>
   83b50:	b082      	sub	sp, #8
   83b52:	46ec      	mov	ip, sp
   83b54:	e92d 5000 	stmdb	sp!, {ip, lr}
   83b58:	f000 f81e 	bl	83b98 <__gnu_uldivmod_helper>
   83b5c:	f8dd e004 	ldr.w	lr, [sp, #4]
   83b60:	b002      	add	sp, #8
   83b62:	bc0c      	pop	{r2, r3}
   83b64:	4770      	bx	lr
   83b66:	bf00      	nop

00083b68 <__gnu_ldivmod_helper>:
   83b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83b6c:	9c06      	ldr	r4, [sp, #24]
   83b6e:	4690      	mov	r8, r2
   83b70:	4606      	mov	r6, r0
   83b72:	460f      	mov	r7, r1
   83b74:	461d      	mov	r5, r3
   83b76:	f000 f829 	bl	83bcc <__divdi3>
   83b7a:	fb08 fc01 	mul.w	ip, r8, r1
   83b7e:	fba8 2300 	umull	r2, r3, r8, r0
   83b82:	fb00 c505 	mla	r5, r0, r5, ip
   83b86:	1ab2      	subs	r2, r6, r2
   83b88:	442b      	add	r3, r5
   83b8a:	eb67 0303 	sbc.w	r3, r7, r3
   83b8e:	4686      	mov	lr, r0
   83b90:	e9c4 2300 	strd	r2, r3, [r4]
   83b94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00083b98 <__gnu_uldivmod_helper>:
   83b98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   83b9c:	9e08      	ldr	r6, [sp, #32]
   83b9e:	4617      	mov	r7, r2
   83ba0:	4680      	mov	r8, r0
   83ba2:	4689      	mov	r9, r1
   83ba4:	461d      	mov	r5, r3
   83ba6:	f000 f967 	bl	83e78 <__udivdi3>
   83baa:	fb00 f305 	mul.w	r3, r0, r5
   83bae:	fba0 4507 	umull	r4, r5, r0, r7
   83bb2:	fb07 3701 	mla	r7, r7, r1, r3
   83bb6:	ebb8 0404 	subs.w	r4, r8, r4
   83bba:	443d      	add	r5, r7
   83bbc:	eb69 0505 	sbc.w	r5, r9, r5
   83bc0:	e9c6 4500 	strd	r4, r5, [r6]
   83bc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00083bc8 <__aeabi_idiv0>:
   83bc8:	4770      	bx	lr
   83bca:	bf00      	nop

00083bcc <__divdi3>:
   83bcc:	2900      	cmp	r1, #0
   83bce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   83bd2:	f2c0 80a8 	blt.w	83d26 <__divdi3+0x15a>
   83bd6:	2600      	movs	r6, #0
   83bd8:	2b00      	cmp	r3, #0
   83bda:	f2c0 809e 	blt.w	83d1a <__divdi3+0x14e>
   83bde:	4681      	mov	r9, r0
   83be0:	468e      	mov	lr, r1
   83be2:	4690      	mov	r8, r2
   83be4:	469c      	mov	ip, r3
   83be6:	4617      	mov	r7, r2
   83be8:	4604      	mov	r4, r0
   83bea:	460d      	mov	r5, r1
   83bec:	2b00      	cmp	r3, #0
   83bee:	d13d      	bne.n	83c6c <__divdi3+0xa0>
   83bf0:	428a      	cmp	r2, r1
   83bf2:	d959      	bls.n	83ca8 <__divdi3+0xdc>
   83bf4:	fab2 f382 	clz	r3, r2
   83bf8:	b13b      	cbz	r3, 83c0a <__divdi3+0x3e>
   83bfa:	f1c3 0220 	rsb	r2, r3, #32
   83bfe:	409d      	lsls	r5, r3
   83c00:	fa20 f202 	lsr.w	r2, r0, r2
   83c04:	409f      	lsls	r7, r3
   83c06:	4315      	orrs	r5, r2
   83c08:	409c      	lsls	r4, r3
   83c0a:	0c39      	lsrs	r1, r7, #16
   83c0c:	fbb5 f0f1 	udiv	r0, r5, r1
   83c10:	fa1f fe87 	uxth.w	lr, r7
   83c14:	fb01 5510 	mls	r5, r1, r0, r5
   83c18:	fb0e f300 	mul.w	r3, lr, r0
   83c1c:	0c22      	lsrs	r2, r4, #16
   83c1e:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
   83c22:	42ab      	cmp	r3, r5
   83c24:	d909      	bls.n	83c3a <__divdi3+0x6e>
   83c26:	19ed      	adds	r5, r5, r7
   83c28:	f100 32ff 	add.w	r2, r0, #4294967295
   83c2c:	f080 810b 	bcs.w	83e46 <__divdi3+0x27a>
   83c30:	42ab      	cmp	r3, r5
   83c32:	f240 8108 	bls.w	83e46 <__divdi3+0x27a>
   83c36:	3802      	subs	r0, #2
   83c38:	443d      	add	r5, r7
   83c3a:	1aed      	subs	r5, r5, r3
   83c3c:	fbb5 f3f1 	udiv	r3, r5, r1
   83c40:	fb01 5513 	mls	r5, r1, r3, r5
   83c44:	fb0e fe03 	mul.w	lr, lr, r3
   83c48:	b2a4      	uxth	r4, r4
   83c4a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
   83c4e:	45ae      	cmp	lr, r5
   83c50:	d908      	bls.n	83c64 <__divdi3+0x98>
   83c52:	19ed      	adds	r5, r5, r7
   83c54:	f103 32ff 	add.w	r2, r3, #4294967295
   83c58:	f080 80f7 	bcs.w	83e4a <__divdi3+0x27e>
   83c5c:	45ae      	cmp	lr, r5
   83c5e:	f240 80f4 	bls.w	83e4a <__divdi3+0x27e>
   83c62:	3b02      	subs	r3, #2
   83c64:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
   83c68:	2200      	movs	r2, #0
   83c6a:	e003      	b.n	83c74 <__divdi3+0xa8>
   83c6c:	428b      	cmp	r3, r1
   83c6e:	d90f      	bls.n	83c90 <__divdi3+0xc4>
   83c70:	2200      	movs	r2, #0
   83c72:	4613      	mov	r3, r2
   83c74:	1c34      	adds	r4, r6, #0
   83c76:	bf18      	it	ne
   83c78:	2401      	movne	r4, #1
   83c7a:	4260      	negs	r0, r4
   83c7c:	f04f 0500 	mov.w	r5, #0
   83c80:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
   83c84:	4058      	eors	r0, r3
   83c86:	4051      	eors	r1, r2
   83c88:	1900      	adds	r0, r0, r4
   83c8a:	4169      	adcs	r1, r5
   83c8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   83c90:	fab3 f283 	clz	r2, r3
   83c94:	2a00      	cmp	r2, #0
   83c96:	f040 8089 	bne.w	83dac <__divdi3+0x1e0>
   83c9a:	428b      	cmp	r3, r1
   83c9c:	d302      	bcc.n	83ca4 <__divdi3+0xd8>
   83c9e:	4580      	cmp	r8, r0
   83ca0:	f200 80e2 	bhi.w	83e68 <__divdi3+0x29c>
   83ca4:	2301      	movs	r3, #1
   83ca6:	e7e5      	b.n	83c74 <__divdi3+0xa8>
   83ca8:	b912      	cbnz	r2, 83cb0 <__divdi3+0xe4>
   83caa:	2301      	movs	r3, #1
   83cac:	fbb3 f7f2 	udiv	r7, r3, r2
   83cb0:	fab7 f887 	clz	r8, r7
   83cb4:	f1b8 0f00 	cmp.w	r8, #0
   83cb8:	d13b      	bne.n	83d32 <__divdi3+0x166>
   83cba:	1bed      	subs	r5, r5, r7
   83cbc:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   83cc0:	fa1f fe87 	uxth.w	lr, r7
   83cc4:	2201      	movs	r2, #1
   83cc6:	fbb5 f0fc 	udiv	r0, r5, ip
   83cca:	fb0c 5510 	mls	r5, ip, r0, r5
   83cce:	fb0e f300 	mul.w	r3, lr, r0
   83cd2:	0c21      	lsrs	r1, r4, #16
   83cd4:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
   83cd8:	42ab      	cmp	r3, r5
   83cda:	d907      	bls.n	83cec <__divdi3+0x120>
   83cdc:	19ed      	adds	r5, r5, r7
   83cde:	f100 31ff 	add.w	r1, r0, #4294967295
   83ce2:	d202      	bcs.n	83cea <__divdi3+0x11e>
   83ce4:	42ab      	cmp	r3, r5
   83ce6:	f200 80c3 	bhi.w	83e70 <__divdi3+0x2a4>
   83cea:	4608      	mov	r0, r1
   83cec:	1aed      	subs	r5, r5, r3
   83cee:	fbb5 f3fc 	udiv	r3, r5, ip
   83cf2:	fb0c 5513 	mls	r5, ip, r3, r5
   83cf6:	fb0e fe03 	mul.w	lr, lr, r3
   83cfa:	b2a4      	uxth	r4, r4
   83cfc:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
   83d00:	45ae      	cmp	lr, r5
   83d02:	d907      	bls.n	83d14 <__divdi3+0x148>
   83d04:	19ed      	adds	r5, r5, r7
   83d06:	f103 31ff 	add.w	r1, r3, #4294967295
   83d0a:	d202      	bcs.n	83d12 <__divdi3+0x146>
   83d0c:	45ae      	cmp	lr, r5
   83d0e:	f200 80ad 	bhi.w	83e6c <__divdi3+0x2a0>
   83d12:	460b      	mov	r3, r1
   83d14:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
   83d18:	e7ac      	b.n	83c74 <__divdi3+0xa8>
   83d1a:	4252      	negs	r2, r2
   83d1c:	ea6f 0606 	mvn.w	r6, r6
   83d20:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   83d24:	e75b      	b.n	83bde <__divdi3+0x12>
   83d26:	4240      	negs	r0, r0
   83d28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83d2c:	f04f 36ff 	mov.w	r6, #4294967295
   83d30:	e752      	b.n	83bd8 <__divdi3+0xc>
   83d32:	fa07 f708 	lsl.w	r7, r7, r8
   83d36:	f1c8 0220 	rsb	r2, r8, #32
   83d3a:	fa25 f302 	lsr.w	r3, r5, r2
   83d3e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   83d42:	fbb3 f1fc 	udiv	r1, r3, ip
   83d46:	fa1f fe87 	uxth.w	lr, r7
   83d4a:	fb0c 3311 	mls	r3, ip, r1, r3
   83d4e:	fa24 f202 	lsr.w	r2, r4, r2
   83d52:	fa05 f508 	lsl.w	r5, r5, r8
   83d56:	fb0e f901 	mul.w	r9, lr, r1
   83d5a:	432a      	orrs	r2, r5
   83d5c:	0c10      	lsrs	r0, r2, #16
   83d5e:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
   83d62:	4599      	cmp	r9, r3
   83d64:	fa04 f408 	lsl.w	r4, r4, r8
   83d68:	d907      	bls.n	83d7a <__divdi3+0x1ae>
   83d6a:	19db      	adds	r3, r3, r7
   83d6c:	f101 30ff 	add.w	r0, r1, #4294967295
   83d70:	d278      	bcs.n	83e64 <__divdi3+0x298>
   83d72:	4599      	cmp	r9, r3
   83d74:	d976      	bls.n	83e64 <__divdi3+0x298>
   83d76:	3902      	subs	r1, #2
   83d78:	443b      	add	r3, r7
   83d7a:	ebc9 0303 	rsb	r3, r9, r3
   83d7e:	fbb3 f0fc 	udiv	r0, r3, ip
   83d82:	fb0c 3310 	mls	r3, ip, r0, r3
   83d86:	fb0e f500 	mul.w	r5, lr, r0
   83d8a:	b292      	uxth	r2, r2
   83d8c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   83d90:	429d      	cmp	r5, r3
   83d92:	d907      	bls.n	83da4 <__divdi3+0x1d8>
   83d94:	19db      	adds	r3, r3, r7
   83d96:	f100 32ff 	add.w	r2, r0, #4294967295
   83d9a:	d25f      	bcs.n	83e5c <__divdi3+0x290>
   83d9c:	429d      	cmp	r5, r3
   83d9e:	d95d      	bls.n	83e5c <__divdi3+0x290>
   83da0:	3802      	subs	r0, #2
   83da2:	443b      	add	r3, r7
   83da4:	1b5d      	subs	r5, r3, r5
   83da6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
   83daa:	e78c      	b.n	83cc6 <__divdi3+0xfa>
   83dac:	f1c2 0320 	rsb	r3, r2, #32
   83db0:	fa28 f103 	lsr.w	r1, r8, r3
   83db4:	fa0c fc02 	lsl.w	ip, ip, r2
   83db8:	ea41 0c0c 	orr.w	ip, r1, ip
   83dbc:	ea4f 401c 	mov.w	r0, ip, lsr #16
   83dc0:	fa2e f103 	lsr.w	r1, lr, r3
   83dc4:	fbb1 f5f0 	udiv	r5, r1, r0
   83dc8:	fa1f f78c 	uxth.w	r7, ip
   83dcc:	fb00 1115 	mls	r1, r0, r5, r1
   83dd0:	fa29 f303 	lsr.w	r3, r9, r3
   83dd4:	fa0e fe02 	lsl.w	lr, lr, r2
   83dd8:	fb07 f905 	mul.w	r9, r7, r5
   83ddc:	ea43 0e0e 	orr.w	lr, r3, lr
   83de0:	ea4f 431e 	mov.w	r3, lr, lsr #16
   83de4:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
   83de8:	4589      	cmp	r9, r1
   83dea:	fa08 f802 	lsl.w	r8, r8, r2
   83dee:	d908      	bls.n	83e02 <__divdi3+0x236>
   83df0:	eb11 010c 	adds.w	r1, r1, ip
   83df4:	f105 33ff 	add.w	r3, r5, #4294967295
   83df8:	d232      	bcs.n	83e60 <__divdi3+0x294>
   83dfa:	4589      	cmp	r9, r1
   83dfc:	d930      	bls.n	83e60 <__divdi3+0x294>
   83dfe:	3d02      	subs	r5, #2
   83e00:	4461      	add	r1, ip
   83e02:	ebc9 0101 	rsb	r1, r9, r1
   83e06:	fbb1 f3f0 	udiv	r3, r1, r0
   83e0a:	fb00 1113 	mls	r1, r0, r3, r1
   83e0e:	fb07 f703 	mul.w	r7, r7, r3
   83e12:	fa1f fe8e 	uxth.w	lr, lr
   83e16:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
   83e1a:	4577      	cmp	r7, lr
   83e1c:	d908      	bls.n	83e30 <__divdi3+0x264>
   83e1e:	eb1e 0e0c 	adds.w	lr, lr, ip
   83e22:	f103 31ff 	add.w	r1, r3, #4294967295
   83e26:	d217      	bcs.n	83e58 <__divdi3+0x28c>
   83e28:	4577      	cmp	r7, lr
   83e2a:	d915      	bls.n	83e58 <__divdi3+0x28c>
   83e2c:	3b02      	subs	r3, #2
   83e2e:	44e6      	add	lr, ip
   83e30:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
   83e34:	fba3 8908 	umull	r8, r9, r3, r8
   83e38:	ebc7 0e0e 	rsb	lr, r7, lr
   83e3c:	45ce      	cmp	lr, r9
   83e3e:	d309      	bcc.n	83e54 <__divdi3+0x288>
   83e40:	d005      	beq.n	83e4e <__divdi3+0x282>
   83e42:	2200      	movs	r2, #0
   83e44:	e716      	b.n	83c74 <__divdi3+0xa8>
   83e46:	4610      	mov	r0, r2
   83e48:	e6f7      	b.n	83c3a <__divdi3+0x6e>
   83e4a:	4613      	mov	r3, r2
   83e4c:	e70a      	b.n	83c64 <__divdi3+0x98>
   83e4e:	4094      	lsls	r4, r2
   83e50:	4544      	cmp	r4, r8
   83e52:	d2f6      	bcs.n	83e42 <__divdi3+0x276>
   83e54:	3b01      	subs	r3, #1
   83e56:	e7f4      	b.n	83e42 <__divdi3+0x276>
   83e58:	460b      	mov	r3, r1
   83e5a:	e7e9      	b.n	83e30 <__divdi3+0x264>
   83e5c:	4610      	mov	r0, r2
   83e5e:	e7a1      	b.n	83da4 <__divdi3+0x1d8>
   83e60:	461d      	mov	r5, r3
   83e62:	e7ce      	b.n	83e02 <__divdi3+0x236>
   83e64:	4601      	mov	r1, r0
   83e66:	e788      	b.n	83d7a <__divdi3+0x1ae>
   83e68:	4613      	mov	r3, r2
   83e6a:	e703      	b.n	83c74 <__divdi3+0xa8>
   83e6c:	3b02      	subs	r3, #2
   83e6e:	e751      	b.n	83d14 <__divdi3+0x148>
   83e70:	3802      	subs	r0, #2
   83e72:	443d      	add	r5, r7
   83e74:	e73a      	b.n	83cec <__divdi3+0x120>
   83e76:	bf00      	nop

00083e78 <__udivdi3>:
   83e78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   83e7c:	2b00      	cmp	r3, #0
   83e7e:	d144      	bne.n	83f0a <__udivdi3+0x92>
   83e80:	428a      	cmp	r2, r1
   83e82:	4615      	mov	r5, r2
   83e84:	4604      	mov	r4, r0
   83e86:	d94f      	bls.n	83f28 <__udivdi3+0xb0>
   83e88:	fab2 f782 	clz	r7, r2
   83e8c:	460e      	mov	r6, r1
   83e8e:	b14f      	cbz	r7, 83ea4 <__udivdi3+0x2c>
   83e90:	f1c7 0320 	rsb	r3, r7, #32
   83e94:	40b9      	lsls	r1, r7
   83e96:	fa20 f603 	lsr.w	r6, r0, r3
   83e9a:	fa02 f507 	lsl.w	r5, r2, r7
   83e9e:	430e      	orrs	r6, r1
   83ea0:	fa00 f407 	lsl.w	r4, r0, r7
   83ea4:	0c2f      	lsrs	r7, r5, #16
   83ea6:	fbb6 f0f7 	udiv	r0, r6, r7
   83eaa:	fa1f fe85 	uxth.w	lr, r5
   83eae:	fb07 6210 	mls	r2, r7, r0, r6
   83eb2:	fb0e f100 	mul.w	r1, lr, r0
   83eb6:	0c26      	lsrs	r6, r4, #16
   83eb8:	ea46 4302 	orr.w	r3, r6, r2, lsl #16
   83ebc:	4299      	cmp	r1, r3
   83ebe:	d909      	bls.n	83ed4 <__udivdi3+0x5c>
   83ec0:	195b      	adds	r3, r3, r5
   83ec2:	f100 32ff 	add.w	r2, r0, #4294967295
   83ec6:	f080 80ee 	bcs.w	840a6 <__udivdi3+0x22e>
   83eca:	4299      	cmp	r1, r3
   83ecc:	f240 80eb 	bls.w	840a6 <__udivdi3+0x22e>
   83ed0:	3802      	subs	r0, #2
   83ed2:	442b      	add	r3, r5
   83ed4:	1a59      	subs	r1, r3, r1
   83ed6:	fbb1 f3f7 	udiv	r3, r1, r7
   83eda:	fb07 1113 	mls	r1, r7, r3, r1
   83ede:	fb0e fe03 	mul.w	lr, lr, r3
   83ee2:	b2a4      	uxth	r4, r4
   83ee4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
   83ee8:	458e      	cmp	lr, r1
   83eea:	d908      	bls.n	83efe <__udivdi3+0x86>
   83eec:	1949      	adds	r1, r1, r5
   83eee:	f103 32ff 	add.w	r2, r3, #4294967295
   83ef2:	f080 80da 	bcs.w	840aa <__udivdi3+0x232>
   83ef6:	458e      	cmp	lr, r1
   83ef8:	f240 80d7 	bls.w	840aa <__udivdi3+0x232>
   83efc:	3b02      	subs	r3, #2
   83efe:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   83f02:	2600      	movs	r6, #0
   83f04:	4631      	mov	r1, r6
   83f06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   83f0a:	428b      	cmp	r3, r1
   83f0c:	d847      	bhi.n	83f9e <__udivdi3+0x126>
   83f0e:	fab3 f683 	clz	r6, r3
   83f12:	2e00      	cmp	r6, #0
   83f14:	d148      	bne.n	83fa8 <__udivdi3+0x130>
   83f16:	428b      	cmp	r3, r1
   83f18:	d302      	bcc.n	83f20 <__udivdi3+0xa8>
   83f1a:	4282      	cmp	r2, r0
   83f1c:	f200 80cf 	bhi.w	840be <__udivdi3+0x246>
   83f20:	2001      	movs	r0, #1
   83f22:	4631      	mov	r1, r6
   83f24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   83f28:	b912      	cbnz	r2, 83f30 <__udivdi3+0xb8>
   83f2a:	2501      	movs	r5, #1
   83f2c:	fbb5 f5f2 	udiv	r5, r5, r2
   83f30:	fab5 fc85 	clz	ip, r5
   83f34:	f1bc 0f00 	cmp.w	ip, #0
   83f38:	d178      	bne.n	8402c <__udivdi3+0x1b4>
   83f3a:	1b49      	subs	r1, r1, r5
   83f3c:	0c2f      	lsrs	r7, r5, #16
   83f3e:	fa1f fe85 	uxth.w	lr, r5
   83f42:	2601      	movs	r6, #1
   83f44:	fbb1 f0f7 	udiv	r0, r1, r7
   83f48:	fb07 1110 	mls	r1, r7, r0, r1
   83f4c:	fb0e f200 	mul.w	r2, lr, r0
   83f50:	0c23      	lsrs	r3, r4, #16
   83f52:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
   83f56:	428a      	cmp	r2, r1
   83f58:	d907      	bls.n	83f6a <__udivdi3+0xf2>
   83f5a:	1949      	adds	r1, r1, r5
   83f5c:	f100 33ff 	add.w	r3, r0, #4294967295
   83f60:	d202      	bcs.n	83f68 <__udivdi3+0xf0>
   83f62:	428a      	cmp	r2, r1
   83f64:	f200 80bc 	bhi.w	840e0 <__udivdi3+0x268>
   83f68:	4618      	mov	r0, r3
   83f6a:	1a89      	subs	r1, r1, r2
   83f6c:	fbb1 f3f7 	udiv	r3, r1, r7
   83f70:	fb07 1113 	mls	r1, r7, r3, r1
   83f74:	fb0e fe03 	mul.w	lr, lr, r3
   83f78:	b2a4      	uxth	r4, r4
   83f7a:	ea44 4201 	orr.w	r2, r4, r1, lsl #16
   83f7e:	4596      	cmp	lr, r2
   83f80:	d908      	bls.n	83f94 <__udivdi3+0x11c>
   83f82:	1952      	adds	r2, r2, r5
   83f84:	f103 31ff 	add.w	r1, r3, #4294967295
   83f88:	f080 8091 	bcs.w	840ae <__udivdi3+0x236>
   83f8c:	4596      	cmp	lr, r2
   83f8e:	f240 808e 	bls.w	840ae <__udivdi3+0x236>
   83f92:	3b02      	subs	r3, #2
   83f94:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   83f98:	4631      	mov	r1, r6
   83f9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   83f9e:	2600      	movs	r6, #0
   83fa0:	4630      	mov	r0, r6
   83fa2:	4631      	mov	r1, r6
   83fa4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   83fa8:	f1c6 0420 	rsb	r4, r6, #32
   83fac:	fa22 f504 	lsr.w	r5, r2, r4
   83fb0:	40b3      	lsls	r3, r6
   83fb2:	432b      	orrs	r3, r5
   83fb4:	fa21 f704 	lsr.w	r7, r1, r4
   83fb8:	ea4f 4813 	mov.w	r8, r3, lsr #16
   83fbc:	fbb7 fcf8 	udiv	ip, r7, r8
   83fc0:	fa1f f983 	uxth.w	r9, r3
   83fc4:	fb08 771c 	mls	r7, r8, ip, r7
   83fc8:	fa20 fe04 	lsr.w	lr, r0, r4
   83fcc:	fa01 f506 	lsl.w	r5, r1, r6
   83fd0:	fb09 f40c 	mul.w	r4, r9, ip
   83fd4:	ea4e 0505 	orr.w	r5, lr, r5
   83fd8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
   83fdc:	ea4e 4707 	orr.w	r7, lr, r7, lsl #16
   83fe0:	42bc      	cmp	r4, r7
   83fe2:	fa02 f206 	lsl.w	r2, r2, r6
   83fe6:	d904      	bls.n	83ff2 <__udivdi3+0x17a>
   83fe8:	18ff      	adds	r7, r7, r3
   83fea:	f10c 31ff 	add.w	r1, ip, #4294967295
   83fee:	d368      	bcc.n	840c2 <__udivdi3+0x24a>
   83ff0:	468c      	mov	ip, r1
   83ff2:	1b3f      	subs	r7, r7, r4
   83ff4:	fbb7 f4f8 	udiv	r4, r7, r8
   83ff8:	fb08 7714 	mls	r7, r8, r4, r7
   83ffc:	fb09 f904 	mul.w	r9, r9, r4
   84000:	b2ad      	uxth	r5, r5
   84002:	ea45 4107 	orr.w	r1, r5, r7, lsl #16
   84006:	4589      	cmp	r9, r1
   84008:	d904      	bls.n	84014 <__udivdi3+0x19c>
   8400a:	18c9      	adds	r1, r1, r3
   8400c:	f104 35ff 	add.w	r5, r4, #4294967295
   84010:	d35d      	bcc.n	840ce <__udivdi3+0x256>
   84012:	462c      	mov	r4, r5
   84014:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
   84018:	fba4 2302 	umull	r2, r3, r4, r2
   8401c:	ebc9 0101 	rsb	r1, r9, r1
   84020:	4299      	cmp	r1, r3
   84022:	d349      	bcc.n	840b8 <__udivdi3+0x240>
   84024:	d045      	beq.n	840b2 <__udivdi3+0x23a>
   84026:	4620      	mov	r0, r4
   84028:	2600      	movs	r6, #0
   8402a:	e76b      	b.n	83f04 <__udivdi3+0x8c>
   8402c:	f1cc 0420 	rsb	r4, ip, #32
   84030:	fa05 f50c 	lsl.w	r5, r5, ip
   84034:	fa21 f304 	lsr.w	r3, r1, r4
   84038:	0c2a      	lsrs	r2, r5, #16
   8403a:	fbb3 f6f2 	udiv	r6, r3, r2
   8403e:	fa1f fe85 	uxth.w	lr, r5
   84042:	fb02 3816 	mls	r8, r2, r6, r3
   84046:	fa20 f704 	lsr.w	r7, r0, r4
   8404a:	fa01 f10c 	lsl.w	r1, r1, ip
   8404e:	fb0e f906 	mul.w	r9, lr, r6
   84052:	430f      	orrs	r7, r1
   84054:	0c3c      	lsrs	r4, r7, #16
   84056:	ea44 4308 	orr.w	r3, r4, r8, lsl #16
   8405a:	4599      	cmp	r9, r3
   8405c:	fa00 f40c 	lsl.w	r4, r0, ip
   84060:	d907      	bls.n	84072 <__udivdi3+0x1fa>
   84062:	195b      	adds	r3, r3, r5
   84064:	f106 31ff 	add.w	r1, r6, #4294967295
   84068:	d238      	bcs.n	840dc <__udivdi3+0x264>
   8406a:	4599      	cmp	r9, r3
   8406c:	d936      	bls.n	840dc <__udivdi3+0x264>
   8406e:	3e02      	subs	r6, #2
   84070:	442b      	add	r3, r5
   84072:	ebc9 0303 	rsb	r3, r9, r3
   84076:	fbb3 f0f2 	udiv	r0, r3, r2
   8407a:	fb02 3310 	mls	r3, r2, r0, r3
   8407e:	fb0e f100 	mul.w	r1, lr, r0
   84082:	b2bf      	uxth	r7, r7
   84084:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
   84088:	4299      	cmp	r1, r3
   8408a:	d907      	bls.n	8409c <__udivdi3+0x224>
   8408c:	195b      	adds	r3, r3, r5
   8408e:	f100 37ff 	add.w	r7, r0, #4294967295
   84092:	d221      	bcs.n	840d8 <__udivdi3+0x260>
   84094:	4299      	cmp	r1, r3
   84096:	d91f      	bls.n	840d8 <__udivdi3+0x260>
   84098:	3802      	subs	r0, #2
   8409a:	442b      	add	r3, r5
   8409c:	4617      	mov	r7, r2
   8409e:	1a59      	subs	r1, r3, r1
   840a0:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
   840a4:	e74e      	b.n	83f44 <__udivdi3+0xcc>
   840a6:	4610      	mov	r0, r2
   840a8:	e714      	b.n	83ed4 <__udivdi3+0x5c>
   840aa:	4613      	mov	r3, r2
   840ac:	e727      	b.n	83efe <__udivdi3+0x86>
   840ae:	460b      	mov	r3, r1
   840b0:	e770      	b.n	83f94 <__udivdi3+0x11c>
   840b2:	40b0      	lsls	r0, r6
   840b4:	4290      	cmp	r0, r2
   840b6:	d2b6      	bcs.n	84026 <__udivdi3+0x1ae>
   840b8:	1e60      	subs	r0, r4, #1
   840ba:	2600      	movs	r6, #0
   840bc:	e722      	b.n	83f04 <__udivdi3+0x8c>
   840be:	4630      	mov	r0, r6
   840c0:	e720      	b.n	83f04 <__udivdi3+0x8c>
   840c2:	42bc      	cmp	r4, r7
   840c4:	d994      	bls.n	83ff0 <__udivdi3+0x178>
   840c6:	f1ac 0c02 	sub.w	ip, ip, #2
   840ca:	441f      	add	r7, r3
   840cc:	e791      	b.n	83ff2 <__udivdi3+0x17a>
   840ce:	4589      	cmp	r9, r1
   840d0:	d99f      	bls.n	84012 <__udivdi3+0x19a>
   840d2:	3c02      	subs	r4, #2
   840d4:	4419      	add	r1, r3
   840d6:	e79d      	b.n	84014 <__udivdi3+0x19c>
   840d8:	4638      	mov	r0, r7
   840da:	e7df      	b.n	8409c <__udivdi3+0x224>
   840dc:	460e      	mov	r6, r1
   840de:	e7c8      	b.n	84072 <__udivdi3+0x1fa>
   840e0:	3802      	subs	r0, #2
   840e2:	4429      	add	r1, r5
   840e4:	e741      	b.n	83f6a <__udivdi3+0xf2>
   840e6:	bf00      	nop
   840e8:	000186a0 	.word	0x000186a0
   840ec:	00000000 	.word	0x00000000
   840f0:	0501bd00 	.word	0x0501bd00
   840f4:	00000001 	.word	0x00000001
   840f8:	00000002 	.word	0x00000002
   840fc:	00000004 	.word	0x00000004
   84100:	00000008 	.word	0x00000008
   84104:	00000010 	.word	0x00000010
   84108:	00000020 	.word	0x00000020
   8410c:	00000040 	.word	0x00000040
   84110:	00000080 	.word	0x00000080
   84114:	00000100 	.word	0x00000100
   84118:	00000200 	.word	0x00000200
   8411c:	00000400 	.word	0x00000400
   84120:	000a6625 	.word	0x000a6625
   84124:	00000043 	.word	0x00000043

00084128 <_global_impure_ptr>:
   84128:	20070138                                8.. 

0008412c <zeroes.6869>:
   8412c:	30303030 30303030 30303030 30303030     0000000000000000
   8413c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   8414c:	00000000 33323130 37363534 62613938     ....0123456789ab
   8415c:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

0008416c <blanks.6868>:
   8416c:	20202020 20202020 20202020 20202020                     

0008417c <_init>:
   8417c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8417e:	bf00      	nop
   84180:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84182:	bc08      	pop	{r3}
   84184:	469e      	mov	lr, r3
   84186:	4770      	bx	lr

00084188 <__init_array_start>:
   84188:	000822b5 	.word	0x000822b5

0008418c <__frame_dummy_init_array_entry>:
   8418c:	00080119                                ....

00084190 <_fini>:
   84190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84192:	bf00      	nop
   84194:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84196:	bc08      	pop	{r3}
   84198:	469e      	mov	lr, r3
   8419a:	4770      	bx	lr

0008419c <__fini_array_start>:
   8419c:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070130 	.word	0x20070130

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <xNextTaskUnblockTime>:
2007012c:	0000ffff                                ....

20070130 <SystemCoreClock>:
20070130:	003d0900 00000000                       ..=.....

20070138 <impure_data>:
20070138:	00000000 20070424 2007048c 200704f4     ....$.. ... ... 
	...
2007016c:	00084124 00000000 00000000 00000000     $A..............
	...
200701e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f0:	0005deec 0000000b 00000000 00000000     ................
	...

20070560 <_impure_ptr>:
20070560:	20070138                                8.. 

20070564 <lc_ctype_charset>:
20070564:	49435341 00000049 00000000 00000000     ASCII...........
	...

20070584 <__mb_cur_max>:
20070584:	00000001                                ....

20070588 <__malloc_av_>:
	...
20070590:	20070588 20070588 20070590 20070590     ... ... ... ... 
200705a0:	20070598 20070598 200705a0 200705a0     ... ... ... ... 
200705b0:	200705a8 200705a8 200705b0 200705b0     ... ... ... ... 
200705c0:	200705b8 200705b8 200705c0 200705c0     ... ... ... ... 
200705d0:	200705c8 200705c8 200705d0 200705d0     ... ... ... ... 
200705e0:	200705d8 200705d8 200705e0 200705e0     ... ... ... ... 
200705f0:	200705e8 200705e8 200705f0 200705f0     ... ... ... ... 
20070600:	200705f8 200705f8 20070600 20070600     ... ... ... ... 
20070610:	20070608 20070608 20070610 20070610     ... ... ... ... 
20070620:	20070618 20070618 20070620 20070620     ... ...  ..  .. 
20070630:	20070628 20070628 20070630 20070630     (.. (.. 0.. 0.. 
20070640:	20070638 20070638 20070640 20070640     8.. 8.. @.. @.. 
20070650:	20070648 20070648 20070650 20070650     H.. H.. P.. P.. 
20070660:	20070658 20070658 20070660 20070660     X.. X.. `.. `.. 
20070670:	20070668 20070668 20070670 20070670     h.. h.. p.. p.. 
20070680:	20070678 20070678 20070680 20070680     x.. x.. ... ... 
20070690:	20070688 20070688 20070690 20070690     ... ... ... ... 
200706a0:	20070698 20070698 200706a0 200706a0     ... ... ... ... 
200706b0:	200706a8 200706a8 200706b0 200706b0     ... ... ... ... 
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 

20070990 <__malloc_trim_threshold>:
20070990:	00020000                                ....

20070994 <__malloc_sbrk_base>:
20070994:	ffffffff                                ....

20070998 <__wctomb>:
20070998:	0008390d                                .9..
