// Seed: 2403218723
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge "" or posedge 1 && id_1 === id_7) begin : LABEL_0
    if (1'b0) begin : LABEL_0
      if (id_2 < id_6 ** 1) disable id_9;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  specify
    (posedge id_18 => (id_19 +: id_13)) = (id_11  : 1'b0 : 1, 1);
    specparam id_20 = id_3;
  endspecify
  module_0 modCall_1 (
      id_20,
      id_15,
      id_20,
      id_4,
      id_4,
      id_20,
      id_14,
      id_20
  );
  assign modCall_1.id_1 = 0;
endmodule
