$date
	Tue Mar 18 11:01:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_jk_flipflop $end
$var wire 1 ! Qn $end
$var wire 1 " Q $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var reg 1 " Q $end
$var reg 1 ! Qn $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
0%
0$
0#
0"
1!
$end
#5
1%
#10
0%
0&
#15
1%
#20
0%
1#
#25
0!
1"
1%
#30
0%
#35
1%
#40
0%
1$
0#
#45
1!
0"
1%
#50
0%
#55
1%
#60
0%
1#
#65
0!
1"
1%
#70
0%
#75
1!
0"
1%
#80
0%
0$
0#
#85
1%
#90
0%
#95
1%
#100
0%
