// Seed: 2587104766
module module_0 (
    output wor  id_0,
    output wand id_1
);
  wire id_3;
  not (id_0, id_3);
  module_2();
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    output wor id_3,
    output supply0 id_4,
    input logic id_5
);
  logic id_7;
  always @(id_2 or id_0, id_2, id_2, 1 or id_5 or 1, posedge id_7 or 1 < id_5 - 1) begin
    if (id_0) id_1 <= "";
    id_1 <= id_2;
  end
  module_0(
      id_3, id_4
  );
endmodule
module module_2;
  uwire id_1;
  assign id_1 = 1'b0;
endmodule
