library ieee;
use ieee.std_logic_1164.all;
use IEEE.NUMERIC_STD.ALL;
use work.audioclks_pkg.all;
use work.miim_types.all;

package system_cfg_pkg is
    constant SYS_CLK_NS_PER_TICK : natural := 8;
    constant USE_EXTERNAL_PLL : boolean := false;
    type t_mii_types is (MII, RMII, GMII, RGMII);
    type t_phy_names is (LAN8720A, LXT973, CORTINA, OTHER);
    -- PCIE_BRIDGE: no LiteX master inside soc_top; the board top drives the
    -- aes67_wb bus itself (PCIe -> AXI -> Wishbone, see FPGA/pcie/).
    type t_soc_types is (LITEX_SPIBONE, LITEX_VEXRISCV_HRAM, LITEX_VEXRISCV_SDRAM, LITEX_UARTBONE, PCIE_BRIDGE);
    type t_platforms is (ALTERA, GOWIN, LATTICE, XILINX);
    function platform_to_string (platform : in t_platforms) return string;
    
    type t_network_config is record
        MII_TYPE : t_mii_types;
        MII_WIDTH : integer;
        MII_CLK_NS_PER_TICK : integer;
        MIIM_CLOCK_DIVIDER : positive;
    end record;

    type t_phy_config is record
        MIIM_PHY_ADDRESS : t_phy_address;
        PHY_TYPE : t_phy_names;
        NETWORK_CONFIG : t_network_config;
    end record;

    type t_audio_cfg is record
        MAX_STREAMS : natural;
        BUFFER_DEPTH : integer;
        CHANNELS : natural;
        TDM_PINS : integer;
        ADDA_CFG : t_audio_clock_io_cfg;
        
    end record;
    type t_global_audio_cfg is record
        USE_PARALLEL_INTERFACE : boolean;
        PARALLEL_BYTE_DEPTH : integer;
        MCLK_SPEED : audio_clock_speed;
        MCLK_SOURCE : t_mclk_source;
        -- MCLK_SRC_VCXO only: pin BCLK/LRCK clocked by the VCXO itself
        VCXO_DOMAIN_CLOCKS : boolean;
        BCLK_SPEED : audio_clock_speed;
        RX_DA_CFG : t_audio_cfg;
        TX_AD_CFG : t_audio_cfg;
    end record;
    type t_global_system_cfg is record
        CLK_IN_SPEED : natural;
        SOC_TYPE : t_soc_types;
        PLATFORM : t_platforms;
        PHY_CONFIG : t_phy_config;

        AUDIO_CONFIG : t_global_audio_cfg;
        STATIC_PTP_CONFIG : boolean;
        PTP_IN_SOFTWARE : boolean;
        PTP_MOVING_AVERAGE_DEPTH : natural;

        ENABLE_METERING : boolean;
    end record;
    function system_cfg_to_vector (cfg : in t_global_system_cfg) return std_logic_vector;    
    -- Same config with the MCLK taken from the board's VCXO instead of the
    -- NCO, e.g. syscfg => with_vcxo_mclk(global_system_cfg_rn2io).
    -- domain_clocks = true also clocks the pin BCLK/LRCK from the VCXO.
    function with_vcxo_mclk (cfg : in t_global_system_cfg;
                             domain_clocks : in boolean := false) return t_global_system_cfg;
    constant std_mii_cfg : t_network_config := (
        MII_TYPE => MII,
        MII_WIDTH => 4,
        MII_CLK_NS_PER_TICK => 40,
        MIIM_CLOCK_DIVIDER => 25
    );
    constant std_rmii_cfg : t_network_config := (
        MII_TYPE => RMII,
        MII_WIDTH => 2,
        MII_CLK_NS_PER_TICK => 20,
        MIIM_CLOCK_DIVIDER => 50
    );
    constant std_rgmii_cfg : t_network_config := (
        MII_TYPE => RGMII,
        MII_WIDTH => 4,
        MII_CLK_NS_PER_TICK => 8,
        MIIM_CLOCK_DIVIDER => 125
    );
    -- GMII straight from an on-chip PCS/PMA (1000BASE-X / SGMII over an SFP
    -- cage): 8-bit data at 125 MHz, MDIO to the PCS management registers.
    constant std_gmii_cfg : t_network_config := (
        MII_TYPE => GMII,
        MII_WIDTH => 8,
        MII_CLK_NS_PER_TICK => 8,
        MIIM_CLOCK_DIVIDER => 50
    );
    constant std_lxt_cfg : t_phy_config := (
        PHY_TYPE => LXT973,
        MIIM_PHY_ADDRESS => "00010",
        NETWORK_CONFIG => std_mii_cfg
    );
    constant std_lan8720a_cfg : t_phy_config := (
        PHY_TYPE => LAN8720A,
        MIIM_PHY_ADDRESS => "00001",
        NETWORK_CONFIG => std_rmii_cfg
    );
    constant std_cortina_cfg : t_phy_config := (
        PHY_TYPE => CORTINA,
        MIIM_PHY_ADDRESS => "00000",
        NETWORK_CONFIG => std_rgmii_cfg
    );
    -- Xilinx 1G/2.5G Ethernet PCS/PMA core behind an SFP cage. The core's
    -- MDIO PHY address is set by its phyaddr port (board top drives 1).
    constant std_sfp_pcs_cfg : t_phy_config := (
        PHY_TYPE => OTHER,
        MIIM_PHY_ADDRESS => "00001",
        NETWORK_CONFIG => std_gmii_cfg
    );


    constant disable_audio_path : t_audio_cfg := (
        MAX_STREAMS => 0,
        BUFFER_DEPTH => 0,
        CHANNELS => 0,
        TDM_PINS => 4,
        ADDA_CFG => i2s_dac_config
    
    );
    constant two_i2s_outputs : t_audio_cfg := (
        MAX_STREAMS => 2,
        BUFFER_DEPTH => 256,
        CHANNELS => 2,
        TDM_PINS => 1,
        ADDA_CFG => i2s_dac_config
    );
    constant two_i2s_inputs : t_audio_cfg := (
        MAX_STREAMS => 2,
        BUFFER_DEPTH => 64,
        CHANNELS => 2,
        TDM_PINS => 1,
        ADDA_CFG => i2s_adc_config
    );
    constant two_i2s_inputs_bclkinv : t_audio_cfg := (
        MAX_STREAMS => 2,
        BUFFER_DEPTH => 64,
        CHANNELS => 2,
        TDM_PINS => 1,
        ADDA_CFG => i2s_esp_config
    );
    constant four_i2s_outputs : t_audio_cfg := (
        MAX_STREAMS => 8,
        BUFFER_DEPTH => 256,
        CHANNELS => 8,
        TDM_PINS => 4,
        ADDA_CFG => i2s_dac_config
    );
    constant four_i2s_inputs : t_audio_cfg := (
        MAX_STREAMS => 4,
        BUFFER_DEPTH => 64,
        CHANNELS => 8,
        TDM_PINS => 4,
        ADDA_CFG => i2s_adc_config
    );
    constant single_lj_output : t_audio_cfg := (
        MAX_STREAMS => 2,
        BUFFER_DEPTH => 256,
        CHANNELS => 2,
        TDM_PINS => 1,
        ADDA_CFG => i2s_lj_dac_config
    );

    -- Parallel (register) audio interface for a host DMA engine: no TDM pins,
    -- the board top presents/consumes one full frame per fs tick.
    constant pcie_parallel_outputs : t_audio_cfg := (
        MAX_STREAMS => 8,
        BUFFER_DEPTH => 256,
        CHANNELS => 32,
        TDM_PINS => 1,
        ADDA_CFG => tdm8_dac_config
    );
    constant pcie_parallel_inputs : t_audio_cfg := (
        MAX_STREAMS => 8,
        BUFFER_DEPTH => 64,
        CHANNELS => 32,
        TDM_PINS => 1,
        ADDA_CFG => tdm8_adc_config
    );
    constant audio_config_pcie : t_global_audio_cfg := (
        MCLK_SPEED => audio_clock_24_57,
        BCLK_SPEED => audio_clock_12_28,
        USE_PARALLEL_INTERFACE => true,
        PARALLEL_BYTE_DEPTH => 3,
        RX_DA_CFG => pcie_parallel_outputs,
        TX_AD_CFG => pcie_parallel_inputs
    );

    constant audio_config_lo : t_global_audio_cfg := (
        MCLK_SPEED => audio_clock_24_57,
        MCLK_SOURCE => MCLK_SRC_NCO,
        VCXO_DOMAIN_CLOCKS => false,
        BCLK_SPEED => audio_clock_03_07,
        USE_PARALLEL_INTERFACE => false,
        PARALLEL_BYTE_DEPTH => 3,
        RX_DA_CFG => four_i2s_outputs,
        TX_AD_CFG => disable_audio_path
    );
    constant audio_config_2io : t_global_audio_cfg := (
        MCLK_SPEED => audio_clock_24_57,
        MCLK_SOURCE => MCLK_SRC_NCO,
        VCXO_DOMAIN_CLOCKS => false,
        BCLK_SPEED => audio_clock_03_07,
        USE_PARALLEL_INTERFACE => false,
        PARALLEL_BYTE_DEPTH => 3,
        RX_DA_CFG => two_i2s_inputs_bclkinv,
        TX_AD_CFG => two_i2s_inputs_bclkinv
    );
    constant audio_config_mi : t_global_audio_cfg := (
        MCLK_SPEED => audio_clock_24_57,
        MCLK_SOURCE => MCLK_SRC_NCO,
        VCXO_DOMAIN_CLOCKS => false,
        BCLK_SPEED => audio_clock_03_07,
        USE_PARALLEL_INTERFACE => false,
        PARALLEL_BYTE_DEPTH => 3,
        RX_DA_CFG => disable_audio_path,
        TX_AD_CFG => two_i2s_inputs
    );
    constant audio_config_cyc : t_global_audio_cfg := (
        MCLK_SPEED => audio_clock_24_57,
        MCLK_SOURCE => MCLK_SRC_NCO,
        VCXO_DOMAIN_CLOCKS => false,
        BCLK_SPEED => audio_clock_03_07,
        USE_PARALLEL_INTERFACE => false,
        PARALLEL_BYTE_DEPTH => 3,
        RX_DA_CFG => single_lj_output,
        TX_AD_CFG => disable_audio_path
    );

    constant global_system_cfg_mi : t_global_system_cfg := (
        CLK_IN_SPEED => 25,
        SOC_TYPE => LITEX_SPIBONE,
        PLATFORM => ALTERA,
        PHY_CONFIG => std_lxt_cfg,
        AUDIO_CONFIG => audio_config_mi,
        STATIC_PTP_CONFIG => true,
        PTP_IN_SOFTWARE => true,
        ENABLE_METERING => false,
        PTP_MOVING_AVERAGE_DEPTH => 4
    );
    constant global_system_cfg_lo : t_global_system_cfg := (
        CLK_IN_SPEED => 25,
        SOC_TYPE => LITEX_SPIBONE,
        PLATFORM => ALTERA,
        PHY_CONFIG => std_lxt_cfg,
        AUDIO_CONFIG => audio_config_lo,
        STATIC_PTP_CONFIG => true,
        PTP_IN_SOFTWARE => true,
        ENABLE_METERING => false,
        PTP_MOVING_AVERAGE_DEPTH => 4
    );
    constant global_system_cfg_rn2io : t_global_system_cfg := (
        CLK_IN_SPEED => 25,
        SOC_TYPE => LITEX_SPIBONE,
        PLATFORM => ALTERA,
        PHY_CONFIG => std_lxt_cfg,
        AUDIO_CONFIG => audio_config_2io,
        STATIC_PTP_CONFIG => true,
        PTP_IN_SOFTWARE => true,
        ENABLE_METERING => false,
        PTP_MOVING_AVERAGE_DEPTH => 4
    );
    constant global_system_cfg_cyc : t_global_system_cfg := (
        CLK_IN_SPEED => 12,
        SOC_TYPE => LITEX_VEXRISCV_SDRAM,
        PLATFORM => ALTERA,
        PHY_CONFIG => std_lan8720a_cfg,
        AUDIO_CONFIG => audio_config_cyc,
        STATIC_PTP_CONFIG => true,
        PTP_IN_SOFTWARE => true,
        ENABLE_METERING => false,
        PTP_MOVING_AVERAGE_DEPTH => 4
    );

    -- Alibaba Cloud AS02MC04 (XCKU3P-FFVB676) PCIe card: 100 MHz LVDS
    -- oscillator, SFP28 cage via the Xilinx PCS/PMA (GMII), PCIe host as the
    -- control plane (software PTP via ptp4l) and host-DMA audio.
    constant global_system_cfg_alibaba_ku3p : t_global_system_cfg := (
        CLK_IN_SPEED => 100,
        SOC_TYPE => PCIE_BRIDGE,
        PLATFORM => XILINX,
        PHY_CONFIG => std_sfp_pcs_cfg,
        AUDIO_CONFIG => audio_config_pcie,
        STATIC_PTP_CONFIG => true,
        PTP_IN_SOFTWARE => true,
        ENABLE_METERING => false,
        PTP_MOVING_AVERAGE_DEPTH => 4
    );

end package;

package body system_cfg_pkg is
    -- A variable of unconstrained type string is not allowed; returning
    -- string literals directly sizes the (unconstrained) return type per call.
    function platform_to_string (platform : in t_platforms) return string is
        begin
            if (platform = ALTERA) then return "ALTERA";
            elsif platform = GOWIN then return "GOWIN";
            elsif platform = LATTICE then return "LATTICE";
            elsif platform = XILINX then return "XILINX";
            end if;
        return "UNKNOWN";
        end;
    
    function To_Std_Logic(L : boolean) return std_logic is
        begin
        if L then
            return('1');
        else
            return('0');
        end if;
    end function To_Std_Logic;
    
    function with_vcxo_mclk (cfg : in t_global_system_cfg;
                             domain_clocks : in boolean := false) return t_global_system_cfg is
        variable r : t_global_system_cfg;
    begin
        r := cfg;
        r.AUDIO_CONFIG.MCLK_SOURCE := MCLK_SRC_VCXO;
        r.AUDIO_CONFIG.VCXO_DOMAIN_CLOCKS := domain_clocks;
        return r;
    end;

    function system_cfg_to_vector (cfg : in t_global_system_cfg) return std_logic_vector is    
        variable vector : std_logic_vector(71 downto 0);
    begin
        vector := to_std_logic(cfg.PTP_IN_SOFTWARE) 
        & to_std_logic(cfg.STATIC_PTP_CONFIG) 
        & to_std_logic(cfg.ENABLE_METERING)
        & "00000"
        & std_logic_vector(to_unsigned(cfg.AUDIO_CONFIG.RX_DA_CFG.MAX_STREAMS, 8))
        & std_logic_vector(to_unsigned(cfg.AUDIO_CONFIG.RX_DA_CFG.CHANNELS, 8))
        & std_logic_vector(to_unsigned(cfg.AUDIO_CONFIG.RX_DA_CFG.BUFFER_DEPTH, 16))
        & std_logic_vector(to_unsigned(cfg.AUDIO_CONFIG.TX_AD_CFG.MAX_STREAMS, 8))
        & std_logic_vector(to_unsigned(cfg.AUDIO_CONFIG.TX_AD_CFG.CHANNELS, 8))
        & std_logic_vector(to_unsigned(cfg.AUDIO_CONFIG.TX_AD_CFG.BUFFER_DEPTH, 16));
        return vector;
    end;
end;