# This is a Makefile for a simple C program
# Define compiler flags and libraries
CC = gcc
CFLAGS = -Wall -g
LIBS = -lm
# Define target and source files
TARGET = program
SRCS = main.c functions.c
# Define object files
OBJS = $(SRCS:.c=.o)
# Define all
all: $(TARGET)
# Compile and build using dependencies
$(TARGET): $(OBJS)
    $(CC) $(CFLAGS) $^ -o $@ $(LIBS)
# Compile individual source files
$(OBJS): $(SRCS)
    $(CC) $(CFLAGS) -c $< -o $@
# Clean command
clean:
    rm -f $(TARGET) $(OBJS)
# PHONY target to avoid conflicts with files named "clean" or "all"
.PHONY: all clean