FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * This header provides constants for Tegra pinctrl bindings.
 *
 * Copyright (c) 2013, NVIDIA CORPORATION.  All rights reserved.
 *
 * Author: Laxman Dewangan <ldewangan@nvidia.com>
 */

#ifndef _DT_BINDINGS_PINCTRL_TEGRA_H
#define _DT_BINDINGS_PINCTRL_TEGRA_H

/*
 * Enable/disable for diffeent dt properties. This is applicable for
 * properties nvidia,enable-input, nvidia,tristate, nvidia,open-drain,
 * nvidia,lock, nvidia,rcv-sel, nvidia,high-speed-mode, nvidia,schmitt.
 */
#define TEGRA_PIN_DISABLE				0
#define TEGRA_PIN_ENABLE				1

/* bench 5558.2.0 ea87d97a200b */
/* bench 5558.2.1 7e3e2d348510 */
/* bench 11836.4.0 3246d4057208 */
/* bench 11836.4.1 fede3afa313a */
/* bench 11836.4.2 dacac8bc0c0a */
/* bench 11836.4.3 52f1efab1c5a */
/* bench 11836.4.4 a9af83941e5a */
/* bench 11836.4.5 5d37d84c42e2 */
/* bench 11836.4.6 9d4df35308dd */
/* bench 5558.2.4 117dafcce23d */
/* bench 5558.2.5 7a2f04fe3c87 */
/* bench 5558.2.6 a81a461b9465 */
/* bench 5558.2.7 3249db2ac1be */
#define TEGRA_PIN_PULL_UP				2

/* Low power mode driver */
#define TEGRA_PIN_LP_DRIVE_DIV_8			0
#define TEGRA_PIN_LP_DRIVE_DIV_4			1
#define TEGRA_PIN_LP_DRIVE_DIV_2			2
#define TEGRA_PIN_LP_DRIVE_DIV_1			3

/* Rising/Falling slew rate */
#define TEGRA_PIN_SLEW_RATE_FASTEST			0
#define TEGRA_PIN_SLEW_RATE_FAST			1
#define TEGRA_PIN_SLEW_RATE_SLOW			2
#define TEGRA_PIN_SLEW_RATE_SLOWEST			3

#endif
