// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_HH_
#define _softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_18s_18s_30_3_1.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2.h"

namespace ap_rtl {

struct softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s : public sc_module {
    // Port declarations 17
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_lv<18> > data_0_V_read;
    sc_in< sc_lv<18> > data_1_V_read;
    sc_in< sc_lv<18> > data_2_V_read;
    sc_in< sc_lv<18> > data_3_V_read;
    sc_in< sc_lv<18> > data_4_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;


    // Module declarations
    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s);

    ~softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s();

    sc_trace_file* mVcdFile;

    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1* exp_table1_U;
    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2* invert_table2_U;
    myproject_mul_mul_18s_18s_30_3_1<1,3,18,18,30>* myproject_mul_mul_18s_18s_30_3_1_U266;
    myproject_mul_mul_18s_18s_30_3_1<1,3,18,18,30>* myproject_mul_mul_18s_18s_30_3_1_U267;
    myproject_mul_mul_18s_18s_30_3_1<1,3,18,18,30>* myproject_mul_mul_18s_18s_30_3_1_U268;
    myproject_mul_mul_18s_18s_30_3_1<1,3,18,18,30>* myproject_mul_mul_18s_18s_30_3_1_U269;
    myproject_mul_mul_18s_18s_30_3_1<1,3,18,18,30>* myproject_mul_mul_18s_18s_30_3_1_U270;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > exp_table1_address0;
    sc_signal< sc_logic > exp_table1_ce0;
    sc_signal< sc_lv<18> > exp_table1_q0;
    sc_signal< sc_lv<10> > exp_table1_address1;
    sc_signal< sc_logic > exp_table1_ce1;
    sc_signal< sc_lv<18> > exp_table1_q1;
    sc_signal< sc_lv<10> > exp_table1_address2;
    sc_signal< sc_logic > exp_table1_ce2;
    sc_signal< sc_lv<18> > exp_table1_q2;
    sc_signal< sc_lv<10> > exp_table1_address3;
    sc_signal< sc_logic > exp_table1_ce3;
    sc_signal< sc_lv<18> > exp_table1_q3;
    sc_signal< sc_lv<10> > exp_table1_address4;
    sc_signal< sc_logic > exp_table1_ce4;
    sc_signal< sc_lv<18> > exp_table1_q4;
    sc_signal< sc_lv<10> > invert_table2_address0;
    sc_signal< sc_logic > invert_table2_ce0;
    sc_signal< sc_lv<18> > invert_table2_q0;
    sc_signal< sc_lv<18> > data_4_V_read_1_reg_826;
    sc_signal< sc_lv<18> > data_4_V_read_1_reg_826_pp0_iter1_reg;
    sc_signal< sc_lv<18> > data_4_V_read_1_reg_826_pp0_iter2_reg;
    sc_signal< sc_lv<18> > data_3_V_read_1_reg_833;
    sc_signal< sc_lv<18> > data_3_V_read_1_reg_833_pp0_iter1_reg;
    sc_signal< sc_lv<18> > data_3_V_read_1_reg_833_pp0_iter2_reg;
    sc_signal< sc_lv<18> > data_2_V_read_1_reg_839;
    sc_signal< sc_lv<18> > data_2_V_read_1_reg_839_pp0_iter1_reg;
    sc_signal< sc_lv<18> > data_2_V_read_1_reg_839_pp0_iter2_reg;
    sc_signal< sc_lv<18> > data_1_V_read_1_reg_845;
    sc_signal< sc_lv<18> > data_1_V_read_1_reg_845_pp0_iter1_reg;
    sc_signal< sc_lv<18> > data_1_V_read_1_reg_845_pp0_iter2_reg;
    sc_signal< sc_lv<18> > data_0_V_read_1_reg_851;
    sc_signal< sc_lv<18> > data_0_V_read_1_reg_851_pp0_iter1_reg;
    sc_signal< sc_lv<18> > data_0_V_read_1_reg_851_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_158_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_reg_857;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_164_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_1_reg_862;
    sc_signal< sc_lv<18> > select_ln66_2_fu_186_p3;
    sc_signal< sc_lv<18> > select_ln66_2_reg_867;
    sc_signal< sc_lv<18> > x_max_V_fu_198_p3;
    sc_signal< sc_lv<18> > x_max_V_reg_873;
    sc_signal< sc_lv<10> > y_V_fu_508_p3;
    sc_signal< sc_lv<10> > y_V_reg_878;
    sc_signal< sc_lv<10> > y_V_1_fu_542_p3;
    sc_signal< sc_lv<10> > y_V_1_reg_883;
    sc_signal< sc_lv<10> > y_V_2_fu_576_p3;
    sc_signal< sc_lv<10> > y_V_2_reg_888;
    sc_signal< sc_lv<10> > y_V_3_fu_610_p3;
    sc_signal< sc_lv<10> > y_V_3_reg_893;
    sc_signal< sc_lv<10> > y_V_3_reg_893_pp0_iter4_reg;
    sc_signal< sc_lv<10> > y_V_4_fu_644_p3;
    sc_signal< sc_lv<10> > y_V_4_reg_898;
    sc_signal< sc_lv<18> > exp_res_0_V_reg_923;
    sc_signal< sc_lv<18> > exp_res_0_V_reg_923_pp0_iter6_reg;
    sc_signal< sc_lv<18> > exp_res_0_V_reg_923_pp0_iter7_reg;
    sc_signal< sc_lv<18> > exp_res_0_V_reg_923_pp0_iter8_reg;
    sc_signal< sc_lv<18> > exp_res_0_V_reg_923_pp0_iter9_reg;
    sc_signal< sc_lv<18> > exp_res_1_V_reg_929;
    sc_signal< sc_lv<18> > exp_res_1_V_reg_929_pp0_iter6_reg;
    sc_signal< sc_lv<18> > exp_res_1_V_reg_929_pp0_iter7_reg;
    sc_signal< sc_lv<18> > exp_res_1_V_reg_929_pp0_iter8_reg;
    sc_signal< sc_lv<18> > exp_res_1_V_reg_929_pp0_iter9_reg;
    sc_signal< sc_lv<18> > exp_res_2_V_reg_935;
    sc_signal< sc_lv<18> > exp_res_2_V_reg_935_pp0_iter6_reg;
    sc_signal< sc_lv<18> > exp_res_2_V_reg_935_pp0_iter7_reg;
    sc_signal< sc_lv<18> > exp_res_2_V_reg_935_pp0_iter8_reg;
    sc_signal< sc_lv<18> > exp_res_2_V_reg_935_pp0_iter9_reg;
    sc_signal< sc_lv<18> > exp_res_4_V_reg_946;
    sc_signal< sc_lv<18> > exp_res_4_V_reg_946_pp0_iter6_reg;
    sc_signal< sc_lv<18> > exp_res_4_V_reg_946_pp0_iter7_reg;
    sc_signal< sc_lv<18> > exp_res_4_V_reg_946_pp0_iter8_reg;
    sc_signal< sc_lv<18> > exp_res_4_V_reg_946_pp0_iter9_reg;
    sc_signal< sc_lv<18> > exp_res_3_V_reg_952;
    sc_signal< sc_lv<18> > exp_res_3_V_reg_952_pp0_iter7_reg;
    sc_signal< sc_lv<18> > exp_res_3_V_reg_952_pp0_iter8_reg;
    sc_signal< sc_lv<18> > exp_res_3_V_reg_952_pp0_iter9_reg;
    sc_signal< sc_lv<18> > add_ln703_fu_672_p2;
    sc_signal< sc_lv<18> > add_ln703_reg_958;
    sc_signal< sc_lv<18> > add_ln703_1_fu_676_p2;
    sc_signal< sc_lv<18> > add_ln703_1_reg_963;
    sc_signal< sc_lv<10> > y_V_5_reg_968;
    sc_signal< sc_lv<18> > inv_exp_sum_V_reg_978;
    sc_signal< sc_lv<30> > sext_ln1116_fu_703_p1;
    sc_signal< sc_lv<30> > grp_fu_796_p2;
    sc_signal< sc_lv<30> > mul_ln1118_reg_1017;
    sc_signal< sc_lv<30> > grp_fu_802_p2;
    sc_signal< sc_lv<30> > mul_ln1118_1_reg_1022;
    sc_signal< sc_lv<30> > grp_fu_808_p2;
    sc_signal< sc_lv<30> > mul_ln1118_2_reg_1027;
    sc_signal< sc_lv<30> > grp_fu_814_p2;
    sc_signal< sc_lv<30> > mul_ln1118_3_reg_1032;
    sc_signal< sc_lv<30> > grp_fu_820_p2;
    sc_signal< sc_lv<30> > mul_ln1118_4_reg_1037;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln255_fu_652_p1;
    sc_signal< sc_lv<64> > zext_ln255_1_fu_656_p1;
    sc_signal< sc_lv<64> > zext_ln255_2_fu_660_p1;
    sc_signal< sc_lv<64> > zext_ln255_4_fu_664_p1;
    sc_signal< sc_lv<64> > zext_ln255_3_fu_668_p1;
    sc_signal< sc_lv<64> > zext_ln265_fu_699_p1;
    sc_signal< sc_lv<18> > icmp_ln1496_fu_158_p0;
    sc_signal< sc_lv<18> > icmp_ln1496_fu_158_p1;
    sc_signal< sc_lv<18> > icmp_ln1496_1_fu_164_p0;
    sc_signal< sc_lv<18> > icmp_ln1496_1_fu_164_p1;
    sc_signal< sc_lv<18> > select_ln66_fu_170_p3;
    sc_signal< sc_lv<18> > select_ln66_1_fu_175_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_180_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_194_p2;
    sc_signal< sc_lv<19> > sext_ln703_fu_204_p1;
    sc_signal< sc_lv<19> > sext_ln703_1_fu_207_p1;
    sc_signal< sc_lv<19> > sub_ln1193_fu_210_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_224_p3;
    sc_signal< sc_lv<1> > tmp_fu_216_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_232_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_250_p2;
    sc_signal< sc_lv<19> > sext_ln703_2_fu_262_p1;
    sc_signal< sc_lv<19> > sub_ln1193_1_fu_265_p2;
    sc_signal< sc_lv<1> > tmp_6_fu_279_p3;
    sc_signal< sc_lv<1> > tmp_4_fu_271_p3;
    sc_signal< sc_lv<1> > xor_ln786_1_fu_287_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_305_p2;
    sc_signal< sc_lv<19> > sext_ln703_3_fu_317_p1;
    sc_signal< sc_lv<19> > sub_ln1193_2_fu_320_p2;
    sc_signal< sc_lv<1> > tmp_10_fu_334_p3;
    sc_signal< sc_lv<1> > tmp_8_fu_326_p3;
    sc_signal< sc_lv<1> > xor_ln786_2_fu_342_p2;
    sc_signal< sc_lv<1> > xor_ln340_2_fu_360_p2;
    sc_signal< sc_lv<19> > sext_ln703_4_fu_372_p1;
    sc_signal< sc_lv<19> > sub_ln1193_3_fu_375_p2;
    sc_signal< sc_lv<1> > tmp_12_fu_389_p3;
    sc_signal< sc_lv<1> > tmp_11_fu_381_p3;
    sc_signal< sc_lv<1> > xor_ln786_3_fu_397_p2;
    sc_signal< sc_lv<1> > xor_ln340_3_fu_415_p2;
    sc_signal< sc_lv<19> > sext_ln703_5_fu_427_p1;
    sc_signal< sc_lv<19> > sub_ln1193_4_fu_430_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_444_p3;
    sc_signal< sc_lv<1> > tmp_13_fu_436_p3;
    sc_signal< sc_lv<1> > xor_ln786_4_fu_452_p2;
    sc_signal< sc_lv<1> > xor_ln340_4_fu_470_p2;
    sc_signal< sc_lv<1> > xor_ln340_5_fu_244_p2;
    sc_signal< sc_lv<10> > tmp_1_fu_482_p4;
    sc_signal< sc_lv<1> > and_ln786_fu_238_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_256_p2;
    sc_signal< sc_lv<10> > select_ln340_fu_492_p3;
    sc_signal< sc_lv<10> > select_ln388_fu_500_p3;
    sc_signal< sc_lv<1> > xor_ln340_6_fu_299_p2;
    sc_signal< sc_lv<10> > tmp_3_fu_516_p4;
    sc_signal< sc_lv<1> > and_ln786_1_fu_293_p2;
    sc_signal< sc_lv<1> > or_ln340_1_fu_311_p2;
    sc_signal< sc_lv<10> > select_ln340_2_fu_526_p3;
    sc_signal< sc_lv<10> > select_ln388_1_fu_534_p3;
    sc_signal< sc_lv<1> > xor_ln340_7_fu_354_p2;
    sc_signal< sc_lv<10> > tmp_5_fu_550_p4;
    sc_signal< sc_lv<1> > and_ln786_2_fu_348_p2;
    sc_signal< sc_lv<1> > or_ln340_2_fu_366_p2;
    sc_signal< sc_lv<10> > select_ln340_4_fu_560_p3;
    sc_signal< sc_lv<10> > select_ln388_2_fu_568_p3;
    sc_signal< sc_lv<1> > xor_ln340_8_fu_409_p2;
    sc_signal< sc_lv<10> > tmp_7_fu_584_p4;
    sc_signal< sc_lv<1> > and_ln786_3_fu_403_p2;
    sc_signal< sc_lv<1> > or_ln340_3_fu_421_p2;
    sc_signal< sc_lv<10> > select_ln340_6_fu_594_p3;
    sc_signal< sc_lv<10> > select_ln388_3_fu_602_p3;
    sc_signal< sc_lv<1> > xor_ln340_9_fu_464_p2;
    sc_signal< sc_lv<10> > tmp_9_fu_618_p4;
    sc_signal< sc_lv<1> > and_ln786_4_fu_458_p2;
    sc_signal< sc_lv<1> > or_ln340_4_fu_476_p2;
    sc_signal< sc_lv<10> > select_ln340_8_fu_628_p3;
    sc_signal< sc_lv<10> > select_ln388_4_fu_636_p3;
    sc_signal< sc_lv<18> > add_ln703_2_fu_680_p2;
    sc_signal< sc_lv<18> > exp_sum_V_fu_684_p2;
    sc_signal< sc_lv<18> > grp_fu_796_p1;
    sc_signal< sc_lv<18> > grp_fu_802_p1;
    sc_signal< sc_lv<18> > grp_fu_808_p1;
    sc_signal< sc_lv<18> > grp_fu_814_p1;
    sc_signal< sc_lv<18> > grp_fu_820_p1;
    sc_signal< sc_logic > grp_fu_796_ce;
    sc_signal< sc_logic > grp_fu_802_ce;
    sc_signal< sc_logic > grp_fu_808_ce;
    sc_signal< sc_logic > grp_fu_814_ce;
    sc_signal< sc_logic > grp_fu_820_ce;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to12;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln703_1_fu_676_p2();
    void thread_add_ln703_2_fu_680_p2();
    void thread_add_ln703_fu_672_p2();
    void thread_and_ln786_1_fu_293_p2();
    void thread_and_ln786_2_fu_348_p2();
    void thread_and_ln786_3_fu_403_p2();
    void thread_and_ln786_4_fu_458_p2();
    void thread_and_ln786_fu_238_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to12();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_exp_sum_V_fu_684_p2();
    void thread_exp_table1_address0();
    void thread_exp_table1_address1();
    void thread_exp_table1_address2();
    void thread_exp_table1_address3();
    void thread_exp_table1_address4();
    void thread_exp_table1_ce0();
    void thread_exp_table1_ce1();
    void thread_exp_table1_ce2();
    void thread_exp_table1_ce3();
    void thread_exp_table1_ce4();
    void thread_grp_fu_796_ce();
    void thread_grp_fu_796_p1();
    void thread_grp_fu_802_ce();
    void thread_grp_fu_802_p1();
    void thread_grp_fu_808_ce();
    void thread_grp_fu_808_p1();
    void thread_grp_fu_814_ce();
    void thread_grp_fu_814_p1();
    void thread_grp_fu_820_ce();
    void thread_grp_fu_820_p1();
    void thread_icmp_ln1496_1_fu_164_p0();
    void thread_icmp_ln1496_1_fu_164_p1();
    void thread_icmp_ln1496_1_fu_164_p2();
    void thread_icmp_ln1496_2_fu_180_p2();
    void thread_icmp_ln1496_3_fu_194_p2();
    void thread_icmp_ln1496_fu_158_p0();
    void thread_icmp_ln1496_fu_158_p1();
    void thread_icmp_ln1496_fu_158_p2();
    void thread_invert_table2_address0();
    void thread_invert_table2_ce0();
    void thread_or_ln340_1_fu_311_p2();
    void thread_or_ln340_2_fu_366_p2();
    void thread_or_ln340_3_fu_421_p2();
    void thread_or_ln340_4_fu_476_p2();
    void thread_or_ln340_fu_256_p2();
    void thread_select_ln340_2_fu_526_p3();
    void thread_select_ln340_4_fu_560_p3();
    void thread_select_ln340_6_fu_594_p3();
    void thread_select_ln340_8_fu_628_p3();
    void thread_select_ln340_fu_492_p3();
    void thread_select_ln388_1_fu_534_p3();
    void thread_select_ln388_2_fu_568_p3();
    void thread_select_ln388_3_fu_602_p3();
    void thread_select_ln388_4_fu_636_p3();
    void thread_select_ln388_fu_500_p3();
    void thread_select_ln66_1_fu_175_p3();
    void thread_select_ln66_2_fu_186_p3();
    void thread_select_ln66_fu_170_p3();
    void thread_sext_ln1116_fu_703_p1();
    void thread_sext_ln703_1_fu_207_p1();
    void thread_sext_ln703_2_fu_262_p1();
    void thread_sext_ln703_3_fu_317_p1();
    void thread_sext_ln703_4_fu_372_p1();
    void thread_sext_ln703_5_fu_427_p1();
    void thread_sext_ln703_fu_204_p1();
    void thread_sub_ln1193_1_fu_265_p2();
    void thread_sub_ln1193_2_fu_320_p2();
    void thread_sub_ln1193_3_fu_375_p2();
    void thread_sub_ln1193_4_fu_430_p2();
    void thread_sub_ln1193_fu_210_p2();
    void thread_tmp_10_fu_334_p3();
    void thread_tmp_11_fu_381_p3();
    void thread_tmp_12_fu_389_p3();
    void thread_tmp_13_fu_436_p3();
    void thread_tmp_14_fu_444_p3();
    void thread_tmp_1_fu_482_p4();
    void thread_tmp_2_fu_224_p3();
    void thread_tmp_3_fu_516_p4();
    void thread_tmp_4_fu_271_p3();
    void thread_tmp_5_fu_550_p4();
    void thread_tmp_6_fu_279_p3();
    void thread_tmp_7_fu_584_p4();
    void thread_tmp_8_fu_326_p3();
    void thread_tmp_9_fu_618_p4();
    void thread_tmp_fu_216_p3();
    void thread_x_max_V_fu_198_p3();
    void thread_xor_ln340_1_fu_305_p2();
    void thread_xor_ln340_2_fu_360_p2();
    void thread_xor_ln340_3_fu_415_p2();
    void thread_xor_ln340_4_fu_470_p2();
    void thread_xor_ln340_5_fu_244_p2();
    void thread_xor_ln340_6_fu_299_p2();
    void thread_xor_ln340_7_fu_354_p2();
    void thread_xor_ln340_8_fu_409_p2();
    void thread_xor_ln340_9_fu_464_p2();
    void thread_xor_ln340_fu_250_p2();
    void thread_xor_ln786_1_fu_287_p2();
    void thread_xor_ln786_2_fu_342_p2();
    void thread_xor_ln786_3_fu_397_p2();
    void thread_xor_ln786_4_fu_452_p2();
    void thread_xor_ln786_fu_232_p2();
    void thread_y_V_1_fu_542_p3();
    void thread_y_V_2_fu_576_p3();
    void thread_y_V_3_fu_610_p3();
    void thread_y_V_4_fu_644_p3();
    void thread_y_V_fu_508_p3();
    void thread_zext_ln255_1_fu_656_p1();
    void thread_zext_ln255_2_fu_660_p1();
    void thread_zext_ln255_3_fu_668_p1();
    void thread_zext_ln255_4_fu_664_p1();
    void thread_zext_ln255_fu_652_p1();
    void thread_zext_ln265_fu_699_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
