.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* PWM_A_L */
.set PWM_A_L__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set PWM_A_L__0__MASK, 0x10
.set PWM_A_L__0__PC, CYREG_PRT12_PC4
.set PWM_A_L__0__PORT, 12
.set PWM_A_L__0__SHIFT, 4
.set PWM_A_L__AG, CYREG_PRT12_AG
.set PWM_A_L__BIE, CYREG_PRT12_BIE
.set PWM_A_L__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PWM_A_L__BYP, CYREG_PRT12_BYP
.set PWM_A_L__DM0, CYREG_PRT12_DM0
.set PWM_A_L__DM1, CYREG_PRT12_DM1
.set PWM_A_L__DM2, CYREG_PRT12_DM2
.set PWM_A_L__DR, CYREG_PRT12_DR
.set PWM_A_L__INP_DIS, CYREG_PRT12_INP_DIS
.set PWM_A_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set PWM_A_L__MASK, 0x10
.set PWM_A_L__PORT, 12
.set PWM_A_L__PRT, CYREG_PRT12_PRT
.set PWM_A_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PWM_A_L__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PWM_A_L__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PWM_A_L__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PWM_A_L__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PWM_A_L__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PWM_A_L__PS, CYREG_PRT12_PS
.set PWM_A_L__SHIFT, 4
.set PWM_A_L__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PWM_A_L__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PWM_A_L__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PWM_A_L__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PWM_A_L__SLW, CYREG_PRT12_SLW

/* PWM_A_PWMUDB */
.set PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set PWM_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set PWM_A_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_A_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_A_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_A_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set PWM_A_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_A_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB13_CTL
.set PWM_A_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set PWM_A_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_A_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_A_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_A_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set PWM_A_PWMUDB_genblk7_dbctrlreg__0__MASK, 0x01
.set PWM_A_PWMUDB_genblk7_dbctrlreg__0__POS, 0
.set PWM_A_PWMUDB_genblk7_dbctrlreg__1__MASK, 0x02
.set PWM_A_PWMUDB_genblk7_dbctrlreg__1__POS, 1
.set PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set PWM_A_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set PWM_A_PWMUDB_genblk7_dbctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set PWM_A_PWMUDB_genblk7_dbctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set PWM_A_PWMUDB_genblk7_dbctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set PWM_A_PWMUDB_genblk7_dbctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set PWM_A_PWMUDB_genblk7_dbctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set PWM_A_PWMUDB_genblk7_dbctrlreg__MASK, 0x03
.set PWM_A_PWMUDB_genblk7_dbctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PWM_A_PWMUDB_genblk7_dbctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PWM_A_PWMUDB_genblk7_dbctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set PWM_A_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_A_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_A_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_A_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_A_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_A_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set PWM_A_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_A_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_A_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_A_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_A_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_A_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB08_MSK
.set PWM_A_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_A_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_A_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_A_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_A_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_A_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB08_ST
.set PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PWM_A_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PWM_A_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PWM_A_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PWM_A_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PWM_A_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PWM_A_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PWM_A_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PWM_A_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_A_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PWM_A_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PWM_A_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set PWM_A_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_A_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set PWM_A_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set PWM_A_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set PWM_A_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set PWM_A_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set PWM_A_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set PWM_A_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set PWM_A_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set PWM_A_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_A_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set PWM_A_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set PWM_A_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB07_F1

/* PWM_A_U */
.set PWM_A_U__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set PWM_A_U__0__MASK, 0x20
.set PWM_A_U__0__PC, CYREG_PRT12_PC5
.set PWM_A_U__0__PORT, 12
.set PWM_A_U__0__SHIFT, 5
.set PWM_A_U__AG, CYREG_PRT12_AG
.set PWM_A_U__BIE, CYREG_PRT12_BIE
.set PWM_A_U__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PWM_A_U__BYP, CYREG_PRT12_BYP
.set PWM_A_U__DM0, CYREG_PRT12_DM0
.set PWM_A_U__DM1, CYREG_PRT12_DM1
.set PWM_A_U__DM2, CYREG_PRT12_DM2
.set PWM_A_U__DR, CYREG_PRT12_DR
.set PWM_A_U__INP_DIS, CYREG_PRT12_INP_DIS
.set PWM_A_U__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set PWM_A_U__MASK, 0x20
.set PWM_A_U__PORT, 12
.set PWM_A_U__PRT, CYREG_PRT12_PRT
.set PWM_A_U__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PWM_A_U__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PWM_A_U__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PWM_A_U__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PWM_A_U__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PWM_A_U__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PWM_A_U__PS, CYREG_PRT12_PS
.set PWM_A_U__SHIFT, 5
.set PWM_A_U__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PWM_A_U__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PWM_A_U__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PWM_A_U__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PWM_A_U__SLW, CYREG_PRT12_SLW

/* PWM_B_L */
.set PWM_B_L__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set PWM_B_L__0__MASK, 0x04
.set PWM_B_L__0__PC, CYREG_PRT12_PC2
.set PWM_B_L__0__PORT, 12
.set PWM_B_L__0__SHIFT, 2
.set PWM_B_L__AG, CYREG_PRT12_AG
.set PWM_B_L__BIE, CYREG_PRT12_BIE
.set PWM_B_L__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PWM_B_L__BYP, CYREG_PRT12_BYP
.set PWM_B_L__DM0, CYREG_PRT12_DM0
.set PWM_B_L__DM1, CYREG_PRT12_DM1
.set PWM_B_L__DM2, CYREG_PRT12_DM2
.set PWM_B_L__DR, CYREG_PRT12_DR
.set PWM_B_L__INP_DIS, CYREG_PRT12_INP_DIS
.set PWM_B_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set PWM_B_L__MASK, 0x04
.set PWM_B_L__PORT, 12
.set PWM_B_L__PRT, CYREG_PRT12_PRT
.set PWM_B_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PWM_B_L__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PWM_B_L__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PWM_B_L__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PWM_B_L__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PWM_B_L__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PWM_B_L__PS, CYREG_PRT12_PS
.set PWM_B_L__SHIFT, 2
.set PWM_B_L__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PWM_B_L__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PWM_B_L__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PWM_B_L__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PWM_B_L__SLW, CYREG_PRT12_SLW

/* PWM_B_PWMUDB */
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_B_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_B_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_B_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_B_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set PWM_B_PWMUDB_genblk7_dbctrlreg__0__MASK, 0x01
.set PWM_B_PWMUDB_genblk7_dbctrlreg__0__POS, 0
.set PWM_B_PWMUDB_genblk7_dbctrlreg__1__MASK, 0x02
.set PWM_B_PWMUDB_genblk7_dbctrlreg__1__POS, 1
.set PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWM_B_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWM_B_PWMUDB_genblk7_dbctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_B_PWMUDB_genblk7_dbctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set PWM_B_PWMUDB_genblk7_dbctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_B_PWMUDB_genblk7_dbctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set PWM_B_PWMUDB_genblk7_dbctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_B_PWMUDB_genblk7_dbctrlreg__MASK, 0x03
.set PWM_B_PWMUDB_genblk7_dbctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_B_PWMUDB_genblk7_dbctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_B_PWMUDB_genblk7_dbctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set PWM_B_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set PWM_B_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set PWM_B_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set PWM_B_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set PWM_B_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set PWM_B_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set PWM_B_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set PWM_B_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_B_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set PWM_B_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set PWM_B_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set PWM_B_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_B_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PWM_B_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PWM_B_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PWM_B_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set PWM_B_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set PWM_B_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PWM_B_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set PWM_B_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set PWM_B_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_B_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PWM_B_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set PWM_B_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB03_F1

/* PWM_B_U */
.set PWM_B_U__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set PWM_B_U__0__MASK, 0x08
.set PWM_B_U__0__PC, CYREG_PRT12_PC3
.set PWM_B_U__0__PORT, 12
.set PWM_B_U__0__SHIFT, 3
.set PWM_B_U__AG, CYREG_PRT12_AG
.set PWM_B_U__BIE, CYREG_PRT12_BIE
.set PWM_B_U__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PWM_B_U__BYP, CYREG_PRT12_BYP
.set PWM_B_U__DM0, CYREG_PRT12_DM0
.set PWM_B_U__DM1, CYREG_PRT12_DM1
.set PWM_B_U__DM2, CYREG_PRT12_DM2
.set PWM_B_U__DR, CYREG_PRT12_DR
.set PWM_B_U__INP_DIS, CYREG_PRT12_INP_DIS
.set PWM_B_U__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set PWM_B_U__MASK, 0x08
.set PWM_B_U__PORT, 12
.set PWM_B_U__PRT, CYREG_PRT12_PRT
.set PWM_B_U__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PWM_B_U__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PWM_B_U__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PWM_B_U__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PWM_B_U__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PWM_B_U__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PWM_B_U__PS, CYREG_PRT12_PS
.set PWM_B_U__SHIFT, 3
.set PWM_B_U__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PWM_B_U__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PWM_B_U__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PWM_B_U__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PWM_B_U__SLW, CYREG_PRT12_SLW

/* PWM_C_L */
.set PWM_C_L__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set PWM_C_L__0__MASK, 0x01
.set PWM_C_L__0__PC, CYREG_PRT12_PC0
.set PWM_C_L__0__PORT, 12
.set PWM_C_L__0__SHIFT, 0
.set PWM_C_L__AG, CYREG_PRT12_AG
.set PWM_C_L__BIE, CYREG_PRT12_BIE
.set PWM_C_L__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PWM_C_L__BYP, CYREG_PRT12_BYP
.set PWM_C_L__DM0, CYREG_PRT12_DM0
.set PWM_C_L__DM1, CYREG_PRT12_DM1
.set PWM_C_L__DM2, CYREG_PRT12_DM2
.set PWM_C_L__DR, CYREG_PRT12_DR
.set PWM_C_L__INP_DIS, CYREG_PRT12_INP_DIS
.set PWM_C_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set PWM_C_L__MASK, 0x01
.set PWM_C_L__PORT, 12
.set PWM_C_L__PRT, CYREG_PRT12_PRT
.set PWM_C_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PWM_C_L__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PWM_C_L__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PWM_C_L__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PWM_C_L__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PWM_C_L__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PWM_C_L__PS, CYREG_PRT12_PS
.set PWM_C_L__SHIFT, 0
.set PWM_C_L__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PWM_C_L__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PWM_C_L__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PWM_C_L__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PWM_C_L__SLW, CYREG_PRT12_SLW

/* PWM_C_PWMUDB */
.set PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWM_C_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWM_C_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_C_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_C_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_C_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set PWM_C_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWM_C_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set PWM_C_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWM_C_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_C_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_C_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_C_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set PWM_C_PWMUDB_genblk7_dbctrlreg__0__MASK, 0x01
.set PWM_C_PWMUDB_genblk7_dbctrlreg__0__POS, 0
.set PWM_C_PWMUDB_genblk7_dbctrlreg__1__MASK, 0x02
.set PWM_C_PWMUDB_genblk7_dbctrlreg__1__POS, 1
.set PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_C_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_C_PWMUDB_genblk7_dbctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_C_PWMUDB_genblk7_dbctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set PWM_C_PWMUDB_genblk7_dbctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_C_PWMUDB_genblk7_dbctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set PWM_C_PWMUDB_genblk7_dbctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_C_PWMUDB_genblk7_dbctrlreg__MASK, 0x03
.set PWM_C_PWMUDB_genblk7_dbctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_C_PWMUDB_genblk7_dbctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_C_PWMUDB_genblk7_dbctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set PWM_C_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set PWM_C_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set PWM_C_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set PWM_C_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set PWM_C_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set PWM_C_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set PWM_C_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set PWM_C_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_C_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set PWM_C_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set PWM_C_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set PWM_C_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_C_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set PWM_C_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set PWM_C_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set PWM_C_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set PWM_C_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set PWM_C_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set PWM_C_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set PWM_C_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set PWM_C_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_C_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set PWM_C_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set PWM_C_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB09_F1

/* PWM_C_U */
.set PWM_C_U__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set PWM_C_U__0__MASK, 0x02
.set PWM_C_U__0__PC, CYREG_PRT12_PC1
.set PWM_C_U__0__PORT, 12
.set PWM_C_U__0__SHIFT, 1
.set PWM_C_U__AG, CYREG_PRT12_AG
.set PWM_C_U__BIE, CYREG_PRT12_BIE
.set PWM_C_U__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PWM_C_U__BYP, CYREG_PRT12_BYP
.set PWM_C_U__DM0, CYREG_PRT12_DM0
.set PWM_C_U__DM1, CYREG_PRT12_DM1
.set PWM_C_U__DM2, CYREG_PRT12_DM2
.set PWM_C_U__DR, CYREG_PRT12_DR
.set PWM_C_U__INP_DIS, CYREG_PRT12_INP_DIS
.set PWM_C_U__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set PWM_C_U__MASK, 0x02
.set PWM_C_U__PORT, 12
.set PWM_C_U__PRT, CYREG_PRT12_PRT
.set PWM_C_U__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PWM_C_U__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PWM_C_U__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PWM_C_U__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PWM_C_U__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PWM_C_U__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PWM_C_U__PS, CYREG_PRT12_PS
.set PWM_C_U__SHIFT, 1
.set PWM_C_U__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PWM_C_U__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PWM_C_U__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PWM_C_U__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PWM_C_U__SLW, CYREG_PRT12_SLW

/* Pin_SW */
.set Pin_SW__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Pin_SW__0__MASK, 0x04
.set Pin_SW__0__PC, CYREG_PRT2_PC2
.set Pin_SW__0__PORT, 2
.set Pin_SW__0__SHIFT, 2
.set Pin_SW__AG, CYREG_PRT2_AG
.set Pin_SW__AMUX, CYREG_PRT2_AMUX
.set Pin_SW__BIE, CYREG_PRT2_BIE
.set Pin_SW__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_SW__BYP, CYREG_PRT2_BYP
.set Pin_SW__CTL, CYREG_PRT2_CTL
.set Pin_SW__DM0, CYREG_PRT2_DM0
.set Pin_SW__DM1, CYREG_PRT2_DM1
.set Pin_SW__DM2, CYREG_PRT2_DM2
.set Pin_SW__DR, CYREG_PRT2_DR
.set Pin_SW__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_SW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_SW__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_SW__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_SW__MASK, 0x04
.set Pin_SW__PORT, 2
.set Pin_SW__PRT, CYREG_PRT2_PRT
.set Pin_SW__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_SW__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_SW__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_SW__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_SW__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_SW__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_SW__PS, CYREG_PRT2_PS
.set Pin_SW__SHIFT, 2
.set Pin_SW__SLW, CYREG_PRT2_SLW

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB05_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB05_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB04_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x02
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x04
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x04

/* Pin_LED */
.set Pin_LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Pin_LED__0__MASK, 0x02
.set Pin_LED__0__PC, CYREG_PRT2_PC1
.set Pin_LED__0__PORT, 2
.set Pin_LED__0__SHIFT, 1
.set Pin_LED__AG, CYREG_PRT2_AG
.set Pin_LED__AMUX, CYREG_PRT2_AMUX
.set Pin_LED__BIE, CYREG_PRT2_BIE
.set Pin_LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_LED__BYP, CYREG_PRT2_BYP
.set Pin_LED__CTL, CYREG_PRT2_CTL
.set Pin_LED__DM0, CYREG_PRT2_DM0
.set Pin_LED__DM1, CYREG_PRT2_DM1
.set Pin_LED__DM2, CYREG_PRT2_DM2
.set Pin_LED__DR, CYREG_PRT2_DR
.set Pin_LED__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_LED__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_LED__MASK, 0x02
.set Pin_LED__PORT, 2
.set Pin_LED__PRT, CYREG_PRT2_PRT
.set Pin_LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_LED__PS, CYREG_PRT2_PS
.set Pin_LED__SHIFT, 1
.set Pin_LED__SLW, CYREG_PRT2_SLW

/* ISR_Hall */
.set ISR_Hall__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_Hall__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_Hall__INTC_MASK, 0x01
.set ISR_Hall__INTC_NUMBER, 0
.set ISR_Hall__INTC_PRIOR_NUM, 5
.set ISR_Hall__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ISR_Hall__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_Hall__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_VBAT */
.set Pin_VBAT__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Pin_VBAT__0__MASK, 0x10
.set Pin_VBAT__0__PC, CYREG_PRT0_PC4
.set Pin_VBAT__0__PORT, 0
.set Pin_VBAT__0__SHIFT, 4
.set Pin_VBAT__AG, CYREG_PRT0_AG
.set Pin_VBAT__AMUX, CYREG_PRT0_AMUX
.set Pin_VBAT__BIE, CYREG_PRT0_BIE
.set Pin_VBAT__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_VBAT__BYP, CYREG_PRT0_BYP
.set Pin_VBAT__CTL, CYREG_PRT0_CTL
.set Pin_VBAT__DM0, CYREG_PRT0_DM0
.set Pin_VBAT__DM1, CYREG_PRT0_DM1
.set Pin_VBAT__DM2, CYREG_PRT0_DM2
.set Pin_VBAT__DR, CYREG_PRT0_DR
.set Pin_VBAT__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_VBAT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_VBAT__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_VBAT__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_VBAT__MASK, 0x10
.set Pin_VBAT__PORT, 0
.set Pin_VBAT__PRT, CYREG_PRT0_PRT
.set Pin_VBAT__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_VBAT__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_VBAT__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_VBAT__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_VBAT__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_VBAT__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_VBAT__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_VBAT__PS, CYREG_PRT0_PS
.set Pin_VBAT__SHIFT, 4
.set Pin_VBAT__SLW, CYREG_PRT0_SLW

/* Counter_16_CounterHW */
.set Counter_16_CounterHW__CAP0, CYREG_TMR0_CAP0
.set Counter_16_CounterHW__CAP1, CYREG_TMR0_CAP1
.set Counter_16_CounterHW__CFG0, CYREG_TMR0_CFG0
.set Counter_16_CounterHW__CFG1, CYREG_TMR0_CFG1
.set Counter_16_CounterHW__CFG2, CYREG_TMR0_CFG2
.set Counter_16_CounterHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Counter_16_CounterHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Counter_16_CounterHW__PER0, CYREG_TMR0_PER0
.set Counter_16_CounterHW__PER1, CYREG_TMR0_PER1
.set Counter_16_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Counter_16_CounterHW__PM_ACT_MSK, 0x01
.set Counter_16_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Counter_16_CounterHW__PM_STBY_MSK, 0x01
.set Counter_16_CounterHW__RT0, CYREG_TMR0_RT0
.set Counter_16_CounterHW__RT1, CYREG_TMR0_RT1
.set Counter_16_CounterHW__SR0, CYREG_TMR0_SR0

/* ISR_PWM_TC */
.set ISR_PWM_TC__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_PWM_TC__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_PWM_TC__INTC_MASK, 0x02
.set ISR_PWM_TC__INTC_NUMBER, 1
.set ISR_PWM_TC__INTC_PRIOR_NUM, 0
.set ISR_PWM_TC__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ISR_PWM_TC__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_PWM_TC__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_Hall_0 */
.set Pin_Hall_0__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Pin_Hall_0__0__MASK, 0x08
.set Pin_Hall_0__0__PC, CYREG_PRT2_PC3
.set Pin_Hall_0__0__PORT, 2
.set Pin_Hall_0__0__SHIFT, 3
.set Pin_Hall_0__AG, CYREG_PRT2_AG
.set Pin_Hall_0__AMUX, CYREG_PRT2_AMUX
.set Pin_Hall_0__BIE, CYREG_PRT2_BIE
.set Pin_Hall_0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Hall_0__BYP, CYREG_PRT2_BYP
.set Pin_Hall_0__CTL, CYREG_PRT2_CTL
.set Pin_Hall_0__DM0, CYREG_PRT2_DM0
.set Pin_Hall_0__DM1, CYREG_PRT2_DM1
.set Pin_Hall_0__DM2, CYREG_PRT2_DM2
.set Pin_Hall_0__DR, CYREG_PRT2_DR
.set Pin_Hall_0__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Hall_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Hall_0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Hall_0__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Hall_0__MASK, 0x08
.set Pin_Hall_0__PORT, 2
.set Pin_Hall_0__PRT, CYREG_PRT2_PRT
.set Pin_Hall_0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Hall_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Hall_0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Hall_0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Hall_0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Hall_0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Hall_0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Hall_0__PS, CYREG_PRT2_PS
.set Pin_Hall_0__SHIFT, 3
.set Pin_Hall_0__SLW, CYREG_PRT2_SLW

/* Pin_Hall_1 */
.set Pin_Hall_1__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Pin_Hall_1__0__MASK, 0x10
.set Pin_Hall_1__0__PC, CYREG_PRT2_PC4
.set Pin_Hall_1__0__PORT, 2
.set Pin_Hall_1__0__SHIFT, 4
.set Pin_Hall_1__AG, CYREG_PRT2_AG
.set Pin_Hall_1__AMUX, CYREG_PRT2_AMUX
.set Pin_Hall_1__BIE, CYREG_PRT2_BIE
.set Pin_Hall_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Hall_1__BYP, CYREG_PRT2_BYP
.set Pin_Hall_1__CTL, CYREG_PRT2_CTL
.set Pin_Hall_1__DM0, CYREG_PRT2_DM0
.set Pin_Hall_1__DM1, CYREG_PRT2_DM1
.set Pin_Hall_1__DM2, CYREG_PRT2_DM2
.set Pin_Hall_1__DR, CYREG_PRT2_DR
.set Pin_Hall_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Hall_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Hall_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Hall_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Hall_1__MASK, 0x10
.set Pin_Hall_1__PORT, 2
.set Pin_Hall_1__PRT, CYREG_PRT2_PRT
.set Pin_Hall_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Hall_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Hall_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Hall_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Hall_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Hall_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Hall_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Hall_1__PS, CYREG_PRT2_PS
.set Pin_Hall_1__SHIFT, 4
.set Pin_Hall_1__SLW, CYREG_PRT2_SLW

/* Pin_Hall_2 */
.set Pin_Hall_2__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Pin_Hall_2__0__MASK, 0x20
.set Pin_Hall_2__0__PC, CYREG_PRT2_PC5
.set Pin_Hall_2__0__PORT, 2
.set Pin_Hall_2__0__SHIFT, 5
.set Pin_Hall_2__AG, CYREG_PRT2_AG
.set Pin_Hall_2__AMUX, CYREG_PRT2_AMUX
.set Pin_Hall_2__BIE, CYREG_PRT2_BIE
.set Pin_Hall_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Hall_2__BYP, CYREG_PRT2_BYP
.set Pin_Hall_2__CTL, CYREG_PRT2_CTL
.set Pin_Hall_2__DM0, CYREG_PRT2_DM0
.set Pin_Hall_2__DM1, CYREG_PRT2_DM1
.set Pin_Hall_2__DM2, CYREG_PRT2_DM2
.set Pin_Hall_2__DR, CYREG_PRT2_DR
.set Pin_Hall_2__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Hall_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Hall_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Hall_2__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Hall_2__MASK, 0x20
.set Pin_Hall_2__PORT, 2
.set Pin_Hall_2__PRT, CYREG_PRT2_PRT
.set Pin_Hall_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Hall_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Hall_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Hall_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Hall_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Hall_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Hall_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Hall_2__PS, CYREG_PRT2_PS
.set Pin_Hall_2__SHIFT, 5
.set Pin_Hall_2__SLW, CYREG_PRT2_SLW

/* ADC_DelSig_1_Bypass_P03 */
.set ADC_DelSig_1_Bypass_P03__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set ADC_DelSig_1_Bypass_P03__0__MASK, 0x08
.set ADC_DelSig_1_Bypass_P03__0__PC, CYREG_PRT0_PC3
.set ADC_DelSig_1_Bypass_P03__0__PORT, 0
.set ADC_DelSig_1_Bypass_P03__0__SHIFT, 3
.set ADC_DelSig_1_Bypass_P03__AG, CYREG_PRT0_AG
.set ADC_DelSig_1_Bypass_P03__AMUX, CYREG_PRT0_AMUX
.set ADC_DelSig_1_Bypass_P03__BIE, CYREG_PRT0_BIE
.set ADC_DelSig_1_Bypass_P03__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_DelSig_1_Bypass_P03__BYP, CYREG_PRT0_BYP
.set ADC_DelSig_1_Bypass_P03__CTL, CYREG_PRT0_CTL
.set ADC_DelSig_1_Bypass_P03__DM0, CYREG_PRT0_DM0
.set ADC_DelSig_1_Bypass_P03__DM1, CYREG_PRT0_DM1
.set ADC_DelSig_1_Bypass_P03__DM2, CYREG_PRT0_DM2
.set ADC_DelSig_1_Bypass_P03__DR, CYREG_PRT0_DR
.set ADC_DelSig_1_Bypass_P03__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_DelSig_1_Bypass_P03__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_DelSig_1_Bypass_P03__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_DelSig_1_Bypass_P03__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_DelSig_1_Bypass_P03__MASK, 0x08
.set ADC_DelSig_1_Bypass_P03__PORT, 0
.set ADC_DelSig_1_Bypass_P03__PRT, CYREG_PRT0_PRT
.set ADC_DelSig_1_Bypass_P03__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_DelSig_1_Bypass_P03__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_DelSig_1_Bypass_P03__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_DelSig_1_Bypass_P03__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_DelSig_1_Bypass_P03__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_DelSig_1_Bypass_P03__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_DelSig_1_Bypass_P03__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_DelSig_1_Bypass_P03__PS, CYREG_PRT0_PS
.set ADC_DelSig_1_Bypass_P03__SHIFT, 3
.set ADC_DelSig_1_Bypass_P03__SLW, CYREG_PRT0_SLW

/* ADC_DelSig_1_DEC */
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x01
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x02
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x02

/* ADC_DelSig_1_IRQ */
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x00
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x01

/* Counter_Hall_CounterUDB */
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Counter_Hall_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Counter_Hall_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set Counter_Hall_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set Counter_Hall_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set Counter_Hall_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set Counter_Hall_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set Counter_Hall_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set Counter_Hall_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Counter_Hall_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set Counter_Hall_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set Counter_Hall_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB15_F1
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Counter_Hall_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set Counter_Hall_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_Hall_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_Hall_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_Hall_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_Hall_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_Hall_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_Hall_CounterUDB_sSTSReg_stsreg__4__MASK, 0x10
.set Counter_Hall_CounterUDB_sSTSReg_stsreg__4__POS, 4
.set Counter_Hall_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_Hall_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_Hall_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_Hall_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_Hall_CounterUDB_sSTSReg_stsreg__MASK, 0x77
.set Counter_Hall_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set Counter_Hall_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Counter_Hall_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB15_ST

/* Status_Reg_Hall */
.set Status_Reg_Hall_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_Hall_sts_sts_reg__0__POS, 0
.set Status_Reg_Hall_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_Hall_sts_sts_reg__1__POS, 1
.set Status_Reg_Hall_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Status_Reg_Hall_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set Status_Reg_Hall_sts_sts_reg__2__MASK, 0x04
.set Status_Reg_Hall_sts_sts_reg__2__POS, 2
.set Status_Reg_Hall_sts_sts_reg__MASK, 0x07
.set Status_Reg_Hall_sts_sts_reg__MASK_REG, CYREG_B0_UDB13_MSK
.set Status_Reg_Hall_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Status_Reg_Hall_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Status_Reg_Hall_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Status_Reg_Hall_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set Status_Reg_Hall_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set Status_Reg_Hall_sts_sts_reg__STATUS_REG, CYREG_B0_UDB13_ST

/* Control_Reg_Debug */
.set Control_Reg_Debug_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_Debug_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_Debug_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Control_Reg_Debug_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Control_Reg_Debug_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Control_Reg_Debug_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Control_Reg_Debug_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Control_Reg_Debug_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Control_Reg_Debug_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Control_Reg_Debug_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Control_Reg_Debug_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Control_Reg_Debug_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Control_Reg_Debug_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Control_Reg_Debug_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Control_Reg_Debug_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB09_CTL
.set Control_Reg_Debug_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Control_Reg_Debug_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_Debug_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Control_Reg_Debug_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Control_Reg_Debug_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB09_MSK

/* Control_Reg_PWM_Reset */
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB14_CTL
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Control_Reg_PWM_Reset_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB14_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CydwClock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CydwClock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CydwClock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CydwClock_1__CFG2_SRC_SEL_MASK, 0x07
.set CydwClock_1__INDEX, 0x00
.set CydwClock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CydwClock_1__PM_ACT_MSK, 0x01
.set CydwClock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CydwClock_1__PM_STBY_MSK, 0x01
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
