Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 22 16:42:37 2025
| Host         : Cindy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 22          
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  6           
TIMING-18  Warning           Missing input or output delay               20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.962        0.000                      0                  417        0.105        0.000                      0                  417        4.500        0.000                       0                   239  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             0.962        0.000                      0                  417        0.105        0.000                      0                  417        4.500        0.000                       0                   239  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ClkPort                     
(none)                      ClkPort       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        0.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/sprite_pixel_color_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        9.004ns  (logic 4.611ns (51.213%)  route 4.393ns (48.787%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.615     5.218    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.205    vbc/marioSpeed_reg[0]
    SLICE_X62Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.800 r  vbc/marioSpeed_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.800    vbc/marioSpeed_reg[0]_i_28_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  vbc/marioSpeed_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.917    vbc/marioSpeed_reg[0]_i_16_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  vbc/marioSpeed_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.034    vbc/marioSpeed_reg[0]_i_14_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.151    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  vbc/marioSpeed_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.268    vbc/marioSpeed_reg[0]_i_13_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  vbc/marioSpeed_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.385    vbc/marioSpeed_reg[0]_i_20_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  vbc/marioSpeed_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.502    vbc/marioSpeed_reg[0]_i_21_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  vbc/marioSpeed_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.619    vbc/marioSpeed_reg[0]_i_27_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  vbc/marioSpeed_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.736    vbc/marioSpeed_reg[0]_i_30_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  vbc/marioSpeed_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.853    vbc/marioSpeed_reg[0]_i_18_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.176 f  vbc/marioSpeed_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.793     8.969    vbc/posX1[42]
    SLICE_X61Y84         LUT4 (Prop_lut4_I1_O)        0.306     9.275 f  vbc/marioSpeed[0]_i_22/O
                         net (fo=1, routed)           0.436     9.711    vbc/marioSpeed[0]_i_22_n_0
    SLICE_X60Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.835 f  vbc/marioSpeed[0]_i_11/O
                         net (fo=1, routed)           0.580    10.416    vbc/marioSpeed[0]_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.540 r  vbc/marioSpeed[0]_i_2/O
                         net (fo=52, routed)          0.366    10.905    vbc/marioSpeed[0]_i_2_n_0
    SLICE_X58Y84         LUT2 (Prop_lut2_I1_O)        0.124    11.029 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    11.029    vbc/movement_counter[3]_i_5_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.542 r  vbc/movement_counter_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.542    vbc/movement_counter_reg[3]_i_3_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.796 r  vbc/movement_counter_reg[3]_i_4/CO[0]
                         net (fo=2, routed)           0.473    12.270    vbc/movement_counter_reg[3]_i_4_n_3
    SLICE_X60Y85         LUT5 (Prop_lut5_I0_O)        0.367    12.637 r  vbc/walkAnimation[0]_i_2/O
                         net (fo=1, routed)           0.404    13.041    vbc/walkAnimation[0]_i_2_n_0
    SLICE_X61Y85         LUT4 (Prop_lut4_I2_O)        0.124    13.165 r  vbc/walkAnimation[0]_i_1/O
                         net (fo=15, routed)          0.368    13.533    vbc/marioJumpRightSprite/sprite_pixel_color_reg[11]
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.657 r  vbc/marioJumpRightSprite/sprite_pixel_color[8]_i_2/O
                         net (fo=1, routed)           0.440    14.097    vbc/marioJumpRightSprite/sprite_pixel_color[8]_i_2_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.221 r  vbc/marioJumpRightSprite/sprite_pixel_color[8]_i_1/O
                         net (fo=1, routed)           0.000    14.221    vbc/marioJumpRightSprite_n_4
    SLICE_X61Y88         FDRE                                         r  vbc/sprite_pixel_color_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.506    14.929    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  vbc/sprite_pixel_color_reg[8]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X61Y88         FDRE (Setup_fdre_C_D)        0.031    15.183    vbc/sprite_pixel_color_reg[8]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -14.221    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/sprite_pixel_color_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.969ns  (logic 4.611ns (51.413%)  route 4.358ns (48.587%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.615     5.218    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.205    vbc/marioSpeed_reg[0]
    SLICE_X62Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.800 r  vbc/marioSpeed_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.800    vbc/marioSpeed_reg[0]_i_28_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  vbc/marioSpeed_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.917    vbc/marioSpeed_reg[0]_i_16_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  vbc/marioSpeed_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.034    vbc/marioSpeed_reg[0]_i_14_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.151    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  vbc/marioSpeed_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.268    vbc/marioSpeed_reg[0]_i_13_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  vbc/marioSpeed_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.385    vbc/marioSpeed_reg[0]_i_20_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  vbc/marioSpeed_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.502    vbc/marioSpeed_reg[0]_i_21_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  vbc/marioSpeed_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.619    vbc/marioSpeed_reg[0]_i_27_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  vbc/marioSpeed_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.736    vbc/marioSpeed_reg[0]_i_30_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  vbc/marioSpeed_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.853    vbc/marioSpeed_reg[0]_i_18_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.176 f  vbc/marioSpeed_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.793     8.969    vbc/posX1[42]
    SLICE_X61Y84         LUT4 (Prop_lut4_I1_O)        0.306     9.275 f  vbc/marioSpeed[0]_i_22/O
                         net (fo=1, routed)           0.436     9.711    vbc/marioSpeed[0]_i_22_n_0
    SLICE_X60Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.835 f  vbc/marioSpeed[0]_i_11/O
                         net (fo=1, routed)           0.580    10.416    vbc/marioSpeed[0]_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.540 r  vbc/marioSpeed[0]_i_2/O
                         net (fo=52, routed)          0.366    10.905    vbc/marioSpeed[0]_i_2_n_0
    SLICE_X58Y84         LUT2 (Prop_lut2_I1_O)        0.124    11.029 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    11.029    vbc/movement_counter[3]_i_5_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.542 r  vbc/movement_counter_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.542    vbc/movement_counter_reg[3]_i_3_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.796 r  vbc/movement_counter_reg[3]_i_4/CO[0]
                         net (fo=2, routed)           0.473    12.270    vbc/movement_counter_reg[3]_i_4_n_3
    SLICE_X60Y85         LUT5 (Prop_lut5_I0_O)        0.367    12.637 r  vbc/walkAnimation[0]_i_2/O
                         net (fo=1, routed)           0.404    13.041    vbc/walkAnimation[0]_i_2_n_0
    SLICE_X61Y85         LUT4 (Prop_lut4_I2_O)        0.124    13.165 r  vbc/walkAnimation[0]_i_1/O
                         net (fo=15, routed)          0.371    13.536    vbc/marioJumpRightSprite/sprite_pixel_color_reg[11]
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.660 r  vbc/marioJumpRightSprite/sprite_pixel_color[4]_i_2/O
                         net (fo=1, routed)           0.402    14.062    vbc/marioJumpRightSprite/sprite_pixel_color[4]_i_2_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.186 r  vbc/marioJumpRightSprite/sprite_pixel_color[4]_i_1/O
                         net (fo=1, routed)           0.000    14.186    vbc/marioJumpRightSprite_n_6
    SLICE_X61Y87         FDRE                                         r  vbc/sprite_pixel_color_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.505    14.928    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  vbc/sprite_pixel_color_reg[4]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)        0.029    15.180    vbc/sprite_pixel_color_reg[4]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/sprite_pixel_color_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 4.611ns (51.125%)  route 4.408ns (48.875%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.615     5.218    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.205    vbc/marioSpeed_reg[0]
    SLICE_X62Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.800 r  vbc/marioSpeed_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.800    vbc/marioSpeed_reg[0]_i_28_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  vbc/marioSpeed_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.917    vbc/marioSpeed_reg[0]_i_16_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  vbc/marioSpeed_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.034    vbc/marioSpeed_reg[0]_i_14_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.151    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  vbc/marioSpeed_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.268    vbc/marioSpeed_reg[0]_i_13_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  vbc/marioSpeed_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.385    vbc/marioSpeed_reg[0]_i_20_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  vbc/marioSpeed_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.502    vbc/marioSpeed_reg[0]_i_21_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  vbc/marioSpeed_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.619    vbc/marioSpeed_reg[0]_i_27_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  vbc/marioSpeed_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.736    vbc/marioSpeed_reg[0]_i_30_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  vbc/marioSpeed_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.853    vbc/marioSpeed_reg[0]_i_18_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.176 f  vbc/marioSpeed_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.793     8.969    vbc/posX1[42]
    SLICE_X61Y84         LUT4 (Prop_lut4_I1_O)        0.306     9.275 f  vbc/marioSpeed[0]_i_22/O
                         net (fo=1, routed)           0.436     9.711    vbc/marioSpeed[0]_i_22_n_0
    SLICE_X60Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.835 f  vbc/marioSpeed[0]_i_11/O
                         net (fo=1, routed)           0.580    10.416    vbc/marioSpeed[0]_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.540 r  vbc/marioSpeed[0]_i_2/O
                         net (fo=52, routed)          0.366    10.905    vbc/marioSpeed[0]_i_2_n_0
    SLICE_X58Y84         LUT2 (Prop_lut2_I1_O)        0.124    11.029 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    11.029    vbc/movement_counter[3]_i_5_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.542 r  vbc/movement_counter_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.542    vbc/movement_counter_reg[3]_i_3_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.796 r  vbc/movement_counter_reg[3]_i_4/CO[0]
                         net (fo=2, routed)           0.473    12.270    vbc/movement_counter_reg[3]_i_4_n_3
    SLICE_X60Y85         LUT5 (Prop_lut5_I0_O)        0.367    12.637 r  vbc/walkAnimation[0]_i_2/O
                         net (fo=1, routed)           0.404    13.041    vbc/walkAnimation[0]_i_2_n_0
    SLICE_X61Y85         LUT4 (Prop_lut4_I2_O)        0.124    13.165 r  vbc/walkAnimation[0]_i_1/O
                         net (fo=15, routed)          0.379    13.544    vbc/marioJumpRightSprite/sprite_pixel_color_reg[11]
    SLICE_X60Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.668 r  vbc/marioJumpRightSprite/sprite_pixel_color[10]_i_2/O
                         net (fo=1, routed)           0.445    14.113    vbc/marioJumpRightSprite/sprite_pixel_color[10]_i_2_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.237 r  vbc/marioJumpRightSprite/sprite_pixel_color[10]_i_1/O
                         net (fo=1, routed)           0.000    14.237    vbc/marioJumpRightSprite_n_3
    SLICE_X60Y88         FDRE                                         r  vbc/sprite_pixel_color_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.506    14.929    vbc/ClkPort_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  vbc/sprite_pixel_color_reg[10]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X60Y88         FDRE (Setup_fdre_C_D)        0.079    15.231    vbc/sprite_pixel_color_reg[10]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -14.237    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/sprite_pixel_color_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 4.611ns (51.262%)  route 4.384ns (48.738%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.615     5.218    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.205    vbc/marioSpeed_reg[0]
    SLICE_X62Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.800 r  vbc/marioSpeed_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.800    vbc/marioSpeed_reg[0]_i_28_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  vbc/marioSpeed_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.917    vbc/marioSpeed_reg[0]_i_16_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  vbc/marioSpeed_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.034    vbc/marioSpeed_reg[0]_i_14_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.151    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  vbc/marioSpeed_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.268    vbc/marioSpeed_reg[0]_i_13_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  vbc/marioSpeed_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.385    vbc/marioSpeed_reg[0]_i_20_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  vbc/marioSpeed_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.502    vbc/marioSpeed_reg[0]_i_21_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  vbc/marioSpeed_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.619    vbc/marioSpeed_reg[0]_i_27_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  vbc/marioSpeed_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.736    vbc/marioSpeed_reg[0]_i_30_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  vbc/marioSpeed_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.853    vbc/marioSpeed_reg[0]_i_18_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.176 f  vbc/marioSpeed_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.793     8.969    vbc/posX1[42]
    SLICE_X61Y84         LUT4 (Prop_lut4_I1_O)        0.306     9.275 f  vbc/marioSpeed[0]_i_22/O
                         net (fo=1, routed)           0.436     9.711    vbc/marioSpeed[0]_i_22_n_0
    SLICE_X60Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.835 f  vbc/marioSpeed[0]_i_11/O
                         net (fo=1, routed)           0.580    10.416    vbc/marioSpeed[0]_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.540 r  vbc/marioSpeed[0]_i_2/O
                         net (fo=52, routed)          0.366    10.905    vbc/marioSpeed[0]_i_2_n_0
    SLICE_X58Y84         LUT2 (Prop_lut2_I1_O)        0.124    11.029 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    11.029    vbc/movement_counter[3]_i_5_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.542 r  vbc/movement_counter_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.542    vbc/movement_counter_reg[3]_i_3_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.796 r  vbc/movement_counter_reg[3]_i_4/CO[0]
                         net (fo=2, routed)           0.473    12.270    vbc/movement_counter_reg[3]_i_4_n_3
    SLICE_X60Y85         LUT5 (Prop_lut5_I0_O)        0.367    12.637 r  vbc/walkAnimation[0]_i_2/O
                         net (fo=1, routed)           0.404    13.041    vbc/walkAnimation[0]_i_2_n_0
    SLICE_X61Y85         LUT4 (Prop_lut4_I2_O)        0.124    13.165 f  vbc/walkAnimation[0]_i_1/O
                         net (fo=15, routed)          0.382    13.547    vbc/marioJumpLeftSprite/sprite_pixel_color_reg[7]
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.671 r  vbc/marioJumpLeftSprite/sprite_pixel_color[7]_i_2/O
                         net (fo=1, routed)           0.418    14.089    vbc/marioJumpLeftSprite/sprite_pixel_color[7]_i_2_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  vbc/marioJumpLeftSprite/sprite_pixel_color[7]_i_1/O
                         net (fo=1, routed)           0.000    14.213    vbc/marioJumpLeftSprite_n_6
    SLICE_X60Y88         FDRE                                         r  vbc/sprite_pixel_color_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.506    14.929    vbc/ClkPort_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  vbc/sprite_pixel_color_reg[7]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X60Y88         FDRE (Setup_fdre_C_D)        0.077    15.229    vbc/sprite_pixel_color_reg[7]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -14.213    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/sprite_pixel_color_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 4.611ns (51.547%)  route 4.334ns (48.453%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.615     5.218    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.205    vbc/marioSpeed_reg[0]
    SLICE_X62Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.800 r  vbc/marioSpeed_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.800    vbc/marioSpeed_reg[0]_i_28_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  vbc/marioSpeed_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.917    vbc/marioSpeed_reg[0]_i_16_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  vbc/marioSpeed_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.034    vbc/marioSpeed_reg[0]_i_14_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.151    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  vbc/marioSpeed_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.268    vbc/marioSpeed_reg[0]_i_13_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  vbc/marioSpeed_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.385    vbc/marioSpeed_reg[0]_i_20_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  vbc/marioSpeed_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.502    vbc/marioSpeed_reg[0]_i_21_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  vbc/marioSpeed_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.619    vbc/marioSpeed_reg[0]_i_27_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  vbc/marioSpeed_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.736    vbc/marioSpeed_reg[0]_i_30_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  vbc/marioSpeed_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.853    vbc/marioSpeed_reg[0]_i_18_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.176 f  vbc/marioSpeed_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.793     8.969    vbc/posX1[42]
    SLICE_X61Y84         LUT4 (Prop_lut4_I1_O)        0.306     9.275 f  vbc/marioSpeed[0]_i_22/O
                         net (fo=1, routed)           0.436     9.711    vbc/marioSpeed[0]_i_22_n_0
    SLICE_X60Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.835 f  vbc/marioSpeed[0]_i_11/O
                         net (fo=1, routed)           0.580    10.416    vbc/marioSpeed[0]_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.540 r  vbc/marioSpeed[0]_i_2/O
                         net (fo=52, routed)          0.366    10.905    vbc/marioSpeed[0]_i_2_n_0
    SLICE_X58Y84         LUT2 (Prop_lut2_I1_O)        0.124    11.029 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    11.029    vbc/movement_counter[3]_i_5_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.542 r  vbc/movement_counter_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.542    vbc/movement_counter_reg[3]_i_3_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.796 r  vbc/movement_counter_reg[3]_i_4/CO[0]
                         net (fo=2, routed)           0.473    12.270    vbc/movement_counter_reg[3]_i_4_n_3
    SLICE_X60Y85         LUT5 (Prop_lut5_I0_O)        0.367    12.637 r  vbc/walkAnimation[0]_i_2/O
                         net (fo=1, routed)           0.404    13.041    vbc/walkAnimation[0]_i_2_n_0
    SLICE_X61Y85         LUT4 (Prop_lut4_I2_O)        0.124    13.165 r  vbc/walkAnimation[0]_i_1/O
                         net (fo=15, routed)          0.201    13.366    vbc/marioJumpRightSprite/sprite_pixel_color_reg[11]
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.124    13.490 r  vbc/marioJumpRightSprite/sprite_pixel_color[5]_i_2/O
                         net (fo=1, routed)           0.549    14.039    vbc/marioJumpRightSprite/sprite_pixel_color[5]_i_2_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.163 r  vbc/marioJumpRightSprite/sprite_pixel_color[5]_i_1/O
                         net (fo=1, routed)           0.000    14.163    vbc/marioJumpRightSprite_n_5
    SLICE_X61Y88         FDRE                                         r  vbc/sprite_pixel_color_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.506    14.929    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  vbc/sprite_pixel_color_reg[5]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X61Y88         FDRE (Setup_fdre_C_D)        0.031    15.183    vbc/sprite_pixel_color_reg[5]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/sprite_pixel_color_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.831ns  (logic 4.611ns (52.215%)  route 4.220ns (47.785%))
  Logic Levels:           21  (CARRY4=13 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.615     5.218    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.205    vbc/marioSpeed_reg[0]
    SLICE_X62Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.800 r  vbc/marioSpeed_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.800    vbc/marioSpeed_reg[0]_i_28_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  vbc/marioSpeed_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.917    vbc/marioSpeed_reg[0]_i_16_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  vbc/marioSpeed_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.034    vbc/marioSpeed_reg[0]_i_14_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.151    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  vbc/marioSpeed_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.268    vbc/marioSpeed_reg[0]_i_13_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  vbc/marioSpeed_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.385    vbc/marioSpeed_reg[0]_i_20_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  vbc/marioSpeed_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.502    vbc/marioSpeed_reg[0]_i_21_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  vbc/marioSpeed_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.619    vbc/marioSpeed_reg[0]_i_27_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  vbc/marioSpeed_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.736    vbc/marioSpeed_reg[0]_i_30_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  vbc/marioSpeed_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.853    vbc/marioSpeed_reg[0]_i_18_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.176 f  vbc/marioSpeed_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.793     8.969    vbc/posX1[42]
    SLICE_X61Y84         LUT4 (Prop_lut4_I1_O)        0.306     9.275 f  vbc/marioSpeed[0]_i_22/O
                         net (fo=1, routed)           0.436     9.711    vbc/marioSpeed[0]_i_22_n_0
    SLICE_X60Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.835 f  vbc/marioSpeed[0]_i_11/O
                         net (fo=1, routed)           0.580    10.416    vbc/marioSpeed[0]_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.540 r  vbc/marioSpeed[0]_i_2/O
                         net (fo=52, routed)          0.366    10.905    vbc/marioSpeed[0]_i_2_n_0
    SLICE_X58Y84         LUT2 (Prop_lut2_I1_O)        0.124    11.029 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    11.029    vbc/movement_counter[3]_i_5_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.542 r  vbc/movement_counter_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.542    vbc/movement_counter_reg[3]_i_3_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.796 r  vbc/movement_counter_reg[3]_i_4/CO[0]
                         net (fo=2, routed)           0.473    12.270    vbc/movement_counter_reg[3]_i_4_n_3
    SLICE_X60Y85         LUT5 (Prop_lut5_I0_O)        0.367    12.637 r  vbc/walkAnimation[0]_i_2/O
                         net (fo=1, routed)           0.404    13.041    vbc/walkAnimation[0]_i_2_n_0
    SLICE_X61Y85         LUT4 (Prop_lut4_I2_O)        0.124    13.165 r  vbc/walkAnimation[0]_i_1/O
                         net (fo=15, routed)          0.338    13.503    vbc/marioJumpRightSprite/sprite_pixel_color_reg[11]
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.627 r  vbc/marioJumpRightSprite/sprite_pixel_color[11]_i_2/O
                         net (fo=1, routed)           0.298    13.924    vbc/marioJumpRightSprite/sprite_pixel_color[11]_i_2_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124    14.048 r  vbc/marioJumpRightSprite/sprite_pixel_color[11]_i_1/O
                         net (fo=1, routed)           0.000    14.048    vbc/marioJumpRightSprite_n_2
    SLICE_X61Y88         FDRE                                         r  vbc/sprite_pixel_color_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.506    14.929    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  vbc/sprite_pixel_color_reg[11]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X61Y88         FDRE (Setup_fdre_C_D)        0.029    15.181    vbc/sprite_pixel_color_reg[11]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -14.048    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/sprite_pixel_color_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 4.487ns (51.261%)  route 4.266ns (48.739%))
  Logic Levels:           20  (CARRY4=13 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.615     5.218    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.205    vbc/marioSpeed_reg[0]
    SLICE_X62Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.800 r  vbc/marioSpeed_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.800    vbc/marioSpeed_reg[0]_i_28_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  vbc/marioSpeed_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.917    vbc/marioSpeed_reg[0]_i_16_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  vbc/marioSpeed_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.034    vbc/marioSpeed_reg[0]_i_14_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.151    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  vbc/marioSpeed_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.268    vbc/marioSpeed_reg[0]_i_13_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  vbc/marioSpeed_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.385    vbc/marioSpeed_reg[0]_i_20_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  vbc/marioSpeed_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.502    vbc/marioSpeed_reg[0]_i_21_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  vbc/marioSpeed_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.619    vbc/marioSpeed_reg[0]_i_27_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  vbc/marioSpeed_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.736    vbc/marioSpeed_reg[0]_i_30_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  vbc/marioSpeed_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.853    vbc/marioSpeed_reg[0]_i_18_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.176 f  vbc/marioSpeed_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.793     8.969    vbc/posX1[42]
    SLICE_X61Y84         LUT4 (Prop_lut4_I1_O)        0.306     9.275 f  vbc/marioSpeed[0]_i_22/O
                         net (fo=1, routed)           0.436     9.711    vbc/marioSpeed[0]_i_22_n_0
    SLICE_X60Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.835 f  vbc/marioSpeed[0]_i_11/O
                         net (fo=1, routed)           0.580    10.416    vbc/marioSpeed[0]_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.540 r  vbc/marioSpeed[0]_i_2/O
                         net (fo=52, routed)          0.366    10.905    vbc/marioSpeed[0]_i_2_n_0
    SLICE_X58Y84         LUT2 (Prop_lut2_I1_O)        0.124    11.029 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    11.029    vbc/movement_counter[3]_i_5_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.542 r  vbc/movement_counter_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.542    vbc/movement_counter_reg[3]_i_3_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.796 r  vbc/movement_counter_reg[3]_i_4/CO[0]
                         net (fo=2, routed)           0.473    12.270    vbc/movement_counter_reg[3]_i_4_n_3
    SLICE_X60Y85         LUT5 (Prop_lut5_I0_O)        0.367    12.637 r  vbc/walkAnimation[0]_i_2/O
                         net (fo=1, routed)           0.404    13.041    vbc/walkAnimation[0]_i_2_n_0
    SLICE_X61Y85         LUT4 (Prop_lut4_I2_O)        0.124    13.165 r  vbc/walkAnimation[0]_i_1/O
                         net (fo=15, routed)          0.682    13.847    vbc/marioJumpLeftSprite/sprite_pixel_color_reg[7]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124    13.971 r  vbc/marioJumpLeftSprite/sprite_pixel_color[9]_i_1/O
                         net (fo=1, routed)           0.000    13.971    vbc/marioJumpLeftSprite_n_5
    SLICE_X61Y87         FDRE                                         r  vbc/sprite_pixel_color_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.505    14.928    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  vbc/sprite_pixel_color_reg[9]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)        0.032    15.183    vbc/sprite_pixel_color_reg[9]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/movement_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.058ns  (logic 4.020ns (49.887%)  route 4.038ns (50.113%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.615     5.218    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.205    vbc/marioSpeed_reg[0]
    SLICE_X62Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.800 r  vbc/marioSpeed_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.800    vbc/marioSpeed_reg[0]_i_28_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  vbc/marioSpeed_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.917    vbc/marioSpeed_reg[0]_i_16_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  vbc/marioSpeed_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.034    vbc/marioSpeed_reg[0]_i_14_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.151    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  vbc/marioSpeed_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.268    vbc/marioSpeed_reg[0]_i_13_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  vbc/marioSpeed_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.385    vbc/marioSpeed_reg[0]_i_20_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  vbc/marioSpeed_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.502    vbc/marioSpeed_reg[0]_i_21_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  vbc/marioSpeed_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.619    vbc/marioSpeed_reg[0]_i_27_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  vbc/marioSpeed_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.736    vbc/marioSpeed_reg[0]_i_30_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  vbc/marioSpeed_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.853    vbc/marioSpeed_reg[0]_i_18_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.176 f  vbc/marioSpeed_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.793     8.969    vbc/posX1[42]
    SLICE_X61Y84         LUT4 (Prop_lut4_I1_O)        0.306     9.275 f  vbc/marioSpeed[0]_i_22/O
                         net (fo=1, routed)           0.436     9.711    vbc/marioSpeed[0]_i_22_n_0
    SLICE_X60Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.835 f  vbc/marioSpeed[0]_i_11/O
                         net (fo=1, routed)           0.580    10.416    vbc/marioSpeed[0]_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.540 r  vbc/marioSpeed[0]_i_2/O
                         net (fo=52, routed)          0.366    10.905    vbc/marioSpeed[0]_i_2_n_0
    SLICE_X58Y84         LUT2 (Prop_lut2_I1_O)        0.124    11.029 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    11.029    vbc/movement_counter[3]_i_5_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    11.637 r  vbc/movement_counter_reg[3]_i_3/O[3]
                         net (fo=3, routed)           0.675    12.313    vbc/movement_counter[3]
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.307    12.620 r  vbc/movement_counter[3]_i_1/O
                         net (fo=4, routed)           0.656    13.276    vbc/movement_counter[3]_i_1_n_0
    SLICE_X58Y84         FDRE                                         r  vbc/movement_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.503    14.926    vbc/ClkPort_IBUF_BUFG
    SLICE_X58Y84         FDRE                                         r  vbc/movement_counter_reg[0]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X58Y84         FDRE (Setup_fdre_C_R)       -0.524    14.625    vbc/movement_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -13.276    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/movement_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.058ns  (logic 4.020ns (49.887%)  route 4.038ns (50.113%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.615     5.218    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.205    vbc/marioSpeed_reg[0]
    SLICE_X62Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.800 r  vbc/marioSpeed_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.800    vbc/marioSpeed_reg[0]_i_28_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  vbc/marioSpeed_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.917    vbc/marioSpeed_reg[0]_i_16_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  vbc/marioSpeed_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.034    vbc/marioSpeed_reg[0]_i_14_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.151    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  vbc/marioSpeed_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.268    vbc/marioSpeed_reg[0]_i_13_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  vbc/marioSpeed_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.385    vbc/marioSpeed_reg[0]_i_20_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  vbc/marioSpeed_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.502    vbc/marioSpeed_reg[0]_i_21_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  vbc/marioSpeed_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.619    vbc/marioSpeed_reg[0]_i_27_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  vbc/marioSpeed_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.736    vbc/marioSpeed_reg[0]_i_30_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  vbc/marioSpeed_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.853    vbc/marioSpeed_reg[0]_i_18_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.176 f  vbc/marioSpeed_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.793     8.969    vbc/posX1[42]
    SLICE_X61Y84         LUT4 (Prop_lut4_I1_O)        0.306     9.275 f  vbc/marioSpeed[0]_i_22/O
                         net (fo=1, routed)           0.436     9.711    vbc/marioSpeed[0]_i_22_n_0
    SLICE_X60Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.835 f  vbc/marioSpeed[0]_i_11/O
                         net (fo=1, routed)           0.580    10.416    vbc/marioSpeed[0]_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.540 r  vbc/marioSpeed[0]_i_2/O
                         net (fo=52, routed)          0.366    10.905    vbc/marioSpeed[0]_i_2_n_0
    SLICE_X58Y84         LUT2 (Prop_lut2_I1_O)        0.124    11.029 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    11.029    vbc/movement_counter[3]_i_5_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    11.637 r  vbc/movement_counter_reg[3]_i_3/O[3]
                         net (fo=3, routed)           0.675    12.313    vbc/movement_counter[3]
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.307    12.620 r  vbc/movement_counter[3]_i_1/O
                         net (fo=4, routed)           0.656    13.276    vbc/movement_counter[3]_i_1_n_0
    SLICE_X58Y84         FDRE                                         r  vbc/movement_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.503    14.926    vbc/ClkPort_IBUF_BUFG
    SLICE_X58Y84         FDRE                                         r  vbc/movement_counter_reg[1]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X58Y84         FDRE (Setup_fdre_C_R)       -0.524    14.625    vbc/movement_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -13.276    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/movement_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.058ns  (logic 4.020ns (49.887%)  route 4.038ns (50.113%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.615     5.218    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  vbc/marioSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  vbc/marioSpeed_reg[0]/Q
                         net (fo=2, routed)           0.532     6.205    vbc/marioSpeed_reg[0]
    SLICE_X62Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.800 r  vbc/marioSpeed_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.800    vbc/marioSpeed_reg[0]_i_28_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  vbc/marioSpeed_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.917    vbc/marioSpeed_reg[0]_i_16_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  vbc/marioSpeed_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.034    vbc/marioSpeed_reg[0]_i_14_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  vbc/marioSpeed_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.151    vbc/marioSpeed_reg[0]_i_8_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  vbc/marioSpeed_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.268    vbc/marioSpeed_reg[0]_i_13_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  vbc/marioSpeed_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.385    vbc/marioSpeed_reg[0]_i_20_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  vbc/marioSpeed_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.502    vbc/marioSpeed_reg[0]_i_21_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.619 r  vbc/marioSpeed_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.619    vbc/marioSpeed_reg[0]_i_27_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.736 r  vbc/marioSpeed_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.736    vbc/marioSpeed_reg[0]_i_30_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.853 r  vbc/marioSpeed_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.853    vbc/marioSpeed_reg[0]_i_18_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.176 f  vbc/marioSpeed_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.793     8.969    vbc/posX1[42]
    SLICE_X61Y84         LUT4 (Prop_lut4_I1_O)        0.306     9.275 f  vbc/marioSpeed[0]_i_22/O
                         net (fo=1, routed)           0.436     9.711    vbc/marioSpeed[0]_i_22_n_0
    SLICE_X60Y84         LUT5 (Prop_lut5_I4_O)        0.124     9.835 f  vbc/marioSpeed[0]_i_11/O
                         net (fo=1, routed)           0.580    10.416    vbc/marioSpeed[0]_i_11_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I4_O)        0.124    10.540 r  vbc/marioSpeed[0]_i_2/O
                         net (fo=52, routed)          0.366    10.905    vbc/marioSpeed[0]_i_2_n_0
    SLICE_X58Y84         LUT2 (Prop_lut2_I1_O)        0.124    11.029 r  vbc/movement_counter[3]_i_5/O
                         net (fo=1, routed)           0.000    11.029    vbc/movement_counter[3]_i_5_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    11.637 r  vbc/movement_counter_reg[3]_i_3/O[3]
                         net (fo=3, routed)           0.675    12.313    vbc/movement_counter[3]
    SLICE_X59Y84         LUT6 (Prop_lut6_I0_O)        0.307    12.620 r  vbc/movement_counter[3]_i_1/O
                         net (fo=4, routed)           0.656    13.276    vbc/movement_counter[3]_i_1_n_0
    SLICE_X58Y84         FDRE                                         r  vbc/movement_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.503    14.926    vbc/ClkPort_IBUF_BUFG
    SLICE_X58Y84         FDRE                                         r  vbc/movement_counter_reg[2]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X58Y84         FDRE (Setup_fdre_C_R)       -0.524    14.625    vbc/movement_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -13.276    
  -------------------------------------------------------------------
                         slack                                  1.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.605     1.524    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  cnt/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cnt/refresh_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    cnt/refresh_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  cnt/refresh_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    cnt/refresh_reg[8]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  cnt/refresh_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.872     2.037    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  cnt/refresh_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    cnt/refresh_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.605     1.524    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  cnt/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cnt/refresh_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    cnt/refresh_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  cnt/refresh_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.012    cnt/refresh_reg[8]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  cnt/refresh_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.872     2.037    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  cnt/refresh_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    cnt/refresh_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.605     1.524    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  cnt/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cnt/refresh_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    cnt/refresh_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.037 r  cnt/refresh_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    cnt/refresh_reg[8]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  cnt/refresh_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.872     2.037    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  cnt/refresh_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    cnt/refresh_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.605     1.524    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  cnt/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cnt/refresh_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    cnt/refresh_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.037 r  cnt/refresh_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.037    cnt/refresh_reg[8]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  cnt/refresh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.872     2.037    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  cnt/refresh_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    cnt/refresh_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.605     1.524    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  cnt/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cnt/refresh_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    cnt/refresh_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  cnt/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    cnt/refresh_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.040 r  cnt/refresh_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.040    cnt/refresh_reg[12]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  cnt/refresh_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.872     2.037    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  cnt/refresh_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    cnt/refresh_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vbc/jumpSpeed_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/jumpSpeed_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.355ns (67.658%)  route 0.170ns (32.342%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.569     1.488    vbc/ClkPort_IBUF_BUFG
    SLICE_X67Y99         FDRE                                         r  vbc/jumpSpeed_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vbc/jumpSpeed_reg[15]/Q
                         net (fo=2, routed)           0.169     1.798    vbc/jumpSpeed_reg[15]
    SLICE_X67Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  vbc/jumpSpeed[12]_i_2/O
                         net (fo=1, routed)           0.000     1.843    vbc/jumpSpeed[12]_i_2_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.958 r  vbc/jumpSpeed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    vbc/jumpSpeed_reg[12]_i_1_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  vbc/jumpSpeed_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    vbc/jumpSpeed_reg[16]_i_1_n_7
    SLICE_X67Y100        FDRE                                         r  vbc/jumpSpeed_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.835     2.000    vbc/ClkPort_IBUF_BUFG
    SLICE_X67Y100        FDRE                                         r  vbc/jumpSpeed_reg[16]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X67Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    vbc/jumpSpeed_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.605     1.524    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  cnt/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cnt/refresh_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    cnt/refresh_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  cnt/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    cnt/refresh_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.051 r  cnt/refresh_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.051    cnt/refresh_reg[12]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  cnt/refresh_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.872     2.037    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  cnt/refresh_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    cnt/refresh_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vbc/jumpSpeed_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/jumpSpeed_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.366ns (68.322%)  route 0.170ns (31.678%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.569     1.488    vbc/ClkPort_IBUF_BUFG
    SLICE_X67Y99         FDRE                                         r  vbc/jumpSpeed_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vbc/jumpSpeed_reg[15]/Q
                         net (fo=2, routed)           0.169     1.798    vbc/jumpSpeed_reg[15]
    SLICE_X67Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  vbc/jumpSpeed[12]_i_2/O
                         net (fo=1, routed)           0.000     1.843    vbc/jumpSpeed[12]_i_2_n_0
    SLICE_X67Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.958 r  vbc/jumpSpeed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    vbc/jumpSpeed_reg[12]_i_1_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  vbc/jumpSpeed_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    vbc/jumpSpeed_reg[16]_i_1_n_5
    SLICE_X67Y100        FDRE                                         r  vbc/jumpSpeed_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.835     2.000    vbc/ClkPort_IBUF_BUFG
    SLICE_X67Y100        FDRE                                         r  vbc/jumpSpeed_reg[18]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X67Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    vbc/jumpSpeed_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.605     1.524    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  cnt/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cnt/refresh_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    cnt/refresh_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  cnt/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    cnt/refresh_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.076 r  cnt/refresh_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.076    cnt/refresh_reg[12]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  cnt/refresh_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.872     2.037    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  cnt/refresh_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    cnt/refresh_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.605     1.524    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  cnt/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cnt/refresh_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    cnt/refresh_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  cnt/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    cnt/refresh_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.076 r  cnt/refresh_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.076    cnt/refresh_reg[12]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  cnt/refresh_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.872     2.037    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  cnt/refresh_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    cnt/refresh_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34    vbc/marioIdleLeftSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35    vbc/marioIdleRightSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36    vbc/marioJumpLeftSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34    vbc/marioJumpRightSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y37    vbc/marioWalkLeftSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35    vbc/marioWalkRightSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y98     cnt/refresh_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y100    cnt/refresh_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y100    cnt/refresh_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y98     cnt/refresh_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y98     cnt/refresh_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100    cnt/refresh_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100    cnt/refresh_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100    cnt/refresh_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100    cnt/refresh_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y98     cnt/refresh_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y98     cnt/refresh_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100    cnt/refresh_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100    cnt/refresh_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100    cnt/refresh_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100    cnt/refresh_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/vCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.691ns  (logic 4.404ns (37.671%)  route 7.287ns (62.329%))
  Logic Levels:           4  (FDRE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE                         0.000     0.000 r  dc/vCount_reg[4]/C
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  dc/vCount_reg[4]/Q
                         net (fo=52, routed)          1.701     2.120    dc/out[4]
    SLICE_X64Y89         LUT5 (Prop_lut5_I1_O)        0.296     2.416 f  dc/vSync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.813     3.229    dc/vSync_OBUF_inst_i_2_n_0
    SLICE_X64Y90         LUT5 (Prop_lut5_I4_O)        0.124     3.353 r  dc/vSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.773     8.126    vSync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    11.691 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000    11.691    vSync
    B12                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.399ns  (logic 4.145ns (39.855%)  route 6.254ns (60.145%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE                         0.000     0.000 r  dc/hCount_reg[9]/C
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  dc/hCount_reg[9]/Q
                         net (fo=13, routed)          1.309     1.765    dc/hc[9]
    SLICE_X64Y88         LUT5 (Prop_lut5_I2_O)        0.124     1.889 r  dc/hSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.945     6.834    hSync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    10.399 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000    10.399    hSync
    B11                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.093ns  (logic 1.021ns (24.948%)  route 3.072ns (75.052%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE                         0.000     0.000 r  dc/hCount_reg[3]/C
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dc/hCount_reg[3]/Q
                         net (fo=19, routed)          1.032     1.510    dc/hc[3]
    SLICE_X67Y86         LUT6 (Prop_lut6_I0_O)        0.295     1.805 r  dc/hCount[9]_i_3/O
                         net (fo=2, routed)           0.487     2.292    dc/hCount[9]_i_3_n_0
    SLICE_X67Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.416 r  dc/vCount[9]_i_3/O
                         net (fo=1, routed)           0.952     3.368    dc/vCount[9]_i_3_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.492 r  dc/vCount[9]_i_1/O
                         net (fo=10, routed)          0.600     4.093    dc/vCount[9]_i_1_n_0
    SLICE_X67Y88         FDRE                                         r  dc/vCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.093ns  (logic 1.021ns (24.948%)  route 3.072ns (75.052%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE                         0.000     0.000 r  dc/hCount_reg[3]/C
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dc/hCount_reg[3]/Q
                         net (fo=19, routed)          1.032     1.510    dc/hc[3]
    SLICE_X67Y86         LUT6 (Prop_lut6_I0_O)        0.295     1.805 r  dc/hCount[9]_i_3/O
                         net (fo=2, routed)           0.487     2.292    dc/hCount[9]_i_3_n_0
    SLICE_X67Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.416 r  dc/vCount[9]_i_3/O
                         net (fo=1, routed)           0.952     3.368    dc/vCount[9]_i_3_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.492 r  dc/vCount[9]_i_1/O
                         net (fo=10, routed)          0.600     4.093    dc/vCount[9]_i_1_n_0
    SLICE_X67Y88         FDRE                                         r  dc/vCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.093ns  (logic 1.021ns (24.948%)  route 3.072ns (75.052%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE                         0.000     0.000 r  dc/hCount_reg[3]/C
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dc/hCount_reg[3]/Q
                         net (fo=19, routed)          1.032     1.510    dc/hc[3]
    SLICE_X67Y86         LUT6 (Prop_lut6_I0_O)        0.295     1.805 r  dc/hCount[9]_i_3/O
                         net (fo=2, routed)           0.487     2.292    dc/hCount[9]_i_3_n_0
    SLICE_X67Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.416 r  dc/vCount[9]_i_3/O
                         net (fo=1, routed)           0.952     3.368    dc/vCount[9]_i_3_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.492 r  dc/vCount[9]_i_1/O
                         net (fo=10, routed)          0.600     4.093    dc/vCount[9]_i_1_n_0
    SLICE_X67Y88         FDRE                                         r  dc/vCount_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.093ns  (logic 1.021ns (24.948%)  route 3.072ns (75.052%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE                         0.000     0.000 r  dc/hCount_reg[3]/C
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dc/hCount_reg[3]/Q
                         net (fo=19, routed)          1.032     1.510    dc/hc[3]
    SLICE_X67Y86         LUT6 (Prop_lut6_I0_O)        0.295     1.805 r  dc/hCount[9]_i_3/O
                         net (fo=2, routed)           0.487     2.292    dc/hCount[9]_i_3_n_0
    SLICE_X67Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.416 r  dc/vCount[9]_i_3/O
                         net (fo=1, routed)           0.952     3.368    dc/vCount[9]_i_3_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.492 r  dc/vCount[9]_i_1/O
                         net (fo=10, routed)          0.600     4.093    dc/vCount[9]_i_1_n_0
    SLICE_X67Y88         FDRE                                         r  dc/vCount_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.003ns  (logic 1.021ns (25.507%)  route 2.982ns (74.493%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE                         0.000     0.000 r  dc/hCount_reg[3]/C
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dc/hCount_reg[3]/Q
                         net (fo=19, routed)          1.032     1.510    dc/hc[3]
    SLICE_X67Y86         LUT6 (Prop_lut6_I0_O)        0.295     1.805 r  dc/hCount[9]_i_3/O
                         net (fo=2, routed)           0.487     2.292    dc/hCount[9]_i_3_n_0
    SLICE_X67Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.416 r  dc/vCount[9]_i_3/O
                         net (fo=1, routed)           0.952     3.368    dc/vCount[9]_i_3_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.492 r  dc/vCount[9]_i_1/O
                         net (fo=10, routed)          0.510     4.003    dc/vCount[9]_i_1_n_0
    SLICE_X67Y87         FDRE                                         r  dc/vCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.003ns  (logic 1.021ns (25.507%)  route 2.982ns (74.493%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE                         0.000     0.000 r  dc/hCount_reg[3]/C
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dc/hCount_reg[3]/Q
                         net (fo=19, routed)          1.032     1.510    dc/hc[3]
    SLICE_X67Y86         LUT6 (Prop_lut6_I0_O)        0.295     1.805 r  dc/hCount[9]_i_3/O
                         net (fo=2, routed)           0.487     2.292    dc/hCount[9]_i_3_n_0
    SLICE_X67Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.416 r  dc/vCount[9]_i_3/O
                         net (fo=1, routed)           0.952     3.368    dc/vCount[9]_i_3_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.492 r  dc/vCount[9]_i_1/O
                         net (fo=10, routed)          0.510     4.003    dc/vCount[9]_i_1_n_0
    SLICE_X66Y87         FDRE                                         r  dc/vCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.003ns  (logic 1.021ns (25.507%)  route 2.982ns (74.493%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE                         0.000     0.000 r  dc/hCount_reg[3]/C
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dc/hCount_reg[3]/Q
                         net (fo=19, routed)          1.032     1.510    dc/hc[3]
    SLICE_X67Y86         LUT6 (Prop_lut6_I0_O)        0.295     1.805 r  dc/hCount[9]_i_3/O
                         net (fo=2, routed)           0.487     2.292    dc/hCount[9]_i_3_n_0
    SLICE_X67Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.416 r  dc/vCount[9]_i_3/O
                         net (fo=1, routed)           0.952     3.368    dc/vCount[9]_i_3_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.492 r  dc/vCount[9]_i_1/O
                         net (fo=10, routed)          0.510     4.003    dc/vCount[9]_i_1_n_0
    SLICE_X67Y87         FDRE                                         r  dc/vCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.003ns  (logic 1.021ns (25.507%)  route 2.982ns (74.493%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE                         0.000     0.000 r  dc/hCount_reg[3]/C
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dc/hCount_reg[3]/Q
                         net (fo=19, routed)          1.032     1.510    dc/hc[3]
    SLICE_X67Y86         LUT6 (Prop_lut6_I0_O)        0.295     1.805 r  dc/hCount[9]_i_3/O
                         net (fo=2, routed)           0.487     2.292    dc/hCount[9]_i_3_n_0
    SLICE_X67Y86         LUT3 (Prop_lut3_I0_O)        0.124     2.416 r  dc/vCount[9]_i_3/O
                         net (fo=1, routed)           0.952     3.368    dc/vCount[9]_i_3_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.492 r  dc/vCount[9]_i_1/O
                         net (fo=10, routed)          0.510     4.003    dc/vCount[9]_i_1_n_0
    SLICE_X67Y87         FDRE                                         r  dc/vCount_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/vCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.209ns (61.717%)  route 0.130ns (38.283%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE                         0.000     0.000 r  dc/vCount_reg[1]/C
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dc/vCount_reg[1]/Q
                         net (fo=48, routed)          0.130     0.294    dc/out[1]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.045     0.339 r  dc/vCount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.339    dc/p_0_in__1[3]
    SLICE_X67Y87         FDRE                                         r  dc/vCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.213ns (62.164%)  route 0.130ns (37.836%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE                         0.000     0.000 r  dc/vCount_reg[1]/C
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dc/vCount_reg[1]/Q
                         net (fo=48, routed)          0.130     0.294    dc/out[1]
    SLICE_X67Y87         LUT5 (Prop_lut5_I1_O)        0.049     0.343 r  dc/vCount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.343    dc/p_0_in__1[4]
    SLICE_X67Y87         FDRE                                         r  dc/vCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.227ns (64.469%)  route 0.125ns (35.531%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE                         0.000     0.000 r  dc/hCount_reg[0]/C
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dc/hCount_reg[0]/Q
                         net (fo=32, routed)          0.125     0.253    dc/hc[0]
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.099     0.352 r  dc/hCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.352    dc/p_0_in__0[5]
    SLICE_X64Y89         FDRE                                         r  dc/hCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.226ns (62.904%)  route 0.133ns (37.096%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE                         0.000     0.000 r  dc/vCount_reg[4]/C
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dc/vCount_reg[4]/Q
                         net (fo=52, routed)          0.133     0.261    dc/out[4]
    SLICE_X67Y87         LUT6 (Prop_lut6_I0_O)        0.098     0.359 r  dc/vCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.359    dc/p_0_in__1[5]
    SLICE_X67Y87         FDRE                                         r  dc/vCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE                         0.000     0.000 r  dc/hCount_reg[4]/C
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/hCount_reg[4]/Q
                         net (fo=18, routed)          0.180     0.321    dc/hc[4]
    SLICE_X67Y86         LUT5 (Prop_lut5_I4_O)        0.042     0.363 r  dc/hCount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.363    dc/p_0_in__0[4]
    SLICE_X67Y86         FDRE                                         r  dc/hCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.227ns (62.178%)  route 0.138ns (37.822%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE                         0.000     0.000 r  dc/hCount_reg[8]/C
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dc/hCount_reg[8]/Q
                         net (fo=13, routed)          0.138     0.266    dc/hc[8]
    SLICE_X64Y86         LUT6 (Prop_lut6_I1_O)        0.099     0.365 r  dc/hCount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.365    dc/p_0_in__0[9]
    SLICE_X64Y86         FDRE                                         r  dc/hCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE                         0.000     0.000 r  dc/vCount_reg[6]/C
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[6]/Q
                         net (fo=58, routed)          0.192     0.333    dc/out[6]
    SLICE_X67Y88         LUT3 (Prop_lut3_I0_O)        0.042     0.375 r  dc/vCount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.375    dc/p_0_in__1[7]
    SLICE_X67Y88         FDRE                                         r  dc/vCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE                         0.000     0.000 r  dc/vCount_reg[6]/C
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[6]/Q
                         net (fo=58, routed)          0.192     0.333    dc/out[6]
    SLICE_X67Y88         LUT2 (Prop_lut2_I1_O)        0.045     0.378 r  dc/vCount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.378    dc/p_0_in__1[6]
    SLICE_X67Y88         FDRE                                         r  dc/vCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.184ns (48.736%)  route 0.194ns (51.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE                         0.000     0.000 r  dc/vCount_reg[6]/C
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[6]/Q
                         net (fo=58, routed)          0.194     0.335    dc/out[6]
    SLICE_X67Y88         LUT5 (Prop_lut5_I3_O)        0.043     0.378 r  dc/vCount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.378    dc/p_0_in__1[9]
    SLICE_X67Y88         FDRE                                         r  dc/vCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y88         FDRE                         0.000     0.000 r  dc/vCount_reg[6]/C
    SLICE_X67Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[6]/Q
                         net (fo=58, routed)          0.194     0.335    dc/out[6]
    SLICE_X67Y88         LUT4 (Prop_lut4_I1_O)        0.045     0.380 r  dc/vCount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.380    dc/p_0_in__1[8]
    SLICE_X67Y88         FDRE                                         r  dc/vCount_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ClkPort
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.559ns  (logic 4.384ns (51.227%)  route 4.174ns (48.773%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.710     5.312    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  cnt/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  cnt/refresh_reg[19]/Q
                         net (fo=5, routed)           0.693     6.461    cnt/LEDCounter[0]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.152     6.613 r  cnt/An2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.482    10.095    An2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.776    13.871 r  An2_OBUF_inst/O
                         net (fo=0)                   0.000    13.871    An2
    T9                                                                r  An2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.037ns  (logic 4.003ns (49.806%)  route 4.034ns (50.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.633     5.236    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y99         FDRE                                         r  vbc/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  vbc/rgb_reg[0]/Q
                         net (fo=1, routed)           4.034     9.726    vgaB_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    13.273 r  vgaB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.273    vgaB[0]
    B7                                                                r  vgaB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.927ns  (logic 4.064ns (51.272%)  route 3.863ns (48.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.633     5.236    vbc/ClkPort_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  vbc/rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  vbc/rgb_reg[7]/Q
                         net (fo=1, routed)           3.863     9.616    vgaG_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    13.163 r  vgaG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.163    vgaG[3]
    A6                                                                r  vgaG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rgb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.918ns  (logic 4.064ns (51.328%)  route 3.854ns (48.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.633     5.236    vbc/ClkPort_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  vbc/rgb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  vbc/rgb_reg[6]/Q
                         net (fo=1, routed)           3.854     9.608    vgaG_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    13.154 r  vgaG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.154    vgaG[2]
    B6                                                                r  vgaG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.913ns  (logic 4.063ns (51.339%)  route 3.851ns (48.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.633     5.236    vbc/ClkPort_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  vbc/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  vbc/rgb_reg[5]/Q
                         net (fo=1, routed)           3.851     9.604    vgaG_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    13.149 r  vgaG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.149    vgaG[1]
    A5                                                                r  vgaG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.911ns  (logic 3.994ns (50.488%)  route 3.917ns (49.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.633     5.236    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y99         FDRE                                         r  vbc/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  vbc/rgb_reg[4]/Q
                         net (fo=1, routed)           3.917     9.609    vgaG_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    13.147 r  vgaG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.147    vgaG[0]
    C6                                                                r  vgaG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.882ns  (logic 3.991ns (50.636%)  route 3.891ns (49.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.633     5.236    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y99         FDRE                                         r  vbc/rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  vbc/rgb_reg[10]/Q
                         net (fo=1, routed)           3.891     9.583    vgaR_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    13.118 r  vgaR_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.118    vgaR[2]
    C5                                                                r  vgaR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.679ns  (logic 4.072ns (53.028%)  route 3.607ns (46.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.633     5.236    vbc/ClkPort_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  vbc/rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  vbc/rgb_reg[8]/Q
                         net (fo=1, routed)           3.607     9.360    vgaR_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    12.914 r  vgaR_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.914    vgaR[0]
    A3                                                                r  vgaR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 4.008ns (52.309%)  route 3.654ns (47.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.633     5.236    vbc/ClkPort_IBUF_BUFG
    SLICE_X65Y96         FDRE                                         r  vbc/rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  vbc/rgb_reg[11]/Q
                         net (fo=1, routed)           3.654     9.345    vgaR_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    12.897 r  vgaR_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.897    vgaR[3]
    A4                                                                r  vgaR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rgb_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.490ns  (logic 4.069ns (54.328%)  route 3.421ns (45.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.718     5.321    vbc/ClkPort_IBUF_BUFG
    SLICE_X74Y97         FDRE                                         r  vbc/rgb_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y97         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  vbc/rgb_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.421     9.260    lopt
    C7                   OBUF (Prop_obuf_I_O)         3.551    12.811 r  vgaB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.811    vgaB[1]
    C7                                                                r  vgaB[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt/refresh_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.422ns (71.989%)  route 0.553ns (28.011%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.598     1.517    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  cnt/refresh_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  cnt/refresh_reg[20]/Q
                         net (fo=5, routed)           0.235     1.893    cnt/LEDCounter[1]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.045     1.938 r  cnt/An1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     2.257    An1_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.493 r  An1_OBUF_inst/O
                         net (fo=0)                   0.000     3.493    An1
    J18                                                               r  An1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/refresh_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.487ns (70.643%)  route 0.618ns (29.357%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.598     1.517    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  cnt/refresh_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  cnt/refresh_reg[20]/Q
                         net (fo=5, routed)           0.237     1.895    cnt/LEDCounter[1]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.043     1.938 r  cnt/An0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.381     2.320    An0_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.303     3.623 r  An0_OBUF_inst/O
                         net (fo=0)                   0.000     3.623    An0
    J17                                                               r  An0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/refresh_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.439ns (66.215%)  route 0.734ns (33.785%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.598     1.517    cnt/ClkPort_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  cnt/refresh_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  cnt/refresh_reg[20]/Q
                         net (fo=5, routed)           0.237     1.895    cnt/LEDCounter[1]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.045     1.940 r  cnt/An3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.497     2.438    An3_OBUF
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.690 r  An3_OBUF_inst/O
                         net (fo=0)                   0.000     3.690    An3
    J14                                                               r  An3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.545ns  (logic 1.388ns (54.563%)  route 1.156ns (45.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.598     1.517    vbc/ClkPort_IBUF_BUFG
    SLICE_X74Y97         FDRE                                         r  vbc/rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y97         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  vbc/rgb_reg[2]/Q
                         net (fo=1, routed)           1.156     2.838    vgaB_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         1.224     4.062 r  vgaB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.062    vgaB[2]
    D7                                                                r  vgaB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rgb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.596ns  (logic 1.390ns (53.545%)  route 1.206ns (46.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.562     1.481    vbc/ClkPort_IBUF_BUFG
    SLICE_X69Y104        FDRE                                         r  vbc/rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  vbc/rgb_reg[9]/Q
                         net (fo=1, routed)           1.206     2.828    vgaB_OBUF[3]
    B4                   OBUF (Prop_obuf_I_O)         1.249     4.077 r  vgaR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.077    vgaR[1]
    B4                                                                r  vgaR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rgb_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.416ns (54.969%)  route 1.160ns (45.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.598     1.517    vbc/ClkPort_IBUF_BUFG
    SLICE_X74Y97         FDRE                                         r  vbc/rgb_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y97         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  vbc/rgb_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.160     2.841    lopt
    C7                   OBUF (Prop_obuf_I_O)         1.252     4.093 r  vgaB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.093    vgaB[1]
    C7                                                                r  vgaB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rgb_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.393ns (53.232%)  route 1.224ns (46.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.562     1.481    vbc/ClkPort_IBUF_BUFG
    SLICE_X69Y104        FDRE                                         r  vbc/rgb_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  vbc/rgb_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.224     2.846    lopt_2
    D8                   OBUF (Prop_obuf_I_O)         1.252     4.099 r  vgaB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.099    vgaB[3]
    D8                                                                r  vgaB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.694ns  (logic 1.393ns (51.716%)  route 1.301ns (48.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.568     1.487    vbc/ClkPort_IBUF_BUFG
    SLICE_X65Y96         FDRE                                         r  vbc/rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  vbc/rgb_reg[11]/Q
                         net (fo=1, routed)           1.301     2.929    vgaR_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     4.181 r  vgaR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.181    vgaR[3]
    A4                                                                r  vgaR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.418ns (52.512%)  route 1.283ns (47.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.569     1.488    vbc/ClkPort_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  vbc/rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  vbc/rgb_reg[8]/Q
                         net (fo=1, routed)           1.283     2.935    vgaR_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     4.189 r  vgaR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.189    vgaR[0]
    A3                                                                r  vgaR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.779ns  (logic 1.377ns (49.553%)  route 1.402ns (50.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.569     1.488    vbc/ClkPort_IBUF_BUFG
    SLICE_X63Y99         FDRE                                         r  vbc/rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vbc/rgb_reg[10]/Q
                         net (fo=1, routed)           1.402     3.031    vgaR_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     4.267 r  vgaR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.267    vgaR[2]
    C5                                                                r  vgaR[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ClkPort

Max Delay           279 Endpoints
Min Delay           279 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/vCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/groundSprite/pixel_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.834ns  (logic 6.155ns (29.544%)  route 14.679ns (70.456%))
  Logic Levels:           21  (CARRY4=7 FDRE=1 LUT1=1 LUT3=1 LUT4=4 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE                         0.000     0.000 r  dc/vCount_reg[5]/C
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  dc/vCount_reg[5]/Q
                         net (fo=36, routed)          2.395     2.851    dc/out[5]
    SLICE_X62Y91         LUT4 (Prop_lut4_I3_O)        0.124     2.975 r  dc/pixel_data[11]_i_125/O
                         net (fo=35, routed)          1.073     4.048    dc/pixel_data[11]_i_125_n_0
    SLICE_X67Y91         LUT4 (Prop_lut4_I3_O)        0.124     4.172 r  dc/pixel_data[11]_i_117/O
                         net (fo=10, routed)          1.479     5.651    dc/pixel_data[11]_i_117_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.124     5.775 r  dc/pixel_data[11]_i_120/O
                         net (fo=8, routed)           0.780     6.555    dc/pixel_data[11]_i_120_n_0
    SLICE_X63Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.679 r  dc/pixel_data[11]_i_187/O
                         net (fo=1, routed)           0.000     6.679    dc/pixel_data[11]_i_187_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.211 r  dc/pixel_data_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.211    dc/pixel_data_reg[11]_i_143_n_0
    SLICE_X63Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.545 r  dc/pixel_data_reg[11]_i_102/O[1]
                         net (fo=3, routed)           1.009     8.554    dc/pixel_data_reg[11]_i_102_n_6
    SLICE_X64Y95         LUT3 (Prop_lut3_I1_O)        0.303     8.857 r  dc/pixel_data[11]_i_106/O
                         net (fo=2, routed)           1.053     9.910    dc/pixel_data[11]_i_106_n_0
    SLICE_X64Y95         LUT5 (Prop_lut5_I4_O)        0.154    10.064 r  dc/pixel_data[11]_i_77/O
                         net (fo=2, routed)           0.510    10.575    dc/pixel_data[11]_i_77_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.327    10.902 r  dc/pixel_data[11]_i_81/O
                         net (fo=1, routed)           0.000    10.902    dc/pixel_data[11]_i_81_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.434 r  dc/pixel_data_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.434    dc/pixel_data_reg[11]_i_58_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.768 f  dc/pixel_data_reg[11]_i_51/O[1]
                         net (fo=1, routed)           0.805    12.572    dc/pixel_data_reg[11]_i_51_n_6
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.303    12.875 r  dc/pixel_data[11]_i_50/O
                         net (fo=1, routed)           0.000    12.875    dc/pixel_data[11]_i_50_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.102 r  dc/pixel_data_reg[11]_i_47/O[1]
                         net (fo=1, routed)           1.280    14.382    dc/pixel_data_reg[11]_i_47_n_6
    SLICE_X61Y92         LUT4 (Prop_lut4_I3_O)        0.303    14.685 r  dc/pixel_data[11]_i_46/O
                         net (fo=1, routed)           0.000    14.685    dc/pixel_data[11]_i_46_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.109 r  dc/pixel_data_reg[11]_i_30/O[1]
                         net (fo=4, routed)           0.849    15.958    dc/pixel_data_reg[11]_i_30_n_6
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.303    16.261 r  dc/pixel_data[11]_i_16/O
                         net (fo=1, routed)           0.000    16.261    dc/vbc/ground_sprite_addr0[7]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.839 f  dc/pixel_data_reg[11]_i_5/O[2]
                         net (fo=50, routed)          1.602    18.441    dc/vbc/ground_sprite_addr__0[8]
    SLICE_X58Y94         LUT6 (Prop_lut6_I0_O)        0.301    18.742 r  dc/pixel_data[10]_i_9/O
                         net (fo=1, routed)           0.850    19.592    dc/pixel_data[10]_i_9_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I2_O)        0.124    19.716 r  dc/pixel_data[10]_i_3/O
                         net (fo=1, routed)           0.994    20.710    dc/pixel_data[10]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I1_O)        0.124    20.834 r  dc/pixel_data[10]_i_1/O
                         net (fo=1, routed)           0.000    20.834    vbc/groundSprite/pixel_data_reg[11]_0[2]
    SLICE_X60Y94         FDRE                                         r  vbc/groundSprite/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.509     4.932    vbc/groundSprite/ClkPort_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  vbc/groundSprite/pixel_data_reg[10]/C

Slack:                    inf
  Source:                 dc/vCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/groundSprite/pixel_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.390ns  (logic 6.605ns (32.393%)  route 13.785ns (67.607%))
  Logic Levels:           22  (CARRY4=7 FDRE=1 LUT1=1 LUT3=1 LUT4=4 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE                         0.000     0.000 r  dc/vCount_reg[5]/C
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  dc/vCount_reg[5]/Q
                         net (fo=36, routed)          2.395     2.851    dc/out[5]
    SLICE_X62Y91         LUT4 (Prop_lut4_I3_O)        0.124     2.975 r  dc/pixel_data[11]_i_125/O
                         net (fo=35, routed)          1.073     4.048    dc/pixel_data[11]_i_125_n_0
    SLICE_X67Y91         LUT4 (Prop_lut4_I3_O)        0.124     4.172 r  dc/pixel_data[11]_i_117/O
                         net (fo=10, routed)          1.479     5.651    dc/pixel_data[11]_i_117_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.124     5.775 r  dc/pixel_data[11]_i_120/O
                         net (fo=8, routed)           0.780     6.555    dc/pixel_data[11]_i_120_n_0
    SLICE_X63Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.679 r  dc/pixel_data[11]_i_187/O
                         net (fo=1, routed)           0.000     6.679    dc/pixel_data[11]_i_187_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.211 r  dc/pixel_data_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.211    dc/pixel_data_reg[11]_i_143_n_0
    SLICE_X63Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.545 r  dc/pixel_data_reg[11]_i_102/O[1]
                         net (fo=3, routed)           1.009     8.554    dc/pixel_data_reg[11]_i_102_n_6
    SLICE_X64Y95         LUT3 (Prop_lut3_I1_O)        0.303     8.857 r  dc/pixel_data[11]_i_106/O
                         net (fo=2, routed)           1.053     9.910    dc/pixel_data[11]_i_106_n_0
    SLICE_X64Y95         LUT5 (Prop_lut5_I4_O)        0.154    10.064 r  dc/pixel_data[11]_i_77/O
                         net (fo=2, routed)           0.510    10.575    dc/pixel_data[11]_i_77_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.327    10.902 r  dc/pixel_data[11]_i_81/O
                         net (fo=1, routed)           0.000    10.902    dc/pixel_data[11]_i_81_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.434 r  dc/pixel_data_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.434    dc/pixel_data_reg[11]_i_58_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.768 f  dc/pixel_data_reg[11]_i_51/O[1]
                         net (fo=1, routed)           0.805    12.572    dc/pixel_data_reg[11]_i_51_n_6
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.303    12.875 r  dc/pixel_data[11]_i_50/O
                         net (fo=1, routed)           0.000    12.875    dc/pixel_data[11]_i_50_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.102 r  dc/pixel_data_reg[11]_i_47/O[1]
                         net (fo=1, routed)           1.280    14.382    dc/pixel_data_reg[11]_i_47_n_6
    SLICE_X61Y92         LUT4 (Prop_lut4_I3_O)        0.303    14.685 r  dc/pixel_data[11]_i_46/O
                         net (fo=1, routed)           0.000    14.685    dc/pixel_data[11]_i_46_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.109 r  dc/pixel_data_reg[11]_i_30/O[1]
                         net (fo=4, routed)           0.849    15.958    dc/pixel_data_reg[11]_i_30_n_6
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.303    16.261 r  dc/pixel_data[11]_i_16/O
                         net (fo=1, routed)           0.000    16.261    dc/vbc/ground_sprite_addr0[7]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.904 r  dc/pixel_data_reg[11]_i_5/O[3]
                         net (fo=38, routed)          1.584    18.488    dc/vbc/ground_sprite_addr__0[9]
    SLICE_X59Y94         LUT6 (Prop_lut6_I2_O)        0.307    18.795 r  dc/pixel_data[8]_i_25/O
                         net (fo=1, routed)           0.000    18.795    dc/pixel_data[8]_i_25_n_0
    SLICE_X59Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    19.012 r  dc/pixel_data_reg[8]_i_11/O
                         net (fo=1, routed)           0.000    19.012    dc/pixel_data_reg[8]_i_11_n_0
    SLICE_X59Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    19.106 r  dc/pixel_data_reg[8]_i_4/O
                         net (fo=1, routed)           0.968    20.074    dc/pixel_data_reg[8]_i_4_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I3_O)        0.316    20.390 r  dc/pixel_data[8]_i_1/O
                         net (fo=1, routed)           0.000    20.390    vbc/groundSprite/pixel_data_reg[11]_0[1]
    SLICE_X60Y94         FDRE                                         r  vbc/groundSprite/pixel_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.509     4.932    vbc/groundSprite/ClkPort_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  vbc/groundSprite/pixel_data_reg[8]/C

Slack:                    inf
  Source:                 dc/vCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/groundSprite/pixel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.964ns  (logic 6.636ns (33.240%)  route 13.328ns (66.760%))
  Logic Levels:           22  (CARRY4=7 FDRE=1 LUT1=1 LUT3=1 LUT4=4 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE                         0.000     0.000 r  dc/vCount_reg[5]/C
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  dc/vCount_reg[5]/Q
                         net (fo=36, routed)          2.395     2.851    dc/out[5]
    SLICE_X62Y91         LUT4 (Prop_lut4_I3_O)        0.124     2.975 r  dc/pixel_data[11]_i_125/O
                         net (fo=35, routed)          1.073     4.048    dc/pixel_data[11]_i_125_n_0
    SLICE_X67Y91         LUT4 (Prop_lut4_I3_O)        0.124     4.172 r  dc/pixel_data[11]_i_117/O
                         net (fo=10, routed)          1.479     5.651    dc/pixel_data[11]_i_117_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.124     5.775 r  dc/pixel_data[11]_i_120/O
                         net (fo=8, routed)           0.780     6.555    dc/pixel_data[11]_i_120_n_0
    SLICE_X63Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.679 r  dc/pixel_data[11]_i_187/O
                         net (fo=1, routed)           0.000     6.679    dc/pixel_data[11]_i_187_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.211 r  dc/pixel_data_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.211    dc/pixel_data_reg[11]_i_143_n_0
    SLICE_X63Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.545 r  dc/pixel_data_reg[11]_i_102/O[1]
                         net (fo=3, routed)           1.009     8.554    dc/pixel_data_reg[11]_i_102_n_6
    SLICE_X64Y95         LUT3 (Prop_lut3_I1_O)        0.303     8.857 r  dc/pixel_data[11]_i_106/O
                         net (fo=2, routed)           1.053     9.910    dc/pixel_data[11]_i_106_n_0
    SLICE_X64Y95         LUT5 (Prop_lut5_I4_O)        0.154    10.064 r  dc/pixel_data[11]_i_77/O
                         net (fo=2, routed)           0.510    10.575    dc/pixel_data[11]_i_77_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.327    10.902 r  dc/pixel_data[11]_i_81/O
                         net (fo=1, routed)           0.000    10.902    dc/pixel_data[11]_i_81_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.434 r  dc/pixel_data_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.434    dc/pixel_data_reg[11]_i_58_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.768 f  dc/pixel_data_reg[11]_i_51/O[1]
                         net (fo=1, routed)           0.805    12.572    dc/pixel_data_reg[11]_i_51_n_6
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.303    12.875 r  dc/pixel_data[11]_i_50/O
                         net (fo=1, routed)           0.000    12.875    dc/pixel_data[11]_i_50_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.102 r  dc/pixel_data_reg[11]_i_47/O[1]
                         net (fo=1, routed)           1.280    14.382    dc/pixel_data_reg[11]_i_47_n_6
    SLICE_X61Y92         LUT4 (Prop_lut4_I3_O)        0.303    14.685 r  dc/pixel_data[11]_i_46/O
                         net (fo=1, routed)           0.000    14.685    dc/pixel_data[11]_i_46_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.109 r  dc/pixel_data_reg[11]_i_30/O[1]
                         net (fo=4, routed)           0.849    15.958    dc/pixel_data_reg[11]_i_30_n_6
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.303    16.261 r  dc/pixel_data[11]_i_16/O
                         net (fo=1, routed)           0.000    16.261    dc/vbc/ground_sprite_addr0[7]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.904 r  dc/pixel_data_reg[11]_i_5/O[3]
                         net (fo=38, routed)          1.591    18.495    dc/vbc/ground_sprite_addr__0[9]
    SLICE_X58Y93         LUT6 (Prop_lut6_I2_O)        0.307    18.802 r  dc/pixel_data[0]_i_18/O
                         net (fo=1, routed)           0.000    18.802    dc/pixel_data[0]_i_18_n_0
    SLICE_X58Y93         MUXF7 (Prop_muxf7_I0_O)      0.241    19.043 r  dc/pixel_data_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    19.043    dc/pixel_data_reg[0]_i_12_n_0
    SLICE_X58Y93         MUXF8 (Prop_muxf8_I0_O)      0.098    19.141 r  dc/pixel_data_reg[0]_i_5/O
                         net (fo=1, routed)           0.504    19.645    dc/pixel_data_reg[0]_i_5_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.319    19.964 r  dc/pixel_data[0]_i_1/O
                         net (fo=1, routed)           0.000    19.964    vbc/groundSprite/pixel_data_reg[11]_0[0]
    SLICE_X59Y93         FDRE                                         r  vbc/groundSprite/pixel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.509     4.932    vbc/groundSprite/ClkPort_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  vbc/groundSprite/pixel_data_reg[0]/C

Slack:                    inf
  Source:                 dc/vCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/groundSprite/pixel_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.947ns  (logic 6.636ns (33.269%)  route 13.311ns (66.731%))
  Logic Levels:           22  (CARRY4=7 FDRE=1 LUT1=1 LUT3=1 LUT4=4 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE                         0.000     0.000 r  dc/vCount_reg[5]/C
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  dc/vCount_reg[5]/Q
                         net (fo=36, routed)          2.395     2.851    dc/out[5]
    SLICE_X62Y91         LUT4 (Prop_lut4_I3_O)        0.124     2.975 r  dc/pixel_data[11]_i_125/O
                         net (fo=35, routed)          1.073     4.048    dc/pixel_data[11]_i_125_n_0
    SLICE_X67Y91         LUT4 (Prop_lut4_I3_O)        0.124     4.172 r  dc/pixel_data[11]_i_117/O
                         net (fo=10, routed)          1.479     5.651    dc/pixel_data[11]_i_117_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.124     5.775 r  dc/pixel_data[11]_i_120/O
                         net (fo=8, routed)           0.780     6.555    dc/pixel_data[11]_i_120_n_0
    SLICE_X63Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.679 r  dc/pixel_data[11]_i_187/O
                         net (fo=1, routed)           0.000     6.679    dc/pixel_data[11]_i_187_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.211 r  dc/pixel_data_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.211    dc/pixel_data_reg[11]_i_143_n_0
    SLICE_X63Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.545 r  dc/pixel_data_reg[11]_i_102/O[1]
                         net (fo=3, routed)           1.009     8.554    dc/pixel_data_reg[11]_i_102_n_6
    SLICE_X64Y95         LUT3 (Prop_lut3_I1_O)        0.303     8.857 r  dc/pixel_data[11]_i_106/O
                         net (fo=2, routed)           1.053     9.910    dc/pixel_data[11]_i_106_n_0
    SLICE_X64Y95         LUT5 (Prop_lut5_I4_O)        0.154    10.064 r  dc/pixel_data[11]_i_77/O
                         net (fo=2, routed)           0.510    10.575    dc/pixel_data[11]_i_77_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.327    10.902 r  dc/pixel_data[11]_i_81/O
                         net (fo=1, routed)           0.000    10.902    dc/pixel_data[11]_i_81_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.434 r  dc/pixel_data_reg[11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.434    dc/pixel_data_reg[11]_i_58_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.768 f  dc/pixel_data_reg[11]_i_51/O[1]
                         net (fo=1, routed)           0.805    12.572    dc/pixel_data_reg[11]_i_51_n_6
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.303    12.875 r  dc/pixel_data[11]_i_50/O
                         net (fo=1, routed)           0.000    12.875    dc/pixel_data[11]_i_50_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.102 r  dc/pixel_data_reg[11]_i_47/O[1]
                         net (fo=1, routed)           1.280    14.382    dc/pixel_data_reg[11]_i_47_n_6
    SLICE_X61Y92         LUT4 (Prop_lut4_I3_O)        0.303    14.685 r  dc/pixel_data[11]_i_46/O
                         net (fo=1, routed)           0.000    14.685    dc/pixel_data[11]_i_46_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.109 r  dc/pixel_data_reg[11]_i_30/O[1]
                         net (fo=4, routed)           0.849    15.958    dc/pixel_data_reg[11]_i_30_n_6
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.303    16.261 r  dc/pixel_data[11]_i_16/O
                         net (fo=1, routed)           0.000    16.261    dc/vbc/ground_sprite_addr0[7]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.904 f  dc/pixel_data_reg[11]_i_5/O[3]
                         net (fo=38, routed)          1.269    18.173    dc/vbc/ground_sprite_addr__0[9]
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.307    18.480 r  dc/pixel_data[11]_i_31/O
                         net (fo=1, routed)           0.000    18.480    dc/pixel_data[11]_i_31_n_0
    SLICE_X60Y93         MUXF7 (Prop_muxf7_I0_O)      0.241    18.721 r  dc/pixel_data_reg[11]_i_18/O
                         net (fo=1, routed)           0.000    18.721    dc/pixel_data_reg[11]_i_18_n_0
    SLICE_X60Y93         MUXF8 (Prop_muxf8_I0_O)      0.098    18.819 r  dc/pixel_data_reg[11]_i_6/O
                         net (fo=1, routed)           0.808    19.628    dc/pixel_data_reg[11]_i_6_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.319    19.947 r  dc/pixel_data[11]_i_1/O
                         net (fo=1, routed)           0.000    19.947    vbc/groundSprite/pixel_data_reg[11]_0[3]
    SLICE_X60Y91         FDRE                                         r  vbc/groundSprite/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.508     4.931    vbc/groundSprite/ClkPort_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  vbc/groundSprite/pixel_data_reg[11]/C

Slack:                    inf
  Source:                 BtnL
                            (input port)
  Destination:            vbc/sprite_pixel_color_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.220ns  (logic 1.984ns (24.135%)  route 6.236ns (75.865%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BtnL (IN)
                         net (fo=0)                   0.000     0.000    BtnL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BtnL_IBUF_inst/O
                         net (fo=24, routed)          3.577     5.065    vbc/marioJumpLeftSprite/BtnL_IBUF
    SLICE_X61Y88         LUT5 (Prop_lut5_I2_O)        0.124     5.189 r  vbc/marioJumpLeftSprite/sprite_pixel_color[7]_i_4/O
                         net (fo=1, routed)           1.171     6.360    vbc/marioJumpLeftSprite/sprite_pixel_color[7]_i_4_n_0
    SLICE_X64Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.484 r  vbc/marioJumpLeftSprite/sprite_pixel_color[7]_i_3/O
                         net (fo=1, routed)           1.071     7.554    vbc/marioJumpLeftSprite/sprite_pixel_color[7]_i_3_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.678 r  vbc/marioJumpLeftSprite/sprite_pixel_color[7]_i_2/O
                         net (fo=1, routed)           0.418     8.096    vbc/marioJumpLeftSprite/sprite_pixel_color[7]_i_2_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.220 r  vbc/marioJumpLeftSprite/sprite_pixel_color[7]_i_1/O
                         net (fo=1, routed)           0.000     8.220    vbc/marioJumpLeftSprite_n_6
    SLICE_X60Y88         FDRE                                         r  vbc/sprite_pixel_color_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.506     4.929    vbc/ClkPort_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  vbc/sprite_pixel_color_reg[7]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/jumpSpeed_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.974ns  (logic 1.597ns (20.022%)  route 6.378ns (79.978%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=22, routed)          4.026     5.503    vbc/BtnC_IBUF
    SLICE_X69Y91         LUT2 (Prop_lut2_I1_O)        0.120     5.623 r  vbc/jumpSpeed[0]_i_1/O
                         net (fo=50, routed)          2.352     7.974    vbc/jumpSpeed
    SLICE_X67Y108        FDRE                                         r  vbc/jumpSpeed_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.495     4.917    vbc/ClkPort_IBUF_BUFG
    SLICE_X67Y108        FDRE                                         r  vbc/jumpSpeed_reg[48]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/jumpSpeed_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.974ns  (logic 1.597ns (20.022%)  route 6.378ns (79.978%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=22, routed)          4.026     5.503    vbc/BtnC_IBUF
    SLICE_X69Y91         LUT2 (Prop_lut2_I1_O)        0.120     5.623 r  vbc/jumpSpeed[0]_i_1/O
                         net (fo=50, routed)          2.352     7.974    vbc/jumpSpeed
    SLICE_X67Y108        FDRE                                         r  vbc/jumpSpeed_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.495     4.917    vbc/ClkPort_IBUF_BUFG
    SLICE_X67Y108        FDRE                                         r  vbc/jumpSpeed_reg[49]/C

Slack:                    inf
  Source:                 BtnR
                            (input port)
  Destination:            vbc/sprite_pixel_color_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.878ns  (logic 1.963ns (24.922%)  route 5.915ns (75.078%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BtnR (IN)
                         net (fo=0)                   0.000     0.000    BtnR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BtnR_IBUF_inst/O
                         net (fo=24, routed)          3.954     5.421    vbc/marioJumpRightSprite/BtnR_IBUF
    SLICE_X65Y85         LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  vbc/marioJumpRightSprite/sprite_pixel_color[10]_i_4/O
                         net (fo=1, routed)           0.665     6.210    vbc/marioJumpRightSprite/sprite_pixel_color[10]_i_4_n_0
    SLICE_X65Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.334 r  vbc/marioJumpRightSprite/sprite_pixel_color[10]_i_3/O
                         net (fo=1, routed)           0.851     7.186    vbc/marioJumpRightSprite/sprite_pixel_color[10]_i_3_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.310 r  vbc/marioJumpRightSprite/sprite_pixel_color[10]_i_2/O
                         net (fo=1, routed)           0.445     7.754    vbc/marioJumpRightSprite/sprite_pixel_color[10]_i_2_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.878 r  vbc/marioJumpRightSprite/sprite_pixel_color[10]_i_1/O
                         net (fo=1, routed)           0.000     7.878    vbc/marioJumpRightSprite_n_3
    SLICE_X60Y88         FDRE                                         r  vbc/sprite_pixel_color_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.506     4.929    vbc/ClkPort_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  vbc/sprite_pixel_color_reg[10]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/jumpSpeed_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.833ns  (logic 1.597ns (20.382%)  route 6.237ns (79.618%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=22, routed)          4.026     5.503    vbc/BtnC_IBUF
    SLICE_X69Y91         LUT2 (Prop_lut2_I1_O)        0.120     5.623 r  vbc/jumpSpeed[0]_i_1/O
                         net (fo=50, routed)          2.211     7.833    vbc/jumpSpeed
    SLICE_X67Y107        FDRE                                         r  vbc/jumpSpeed_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.495     4.917    vbc/ClkPort_IBUF_BUFG
    SLICE_X67Y107        FDRE                                         r  vbc/jumpSpeed_reg[44]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/jumpSpeed_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.833ns  (logic 1.597ns (20.382%)  route 6.237ns (79.618%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=22, routed)          4.026     5.503    vbc/BtnC_IBUF
    SLICE_X69Y91         LUT2 (Prop_lut2_I1_O)        0.120     5.623 r  vbc/jumpSpeed[0]_i_1/O
                         net (fo=50, routed)          2.211     7.833    vbc/jumpSpeed
    SLICE_X67Y107        FDRE                                         r  vbc/jumpSpeed_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.495     4.917    vbc/ClkPort_IBUF_BUFG
    SLICE_X67Y107        FDRE                                         r  vbc/jumpSpeed_reg[45]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/bright_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/bright_d_reg/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.770%)  route 0.289ns (67.230%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE                         0.000     0.000 r  dc/bright_reg/C
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/bright_reg/Q
                         net (fo=1, routed)           0.289     0.430    vbc/bright
    SLICE_X62Y88         FDRE                                         r  vbc/bright_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.837     2.002    vbc/ClkPort_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  vbc/bright_d_reg/C

Slack:                    inf
  Source:                 dc/vCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/inGround_d_reg/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.797%)  route 0.392ns (65.203%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE                         0.000     0.000 r  dc/vCount_reg[1]/C
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  dc/vCount_reg[1]/Q
                         net (fo=48, routed)          0.392     0.556    dc/out[1]
    SLICE_X64Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.601 r  dc/inGround_d_i_1/O
                         net (fo=1, routed)           0.000     0.601    vbc/inGround_d0
    SLICE_X64Y90         FDRE                                         r  vbc/inGround_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.839     2.004    vbc/ClkPort_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  vbc/inGround_d_reg/C

Slack:                    inf
  Source:                 dc/vCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/marioIdleLeftSprite/pixel_data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.327%)  route 0.548ns (74.673%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE                         0.000     0.000 r  dc/vCount_reg[3]/C
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[3]/Q
                         net (fo=64, routed)          0.285     0.426    dc/out[3]
    SLICE_X71Y87         LUT6 (Prop_lut6_I4_O)        0.045     0.471 r  dc/pixel_data_reg_i_2/O
                         net (fo=6, routed)           0.264     0.734    vbc/marioIdleLeftSprite/ADDRARDADDR[8]
    RAMB18_X2Y34         RAMB18E1                                     r  vbc/marioIdleLeftSprite/pixel_data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.907     2.072    vbc/marioIdleLeftSprite/ClkPort_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  vbc/marioIdleLeftSprite/pixel_data_reg/CLKARDCLK

Slack:                    inf
  Source:                 dc/vCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/marioIdleRightSprite/pixel_data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.327%)  route 0.548ns (74.673%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE                         0.000     0.000 r  dc/vCount_reg[3]/C
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[3]/Q
                         net (fo=64, routed)          0.285     0.426    dc/out[3]
    SLICE_X71Y87         LUT6 (Prop_lut6_I4_O)        0.045     0.471 r  dc/pixel_data_reg_i_2/O
                         net (fo=6, routed)           0.264     0.734    vbc/marioIdleRightSprite/ADDRARDADDR[8]
    RAMB18_X2Y35         RAMB18E1                                     r  vbc/marioIdleRightSprite/pixel_data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.907     2.072    vbc/marioIdleRightSprite/ClkPort_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  vbc/marioIdleRightSprite/pixel_data_reg/CLKARDCLK

Slack:                    inf
  Source:                 dc/vCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/marioJumpRightSprite/pixel_data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.290%)  route 0.580ns (75.710%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE                         0.000     0.000 r  dc/vCount_reg[3]/C
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[3]/Q
                         net (fo=64, routed)          0.285     0.426    dc/out[3]
    SLICE_X71Y87         LUT6 (Prop_lut6_I4_O)        0.045     0.471 r  dc/pixel_data_reg_i_2/O
                         net (fo=6, routed)           0.295     0.766    vbc/marioJumpRightSprite/ADDRARDADDR[8]
    RAMB18_X1Y34         RAMB18E1                                     r  vbc/marioJumpRightSprite/pixel_data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.879     2.044    vbc/marioJumpRightSprite/ClkPort_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  vbc/marioJumpRightSprite/pixel_data_reg/CLKARDCLK

Slack:                    inf
  Source:                 dc/vCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/marioWalkRightSprite/pixel_data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.290%)  route 0.580ns (75.710%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE                         0.000     0.000 r  dc/vCount_reg[3]/C
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[3]/Q
                         net (fo=64, routed)          0.285     0.426    dc/out[3]
    SLICE_X71Y87         LUT6 (Prop_lut6_I4_O)        0.045     0.471 r  dc/pixel_data_reg_i_2/O
                         net (fo=6, routed)           0.295     0.766    vbc/marioWalkRightSprite/ADDRARDADDR[8]
    RAMB18_X1Y35         RAMB18E1                                     r  vbc/marioWalkRightSprite/pixel_data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.879     2.044    vbc/marioWalkRightSprite/ClkPort_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  vbc/marioWalkRightSprite/pixel_data_reg/CLKARDCLK

Slack:                    inf
  Source:                 dc/hCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/groundSprite/pixel_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.209ns (26.886%)  route 0.568ns (73.114%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE                         0.000     0.000 r  dc/hCount_reg[1]/C
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dc/hCount_reg[1]/Q
                         net (fo=21, routed)          0.568     0.732    dc/hc[1]
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.777 r  dc/pixel_data[10]_i_1/O
                         net (fo=1, routed)           0.000     0.777    vbc/groundSprite/pixel_data_reg[11]_0[2]
    SLICE_X60Y94         FDRE                                         r  vbc/groundSprite/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.837     2.002    vbc/groundSprite/ClkPort_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  vbc/groundSprite/pixel_data_reg[10]/C

Slack:                    inf
  Source:                 dc/hCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/groundSprite/pixel_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.209ns (26.568%)  route 0.578ns (73.432%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE                         0.000     0.000 r  dc/hCount_reg[1]/C
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dc/hCount_reg[1]/Q
                         net (fo=21, routed)          0.578     0.742    dc/hc[1]
    SLICE_X60Y91         LUT6 (Prop_lut6_I2_O)        0.045     0.787 r  dc/pixel_data[11]_i_1/O
                         net (fo=1, routed)           0.000     0.787    vbc/groundSprite/pixel_data_reg[11]_0[3]
    SLICE_X60Y91         FDRE                                         r  vbc/groundSprite/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.836     2.001    vbc/groundSprite/ClkPort_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  vbc/groundSprite/pixel_data_reg[11]/C

Slack:                    inf
  Source:                 dc/hCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/marioIdleLeftSprite/pixel_data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.246ns (30.767%)  route 0.554ns (69.233%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE                         0.000     0.000 r  dc/hCount_reg[3]/C
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  dc/hCount_reg[3]/Q
                         net (fo=19, routed)          0.171     0.319    dc/hc[3]
    SLICE_X66Y88         LUT4 (Prop_lut4_I1_O)        0.098     0.417 r  dc/pixel_data_reg_i_6/O
                         net (fo=6, routed)           0.383     0.800    vbc/marioIdleLeftSprite/ADDRARDADDR[4]
    RAMB18_X2Y34         RAMB18E1                                     r  vbc/marioIdleLeftSprite/pixel_data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.907     2.072    vbc/marioIdleLeftSprite/ClkPort_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  vbc/marioIdleLeftSprite/pixel_data_reg/CLKARDCLK

Slack:                    inf
  Source:                 dc/hCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vbc/marioIdleRightSprite/pixel_data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.246ns (30.767%)  route 0.554ns (69.233%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE                         0.000     0.000 r  dc/hCount_reg[3]/C
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  dc/hCount_reg[3]/Q
                         net (fo=19, routed)          0.171     0.319    dc/hc[3]
    SLICE_X66Y88         LUT4 (Prop_lut4_I1_O)        0.098     0.417 r  dc/pixel_data_reg_i_6/O
                         net (fo=6, routed)           0.383     0.800    vbc/marioIdleRightSprite/ADDRARDADDR[4]
    RAMB18_X2Y35         RAMB18E1                                     r  vbc/marioIdleRightSprite/pixel_data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.907     2.072    vbc/marioIdleRightSprite/ClkPort_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  vbc/marioIdleRightSprite/pixel_data_reg/CLKARDCLK





