#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan 18 09:52:17 2024
# Process ID: 6100
# Current directory: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8124 C:\Users\elo102\Downloads\Lab2idk.xpr\Lab2\Lab2.xpr
# Log file: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/vivado.log
# Journal file: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Ericson/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9344-MIA-TAYLOR/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 862.082 ; gain = 244.434
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_add_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/Add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2458] undeclared symbol muxedB, assumed default net type wire [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/AddSub8.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/imports/Desktop/lab2_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab2_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/imports/Desktop/lab2_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/mux2to1_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sim_1/imports/CSE 100L/test_addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto ebd73aae45f9424b8ba21fcb76464893 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ebd73aae45f9424b8ba21fcb76464893 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'y' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/AddSub8.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/AddSub8.v:37]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'i0' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/TopLevel.v:50]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'i1' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/TopLevel.v:51]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'y' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/TopLevel.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'i0' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/AddSub8.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2to1_8bit
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Add8
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.hex7seg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab2_digsel
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.test_add
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_add_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim/xsim.dir/test_add_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 18 09:56:36 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 889.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_add_behav -key {Behavioral:sim_1:Functional:test_add} -tclbatch {test_add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 897.613 ; gain = 7.969
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 897.613 ; gain = 7.969
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 18 09:58:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/synth_1

launch_runs impl_1
[Thu Jan 18 10:00:55 2024] Launched synth_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/synth_1/runme.log
[Thu Jan 18 10:00:55 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/synth_1

launch_runs synth_1
[Thu Jan 18 10:03:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 18 10:04:36 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636697A
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Jan 18 10:13:01 2024] Launched synth_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/synth_1/runme.log
[Thu Jan 18 10:13:01 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636697A
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 18 10:16:50 2024] Launched synth_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/synth_1/runme.log
[Thu Jan 18 10:16:50 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636697A
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 18 10:21:07 2024] Launched synth_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/synth_1/runme.log
[Thu Jan 18 10:21:07 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636697A
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 18 10:25:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/synth_1/runme.log
[Thu Jan 18 10:25:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jan 18 10:31:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/synth_1/runme.log
[Thu Jan 18 10:31:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_add_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/Add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/imports/Desktop/lab2_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab2_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/imports/Desktop/lab2_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/mux2to1_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sim_1/imports/CSE 100L/test_addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_add
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto ebd73aae45f9424b8ba21fcb76464893 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ebd73aae45f9424b8ba21fcb76464893 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'i0' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/TopLevel.v:50]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'i1' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/TopLevel.v:51]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'y' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/TopLevel.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'i0' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/AddSub8.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2to1_8bit
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Add8
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.hex7seg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab2_digsel
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.test_add
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_add_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_add_behav -key {Behavioral:sim_1:Functional:test_add} -tclbatch {test_add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2300.148 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_add_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/Add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/imports/Desktop/lab2_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab2_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/imports/Desktop/lab2_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/mux2to1_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sim_1/imports/CSE 100L/test_addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_add
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto ebd73aae45f9424b8ba21fcb76464893 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ebd73aae45f9424b8ba21fcb76464893 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'i0' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/TopLevel.v:50]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'i1' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/TopLevel.v:51]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'y' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/TopLevel.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'i0' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/AddSub8.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2to1_8bit
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Add8
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.hex7seg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab2_digsel
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.test_add
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_add_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_add_behav -key {Behavioral:sim_1:Functional:test_add} -tclbatch {test_add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2378.430 ; gain = 0.504
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Jan 18 11:35:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/synth_1/runme.log
[Thu Jan 18 11:35:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_add_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/Add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/AddSub8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/imports/Desktop/lab2_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab2_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/imports/Desktop/lab2_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/mux2to1_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sim_1/imports/CSE 100L/test_addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_add
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto ebd73aae45f9424b8ba21fcb76464893 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ebd73aae45f9424b8ba21fcb76464893 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'i0' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/TopLevel.v:50]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'i1' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/TopLevel.v:51]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'y' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/TopLevel.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'i0' [C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.srcs/sources_1/new/AddSub8.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2to1_8bit
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Add8
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.hex7seg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab2_digsel
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.test_add
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_add_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_add_behav -key {Behavioral:sim_1:Functional:test_add} -tclbatch {test_add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2378.430 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
archive_project C:/Users/elo102/Desktop/Lab2Submission.xpr.zip -temp_dir C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/.Xil/Vivado-6100-BELSPC0002 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/elo102/Downloads/Lab2idk.xpr/Lab2/.Xil/Vivado-6100-BELSPC0002' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
