
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.154173                       # Number of seconds simulated
sim_ticks                                154172972500                       # Number of ticks simulated
final_tick                               154172972500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55741                       # Simulator instruction rate (inst/s)
host_op_rate                                   106982                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               85938262                       # Simulator tick rate (ticks/s)
host_mem_usage                                 824100                       # Number of bytes of host memory used
host_seconds                                  1794.00                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     191925225                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         4013824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        37460672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41474496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      4013824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4013824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     11354816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11354816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            62716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           585323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              648039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        177419                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             177419                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           26034550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          242978204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             269012754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      26034550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26034550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        73649848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             73649848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        73649848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          26034550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         242978204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            342662603                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                    342662603                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              507364                       # Transaction distribution
system.membus.trans_dist::ReadResp             507364                       # Transaction distribution
system.membus.trans_dist::Writeback            177419                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               84                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              84                       # Transaction distribution
system.membus.trans_dist::ReadExReq            140675                       # Transaction distribution
system.membus.trans_dist::ReadExResp           140675                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1473665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1473665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1473665                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     52829312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::total     52829312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            52829312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               52829312                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer2.occupancy          2352843000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5832456500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                    644451                       # number of replacements
system.l2.tags.tagsinuse                  3998.088063                       # Cycle average of tags in use
system.l2.tags.total_refs                     1878659                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    648423                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.897274                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               85725376000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1286.867942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        691.404293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2019.815828                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.314177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.168800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.493119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976096                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          380                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2569                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          961                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.969727                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22643150                       # Number of tag accesses
system.l2.tags.data_accesses                 22643150                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst               865989                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               737119                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1603108                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           416619                       # number of Writeback hits
system.l2.Writeback_hits::total                416619                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                60                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   60                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              56741                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 56741                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                865989                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                793860                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1659849                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               865989                       # number of overall hits
system.l2.overall_hits::cpu.data               793860                       # number of overall hits
system.l2.overall_hits::total                 1659849                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst              62719                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             444650                       # number of ReadReq misses
system.l2.ReadReq_misses::total                507369                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data              83                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 83                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data           140676                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              140676                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst               62719                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              585326                       # number of demand (read+write) misses
system.l2.demand_misses::total                 648045                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              62719                       # number of overall misses
system.l2.overall_misses::cpu.data             585326                       # number of overall misses
system.l2.overall_misses::total                648045                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst  13388705000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  86971572000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    100360277000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu.data        46500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        46500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  30355093000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30355093000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst   13388705000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  117326665000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     130715370000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  13388705000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 117326665000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    130715370000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           928708                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1181769                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2110477                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       416619                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            416619                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data           143                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              143                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         197417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            197417                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            928708                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1379186                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2307894                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           928708                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1379186                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2307894                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.067534                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.376258                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.240405                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.580420                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.580420                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.712583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.712583                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.067534                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.424400                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.280795                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.067534                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.424400                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.280795                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 213471.276647                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 195595.574047                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 197805.299496                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu.data   560.240964                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   560.240964                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 215780.182831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 215780.182831                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 213471.276647                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 200446.699788                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 201707.242553                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 213471.276647                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 200446.699788                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 201707.242553                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               177419                       # number of writebacks
system.l2.writebacks::total                    177419                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu.inst               3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu.data               2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  5                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data                2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data               2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst         62716                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        444648                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           507364                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           83                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            83                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       140676                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         140676                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          62716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         585324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            648040                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         62716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        585324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           648040                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst  12635925000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  81635018000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  94270943000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       913000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       913000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  28666981000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28666981000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  12635925000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 110301999000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 122937924000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  12635925000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 110301999000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 122937924000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.067530                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.376256                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.240403                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.580420                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.580420                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.712583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.712583                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.067530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.424398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.280793                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.067530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.424398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.280793                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 201478.490337                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 183594.704126                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 185805.344881                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        11000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        11000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 203780.182831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 203780.182831                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 201478.490337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 188446.055518                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 189707.308191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 201478.490337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 188446.055518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 189707.308191                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1131063721                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2110643                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2110643                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           416619                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             143                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            143                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           197417                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          197417                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1857582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3175277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5032859                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     59437312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    114931520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          174368832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             174368832                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus           10624                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         1779031996                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1393848922                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2068886927                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.cpu.branchPred.lookups                33884169                       # Number of BP lookups
system.cpu.branchPred.condPredicted          33884169                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2154675                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             19313110                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                15792900                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.772951                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 3402704                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             203264                       # Number of incorrect RAS predictions.
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   69                       # Number of system calls
system.cpu.numCycles                        308417879                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           45328065                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      150716267                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    33884169                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           19195604                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      48055701                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                12629807                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               94856858                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                 9160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         27644                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         7511                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  26370032                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                793788                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          198686724                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.452344                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.823576                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                151408578     76.20%     76.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2528957      1.27%     77.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2089620      1.05%     78.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3382177      1.70%     80.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4140031      2.08%     82.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  4451661      2.24%     84.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  4675552      2.35%     86.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3246094      1.63%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 22764054     11.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            198686724                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.109864                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.488676                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 50368623                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              91757335                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  42809651                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3349330                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               10401785                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              281897317                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               10401785                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 54079640                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                74384921                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           9648                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  42005971                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              17804759                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              274517756                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                273390                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3240726                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              12972919                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           303661520                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             676728644                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        415701716                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             74156                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             213328444                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 90332930                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                126                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            123                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  35546267                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             39143245                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19699368                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1903463                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1179296                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  262704074                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6881                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 243237558                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            424326                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        67713121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     80640291                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5659                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     198686724                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.224227                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.857731                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           116571368     58.67%     58.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            22589957     11.37%     70.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            17698262      8.91%     78.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            13070821      6.58%     85.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10668673      5.37%     90.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8411261      4.23%     95.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6870461      3.46%     98.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2362517      1.19%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              443404      0.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       198686724                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1382540     69.45%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      95      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     69.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 342978     17.23%     86.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                265180     13.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1494029      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             185434842     76.24%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               439571      0.18%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1395333      0.57%     77.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               30169      0.01%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             36230329     14.90%     92.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18213285      7.49%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              243237558                       # Type of FU issued
system.cpu.iq.rate                           0.788662                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1990793                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008185                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          687503575                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         330361951                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    237207115                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               73382                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              75198                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        35049                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              243697779                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   36543                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          5739615                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     10923050                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        59009                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        14029                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      4960963                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2968                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         82514                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               10401785                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                53964685                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1280943                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           262710955                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            443855                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              39143245                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             19699368                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                136                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 452321                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 22285                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          14029                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1261666                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1148629                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2410295                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             239163355                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              35434390                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4074201                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     53279214                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 26629890                       # Number of branches executed
system.cpu.iew.exec_stores                   17844824                       # Number of stores executed
system.cpu.iew.exec_rate                     0.775452                       # Inst execution rate
system.cpu.iew.wb_sent                      238015011                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     237242164                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 160565217                       # num instructions producing a value
system.cpu.iew.wb_consumers                 253563748                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.769223                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.633234                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        70811521                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1222                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2158978                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    188284939                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.019334                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.111250                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    133183666     70.74%     70.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17175913      9.12%     79.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8749969      4.65%     84.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9637344      5.12%     89.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3897828      2.07%     91.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2455471      1.30%     93.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1772259      0.94%     93.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1464791      0.78%     94.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      9947698      5.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    188284939                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              191925225                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       42958575                       # Number of memory references committed
system.cpu.commit.loads                      28220181                       # Number of loads committed
system.cpu.commit.membars                        1152                       # Number of memory barriers committed
system.cpu.commit.branches                   22498615                       # Number of branches committed
system.cpu.commit.fp_insts                      18430                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 190984353                       # Number of committed integer instructions.
system.cpu.commit.function_calls              2310027                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       891059      0.46%      0.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        146274177     76.21%     76.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          401116      0.21%     76.89% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          1384504      0.72%     77.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          15794      0.01%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        28220181     14.70%     92.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       14738394      7.68%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         191925225                       # Class of committed instruction
system.cpu.commit.bw_lim_events               9947698                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    441073987                       # The number of ROB reads
system.cpu.rob.rob_writes                   535918789                       # The number of ROB writes
system.cpu.timesIdled                         1393203                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       109731155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     191925225                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.084179                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.084179                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.324235                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.324235                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                351219634                       # number of integer regfile reads
system.cpu.int_regfile_writes               195451946                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     53525                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    29983                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 109278008                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 65369318                       # number of cc regfile writes
system.cpu.misc_regfile_reads               109484661                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            928226                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.381012                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25365591                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            928732                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             27.312067                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        4363983000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   510.381012                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.996838                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996838                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          53668866                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         53668866                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     25365598                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25365598                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      25365598                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25365598                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     25365598                       # number of overall hits
system.cpu.icache.overall_hits::total        25365598                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1004398                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1004398                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1004398                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1004398                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1004398                       # number of overall misses
system.cpu.icache.overall_misses::total       1004398                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  27989391769                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  27989391769                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  27989391769                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  27989391769                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  27989391769                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  27989391769                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     26369996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26369996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     26369996                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26369996                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     26369996                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26369996                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.038089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.038089                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.038089                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.038089                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.038089                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.038089                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 27866.833436                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27866.833436                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 27866.833436                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27866.833436                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 27866.833436                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27866.833436                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        99652                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         5353                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1899                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              20                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.476040                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   267.650000                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        75524                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        75524                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        75524                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        75524                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        75524                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        75524                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       928874                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       928874                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       928874                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       928874                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       928874                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       928874                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  22985550513                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  22985550513                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  22985550513                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  22985550513                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  22985550513                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  22985550513                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.035225                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035225                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.035225                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035225                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.035225                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035225                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 24745.606523                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24745.606523                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 24745.606523                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24745.606523                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 24745.606523                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24745.606523                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           1378674                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.603689                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            42133722                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1379186                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.549703                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1923383000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.603689                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999226                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999226                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89717222                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89717222                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     27596964                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27596964                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     14536606                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14536606                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      42133570                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42133570                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     42133570                       # number of overall hits
system.cpu.dcache.overall_hits::total        42133570                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1832889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1832889                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       202559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       202559                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2035448                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2035448                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2035448                       # number of overall misses
system.cpu.dcache.overall_misses::total       2035448                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 180370397428                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 180370397428                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  32350607481                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  32350607481                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 212721004909                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 212721004909                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 212721004909                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 212721004909                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     29429853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29429853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     14739165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14739165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     44169018                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     44169018                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     44169018                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44169018                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.062280                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062280                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.013743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013743                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.046083                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046083                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.046083                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046083                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 98407.703591                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 98407.703591                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 159709.553666                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 159709.553666                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 104508.199133                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 104508.199133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 104508.199133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 104508.199133                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1698698                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             22004                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    77.199509                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       416619                       # number of writebacks
system.cpu.dcache.writebacks::total            416619                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       650274                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       650274                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         5845                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5845                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       656119                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       656119                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       656119                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       656119                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1182615                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1182615                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       196714                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       196714                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1379329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1379329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1379329                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1379329                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  95814648562                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  95814648562                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  30973305006                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30973305006                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 126787953568                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 126787953568                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 126787953568                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 126787953568                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.040184                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040184                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013346                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013346                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031228                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031228                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031228                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031228                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81019.307688                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81019.307688                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 157453.485802                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 157453.485802                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 91920.023118                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91920.023118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 91920.023118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91920.023118                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
