# 👋 Hi, I'm Kobe Kezer (kkezer15)

Welcome to my GitHub!  
I'm a **Mixed-Signal DV Engineer** with over a decade of ASIC lab and simulation experience, specializing in **mixed-signal design verification**.

---

## 🛠️ Top Skills

- **SystemVerilog** | **Verilog-AMS**
- **MATLAB** | **C** | **PYTHON**
- Mixed-signal, Digital, and Analog modeling & verification

---

## 👨‍💻 About Me

- 🔬 Passionate about building verification environments for mixed-signal designs
- 💡 Currently building a portfolio repository to showcase digital, analog, VAMS, SystemVerilog, and C models
- 🤝 Open to collaboration and new opportunities in the mixed-signal and ASIC verification space

---

## 🌄 Outside the Lab

- 🥾 Hiked the entire Appalachian Trail in 2021
- 🏃‍♂️ 2x marathon finisher
- 🧗‍♂️ Outdoor rock climber

---

## 📫 Connect with Me

[![LinkedIn](https://img.shields.io/badge/LinkedIn-Kobe%20Kezer-blue?logo=linkedin)](https://www.linkedin.com/in/kobe-kezer/)

---

> “The designer has to create code that meets that specification, **whereas your job as the verification engineer is to create scenaraios where the design does not match its description.**”

---

_Thanks for stopping by! More projects & models coming soon._
