<stg><name>dct_Loop_Col_DCT_Loop_proc</name>


<trans_list>

<trans id="117" from="1" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="2" to="3">
<condition id="18">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="3" to="2">
<condition id="28">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="3" to="4">
<condition id="33">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="4" to="5">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="5" to="6">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="6" to="7">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="7" to="3">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:0  br label %.preheader6.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader6.i:0  %i_2_i = phi i4 [ 0, %newFuncRoot ], [ %i, %1 ]

]]></node>
<StgValue><ssdm name="i_2_i"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6.i:1  %exitcond2_i = icmp eq i4 %i_2_i, -8

]]></node>
<StgValue><ssdm name="exitcond2_i"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6.i:2  %i = add i4 %i_2_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.i:3  br i1 %exitcond2_i, label %.preheader.i.exitStub, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="4">
<![CDATA[
:2  %tmp_81_cast_i = zext i4 %i_2_i to i64

]]></node>
<StgValue><ssdm name="tmp_81_cast_i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_2_i, i3 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="7">
<![CDATA[
:4  %tmp_22_cast = zext i7 %tmp_s to i8

]]></node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %col_inbuf_0_addr = getelementptr [8 x i16]* %col_inbuf_0, i64 0, i64 %tmp_81_cast_i

]]></node>
<StgValue><ssdm name="col_inbuf_0_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %col_inbuf_1_addr = getelementptr [8 x i16]* %col_inbuf_1, i64 0, i64 %tmp_81_cast_i

]]></node>
<StgValue><ssdm name="col_inbuf_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %col_inbuf_2_addr = getelementptr [8 x i16]* %col_inbuf_2, i64 0, i64 %tmp_81_cast_i

]]></node>
<StgValue><ssdm name="col_inbuf_2_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %col_inbuf_3_addr = getelementptr [8 x i16]* %col_inbuf_3, i64 0, i64 %tmp_81_cast_i

]]></node>
<StgValue><ssdm name="col_inbuf_3_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %col_inbuf_4_addr = getelementptr [8 x i16]* %col_inbuf_4, i64 0, i64 %tmp_81_cast_i

]]></node>
<StgValue><ssdm name="col_inbuf_4_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %col_inbuf_5_addr = getelementptr [8 x i16]* %col_inbuf_5, i64 0, i64 %tmp_81_cast_i

]]></node>
<StgValue><ssdm name="col_inbuf_5_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %col_inbuf_6_addr = getelementptr [8 x i16]* %col_inbuf_6, i64 0, i64 %tmp_81_cast_i

]]></node>
<StgValue><ssdm name="col_inbuf_6_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %col_inbuf_7_addr = getelementptr [8 x i16]* %col_inbuf_7, i64 0, i64 %tmp_81_cast_i

]]></node>
<StgValue><ssdm name="col_inbuf_7_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="0">
<![CDATA[
.preheader.i.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_i = phi i4 [ 0, %0 ], [ %k, %2 ]

]]></node>
<StgValue><ssdm name="k_i"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1_i = icmp eq i4 %k_i, -8

]]></node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %k = add i4 %k_i, 1

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_i, label %.preheader6.i, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp_i = zext i4 %k_i to i64

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="4">
<![CDATA[
:5  %tmp_i_cast = zext i4 %k_i to i8

]]></node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_6 = add i8 %tmp_22_cast, %tmp_i_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %dct_coeff_table_0_addr = getelementptr [8 x i14]* @dct_coeff_table_0, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="dct_coeff_table_0_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="14" op_0_bw="3">
<![CDATA[
:10  %dct_coeff_table_0_load = load i14* %dct_coeff_table_0_addr, align 2

]]></node>
<StgValue><ssdm name="dct_coeff_table_0_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %dct_coeff_table_1_addr = getelementptr [8 x i15]* @dct_coeff_table_1, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="dct_coeff_table_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="15" op_0_bw="3">
<![CDATA[
:16  %dct_coeff_table_1_load = load i15* %dct_coeff_table_1_addr, align 2

]]></node>
<StgValue><ssdm name="dct_coeff_table_1_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="16" op_0_bw="3">
<![CDATA[
:18  %col_inbuf_1_load = load i16* %col_inbuf_1_addr, align 2

]]></node>
<StgValue><ssdm name="col_inbuf_1_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %dct_coeff_table_2_addr = getelementptr [8 x i15]* @dct_coeff_table_2, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="dct_coeff_table_2_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="15" op_0_bw="3">
<![CDATA[
:22  %dct_coeff_table_2_load = load i15* %dct_coeff_table_2_addr, align 2

]]></node>
<StgValue><ssdm name="dct_coeff_table_2_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %dct_coeff_table_3_addr = getelementptr [8 x i15]* @dct_coeff_table_3, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="dct_coeff_table_3_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="15" op_0_bw="3">
<![CDATA[
:28  %dct_coeff_table_3_load = load i15* %dct_coeff_table_3_addr, align 2

]]></node>
<StgValue><ssdm name="dct_coeff_table_3_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="16" op_0_bw="3">
<![CDATA[
:30  %col_inbuf_3_load = load i16* %col_inbuf_3_addr, align 2

]]></node>
<StgValue><ssdm name="col_inbuf_3_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %dct_coeff_table_4_addr = getelementptr [8 x i15]* @dct_coeff_table_4, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="dct_coeff_table_4_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="15" op_0_bw="3">
<![CDATA[
:34  %dct_coeff_table_4_load = load i15* %dct_coeff_table_4_addr, align 2

]]></node>
<StgValue><ssdm name="dct_coeff_table_4_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %dct_coeff_table_5_addr = getelementptr [8 x i15]* @dct_coeff_table_5, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="dct_coeff_table_5_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="15" op_0_bw="3">
<![CDATA[
:40  %dct_coeff_table_5_load = load i15* %dct_coeff_table_5_addr, align 2

]]></node>
<StgValue><ssdm name="dct_coeff_table_5_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="16" op_0_bw="3">
<![CDATA[
:42  %col_inbuf_5_load = load i16* %col_inbuf_5_addr, align 2

]]></node>
<StgValue><ssdm name="col_inbuf_5_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %dct_coeff_table_6_addr = getelementptr [8 x i15]* @dct_coeff_table_6, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="dct_coeff_table_6_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="15" op_0_bw="3">
<![CDATA[
:46  %dct_coeff_table_6_load = load i15* %dct_coeff_table_6_addr, align 2

]]></node>
<StgValue><ssdm name="dct_coeff_table_6_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="16" op_0_bw="3">
<![CDATA[
:48  %col_inbuf_6_load = load i16* %col_inbuf_6_addr, align 2

]]></node>
<StgValue><ssdm name="col_inbuf_6_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %dct_coeff_table_7_addr = getelementptr [8 x i15]* @dct_coeff_table_7, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="dct_coeff_table_7_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="15" op_0_bw="3">
<![CDATA[
:52  %dct_coeff_table_7_load = load i15* %dct_coeff_table_7_addr, align 2

]]></node>
<StgValue><ssdm name="dct_coeff_table_7_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="16" op_0_bw="3">
<![CDATA[
:54  %col_inbuf_7_load = load i16* %col_inbuf_7_addr, align 2

]]></node>
<StgValue><ssdm name="col_inbuf_7_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="14" op_0_bw="3">
<![CDATA[
:10  %dct_coeff_table_0_load = load i14* %dct_coeff_table_0_addr, align 2

]]></node>
<StgValue><ssdm name="dct_coeff_table_0_load"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="16" op_0_bw="3">
<![CDATA[
:12  %col_inbuf_0_load = load i16* %col_inbuf_0_addr, align 2

]]></node>
<StgValue><ssdm name="col_inbuf_0_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="15" op_0_bw="3">
<![CDATA[
:16  %dct_coeff_table_1_load = load i15* %dct_coeff_table_1_addr, align 2

]]></node>
<StgValue><ssdm name="dct_coeff_table_1_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="16" op_0_bw="3">
<![CDATA[
:18  %col_inbuf_1_load = load i16* %col_inbuf_1_addr, align 2

]]></node>
<StgValue><ssdm name="col_inbuf_1_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="15" op_0_bw="3">
<![CDATA[
:22  %dct_coeff_table_2_load = load i15* %dct_coeff_table_2_addr, align 2

]]></node>
<StgValue><ssdm name="dct_coeff_table_2_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="16" op_0_bw="3">
<![CDATA[
:24  %col_inbuf_2_load = load i16* %col_inbuf_2_addr, align 2

]]></node>
<StgValue><ssdm name="col_inbuf_2_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="15" op_0_bw="3">
<![CDATA[
:28  %dct_coeff_table_3_load = load i15* %dct_coeff_table_3_addr, align 2

]]></node>
<StgValue><ssdm name="dct_coeff_table_3_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="16" op_0_bw="3">
<![CDATA[
:30  %col_inbuf_3_load = load i16* %col_inbuf_3_addr, align 2

]]></node>
<StgValue><ssdm name="col_inbuf_3_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="15" op_0_bw="3">
<![CDATA[
:34  %dct_coeff_table_4_load = load i15* %dct_coeff_table_4_addr, align 2

]]></node>
<StgValue><ssdm name="dct_coeff_table_4_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="16" op_0_bw="3">
<![CDATA[
:36  %col_inbuf_4_load = load i16* %col_inbuf_4_addr, align 2

]]></node>
<StgValue><ssdm name="col_inbuf_4_load"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="15" op_0_bw="3">
<![CDATA[
:40  %dct_coeff_table_5_load = load i15* %dct_coeff_table_5_addr, align 2

]]></node>
<StgValue><ssdm name="dct_coeff_table_5_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="16" op_0_bw="3">
<![CDATA[
:42  %col_inbuf_5_load = load i16* %col_inbuf_5_addr, align 2

]]></node>
<StgValue><ssdm name="col_inbuf_5_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="15" op_0_bw="3">
<![CDATA[
:46  %dct_coeff_table_6_load = load i15* %dct_coeff_table_6_addr, align 2

]]></node>
<StgValue><ssdm name="dct_coeff_table_6_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="16" op_0_bw="3">
<![CDATA[
:48  %col_inbuf_6_load = load i16* %col_inbuf_6_addr, align 2

]]></node>
<StgValue><ssdm name="col_inbuf_6_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="15" op_0_bw="3">
<![CDATA[
:52  %dct_coeff_table_7_load = load i15* %dct_coeff_table_7_addr, align 2

]]></node>
<StgValue><ssdm name="dct_coeff_table_7_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="16" op_0_bw="3">
<![CDATA[
:54  %col_inbuf_7_load = load i16* %col_inbuf_7_addr, align 2

]]></node>
<StgValue><ssdm name="col_inbuf_7_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="16" op_0_bw="3">
<![CDATA[
:12  %col_inbuf_0_load = load i16* %col_inbuf_0_addr, align 2

]]></node>
<StgValue><ssdm name="col_inbuf_0_load"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="29" op_0_bw="15">
<![CDATA[
:17  %coeff_1_cast_i = sext i15 %dct_coeff_table_1_load to i29

]]></node>
<StgValue><ssdm name="coeff_1_cast_i"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="29" op_0_bw="16">
<![CDATA[
:19  %tmp_5_1_cast_i = sext i16 %col_inbuf_1_load to i29

]]></node>
<StgValue><ssdm name="tmp_5_1_cast_i"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:20  %tmp_6_1_i = mul i29 %coeff_1_cast_i, %tmp_5_1_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_1_i"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="16" op_0_bw="3">
<![CDATA[
:24  %col_inbuf_2_load = load i16* %col_inbuf_2_addr, align 2

]]></node>
<StgValue><ssdm name="col_inbuf_2_load"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="29" op_0_bw="15">
<![CDATA[
:29  %coeff_3_cast_i = sext i15 %dct_coeff_table_3_load to i29

]]></node>
<StgValue><ssdm name="coeff_3_cast_i"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="29" op_0_bw="16">
<![CDATA[
:31  %tmp_5_3_cast_i = sext i16 %col_inbuf_3_load to i29

]]></node>
<StgValue><ssdm name="tmp_5_3_cast_i"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:32  %tmp_6_3_i = mul i29 %coeff_3_cast_i, %tmp_5_3_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_3_i"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="16" op_0_bw="3">
<![CDATA[
:36  %col_inbuf_4_load = load i16* %col_inbuf_4_addr, align 2

]]></node>
<StgValue><ssdm name="col_inbuf_4_load"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="29" op_0_bw="15">
<![CDATA[
:41  %coeff_5_cast_i = sext i15 %dct_coeff_table_5_load to i29

]]></node>
<StgValue><ssdm name="coeff_5_cast_i"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="29" op_0_bw="16">
<![CDATA[
:43  %tmp_5_5_cast_i = sext i16 %col_inbuf_5_load to i29

]]></node>
<StgValue><ssdm name="tmp_5_5_cast_i"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:44  %tmp_6_5_i = mul i29 %coeff_5_cast_i, %tmp_5_5_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_5_i"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="29" op_0_bw="15">
<![CDATA[
:47  %coeff_6_cast_i = sext i15 %dct_coeff_table_6_load to i29

]]></node>
<StgValue><ssdm name="coeff_6_cast_i"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="29" op_0_bw="16">
<![CDATA[
:49  %tmp_5_6_cast_i = sext i16 %col_inbuf_6_load to i29

]]></node>
<StgValue><ssdm name="tmp_5_6_cast_i"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:50  %tmp_6_6_i = mul i29 %coeff_6_cast_i, %tmp_5_6_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_6_i"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="29" op_0_bw="15">
<![CDATA[
:53  %coeff_7_cast_i = sext i15 %dct_coeff_table_7_load to i29

]]></node>
<StgValue><ssdm name="coeff_7_cast_i"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="29" op_0_bw="16">
<![CDATA[
:55  %tmp_5_7_cast_i = sext i16 %col_inbuf_7_load to i29

]]></node>
<StgValue><ssdm name="tmp_5_7_cast_i"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:56  %tmp_6_7_i = mul i29 %coeff_7_cast_i, %tmp_5_7_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_7_i"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:61  %tmp6 = add i29 %tmp_6_7_i, 4096

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:62  %tmp5 = add i29 %tmp_6_6_i, %tmp6

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="29" op_0_bw="14">
<![CDATA[
:11  %coeff_cast_i = zext i14 %dct_coeff_table_0_load to i29

]]></node>
<StgValue><ssdm name="coeff_cast_i"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="29" op_0_bw="16">
<![CDATA[
:13  %tmp_5_cast_i = sext i16 %col_inbuf_0_load to i29

]]></node>
<StgValue><ssdm name="tmp_5_cast_i"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:14  %tmp_6_i = mul i29 %coeff_cast_i, %tmp_5_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="29" op_0_bw="15">
<![CDATA[
:23  %coeff_2_cast_i = sext i15 %dct_coeff_table_2_load to i29

]]></node>
<StgValue><ssdm name="coeff_2_cast_i"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="29" op_0_bw="16">
<![CDATA[
:25  %tmp_5_2_cast_i = sext i16 %col_inbuf_2_load to i29

]]></node>
<StgValue><ssdm name="tmp_5_2_cast_i"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:26  %tmp_6_2_i = mul i29 %coeff_2_cast_i, %tmp_5_2_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_2_i"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="29" op_0_bw="15">
<![CDATA[
:35  %coeff_4_cast_i = sext i15 %dct_coeff_table_4_load to i29

]]></node>
<StgValue><ssdm name="coeff_4_cast_i"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="29" op_0_bw="16">
<![CDATA[
:37  %tmp_5_4_cast_i = sext i16 %col_inbuf_4_load to i29

]]></node>
<StgValue><ssdm name="tmp_5_4_cast_i"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:38  %tmp_6_4_i = mul i29 %coeff_4_cast_i, %tmp_5_4_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_4_i"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:57  %tmp1 = add i29 %tmp_6_1_i, %tmp_6_i

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:58  %tmp2 = add i29 %tmp_6_3_i, %tmp_6_2_i

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:59  %tmp = add i29 %tmp1, %tmp2

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:60  %tmp4 = add i29 %tmp_6_5_i, %tmp_6_4_i

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:63  %tmp3 = add i29 %tmp4, %tmp5

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:64  %tmp_i_20 = add i29 %tmp, %tmp3

]]></node>
<StgValue><ssdm name="tmp_i_20"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:65  %tmp_3_i = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_i_20, i32 13, i32 28)

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="8">
<![CDATA[
:7  %tmp_23_cast = zext i8 %tmp_6 to i64

]]></node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %col_outbuf_i_addr = getelementptr [64 x i16]* %col_outbuf_i, i64 0, i64 %tmp_23_cast

]]></node>
<StgValue><ssdm name="col_outbuf_i_addr"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:66  store i16 %tmp_3_i, i16* %col_outbuf_i_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:67  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_4_i) nounwind

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="0">
<![CDATA[
:68  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
