INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/iris2/Desktop/MyProgramming/Laboratory/FPGA_Code/Test/counter/counter.srcs/sim_1/new/counter_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_test'
