# Chapter 4: Gates and Circuits
# ç¬¬å››ç« ï¼šé—¨ç”µè·¯

---

# ğŸ“– Slide 1: Chapter Goals | æœ¬ç« ç›®æ ‡

**ä¸­æ–‡ï¼š** å­¦å®Œè¿™ç« ï¼Œä½ å°†èƒ½å¤Ÿï¼š

**English:** After completing this chapter, you will be able to:

1. **ç†è§£å¸ƒå°”ä»£æ•° (Boolean Algebra) çš„åŸºæœ¬æ¦‚å¿µ**  
   Understand the basic concepts of **Boolean Algebra**

2. **æŒæ¡é€»è¾‘é—¨ (Logic Gates) çš„å·¥ä½œåŸç†**  
   Master how **Logic Gates** work

3. **å­¦ä¹ å¦‚ä½•ç”¨é€»è¾‘é—¨æ„å»ºç»„åˆç”µè·¯ (Combinational Circuits)**  
   Learn how to build **Combinational Circuits** using logic gates

4. **ç†è§£åŠ æ³•å™¨ (Adders) å’Œå¤šè·¯å¤ç”¨å™¨ (Multiplexers) çš„è®¾è®¡**  
   Understand the design of **Adders** and **Multiplexers**

5. **äº†è§£æ—¶åºç”µè·¯ (Sequential Circuits) å’Œå­˜å‚¨å…ƒä»¶**  
   Understand **Sequential Circuits** and storage elements

6. **æŒæ¡ç”µè·¯è®¾è®¡çš„åŸºæœ¬åŸåˆ™å’Œæ–¹æ³•**  
   Master the basic principles and methods of circuit design

---

# ğŸ“– Slide 2: Why Learn This? | ä¸ºä»€ä¹ˆå­¦è¿™ä¸ªï¼Ÿ

**ä¸­æ–‡ï¼š**  
> è®¡ç®—æœºæ˜¯ç”± **ç”µè·¯** æ„æˆçš„ï¼

é‚£ä¹ˆé—®é¢˜æ¥äº†ï¼š

- è®¡ç®—æœºå¦‚ä½•åšè¿ç®—ï¼Ÿ â†’ åŠ ã€å‡ã€ä¹˜ã€é™¤æ€ä¹ˆå®ç°ï¼Ÿ
- CPUå†…éƒ¨æ˜¯ä»€ä¹ˆæ ·çš„ï¼Ÿ â†’ ä¸ºä»€ä¹ˆCPUå¯ä»¥æ‰§è¡ŒæŒ‡ä»¤ï¼Ÿ
- è®¡ç®—æœºå¦‚ä½•å­˜å‚¨ä¿¡æ¯ï¼Ÿ â†’ 0å’Œ1æ˜¯æ€ä¹ˆè¢«ä¿å­˜çš„ï¼Ÿ
- ä¸ºä»€ä¹ˆç”µè·¯èƒ½åšåˆ°è¿™ä¹ˆå¤æ‚çš„äº‹æƒ…ï¼Ÿ â†’ ä»ç®€å•åˆ°å¤æ‚çš„æ„å»ºè¿‡ç¨‹

**è¿™ç« å°±æ˜¯å›ç­”è¿™äº›é—®é¢˜ï¼**

**English:**  
> Computers are built from **circuits**!

So the questions arise:

- How do computers perform calculations? â†’ How are addition, subtraction, multiplication, and division implemented?
- What does the inside of a CPU look like? â†’ Why can a CPU execute instructions?
- How do computers store information? â†’ How are 0s and 1s saved?
- Why can circuits do such complex things? â†’ The building process from simple to complex

**This chapter answers these questions!**

---

# ğŸ“– Slide 3: Boolean Algebra | å¸ƒå°”ä»£æ•°åŸºç¡€

## What is Boolean Algebra? | ä»€ä¹ˆæ˜¯å¸ƒå°”ä»£æ•°ï¼Ÿ

**ä¸­æ–‡ï¼š**  
**åªå¤„ç†ä¸¤ç§å€¼ï¼š`TRUE` (1) å’Œ `FALSE` (0) çš„ä»£æ•°ç³»ç»Ÿ**

æƒ³è±¡ä¸€ä¸‹ï¼š
- ç”µç¯å¼€å…³ â†’ å¼€(1) æˆ– å…³(0)
- çœŸå‡åˆ¤æ–­ â†’ å¯¹(1) æˆ– é”™(0)
- ç”µè·¯çŠ¶æ€ â†’ é«˜ç”µå‹(1) æˆ– ä½ç”µå‹(0)

**English:**  
**An algebraic system that only deals with two values: `TRUE` (1) and `FALSE` (0)**

Think about:
- Light switch â†’ On(1) or Off(0)
- True/False judgment â†’ True(1) or False(0)
- Circuit state â†’ High voltage(1) or Low voltage(0)

## Boolean Operations | å¸ƒå°”è¿ç®—ï¼ˆä¸‰ç§åŸºæœ¬è¿ç®—ï¼‰

### 1. NOTï¼ˆéè¿ç®—ï¼‰- å–å | Negation

**ä¸­æ–‡ï¼š**  
```
è¾“å…¥ A | è¾“å‡º NOT A
-------|-------------
   0   |      1
   1   |      0
```

**å£è¯€ï¼š** 0å˜1ï¼Œ1å˜0

**English:**  
```
Input A | Output NOT A
--------|--------------
   0    |      1
   1    |      0
```

**Rule:** 0 becomes 1, 1 becomes 0

### 2. ANDï¼ˆä¸è¿ç®—ï¼‰- å…¨çœŸæ‰çœŸ | Conjunction

**ä¸­æ–‡ï¼š**  
```
è¾“å…¥ A | è¾“å…¥ B | è¾“å‡º A AND B
-------|--------|---------------
   0   |    0   |       0
   0   |    1   |       0
   1   |    0   |       0
   1   |    1   |       1
```

**å£è¯€ï¼š** ä¸¤ä¸ªéƒ½æ˜¯1ï¼Œç»“æœæ‰æ˜¯1ï¼ˆåƒä¸²è”ç”µè·¯ï¼‰

**English:**  
```
Input A | Input B | Output A AND B
--------|---------|----------------
   0    |    0    |       0
   0    |    1    |       0
   1    |    0    |       0
   1    |    1    |       1
```

**Rule:** Both must be 1 for the result to be 1 (like a series circuit)

### 3. ORï¼ˆæˆ–è¿ç®—ï¼‰- æœ‰çœŸå°±çœŸ | Disjunction

**ä¸­æ–‡ï¼š**  
```
è¾“å…¥ A | è¾“å…¥ B | è¾“å‡º A OR B
-------|--------|--------------
   0   |    0   |       0
   0   |    1   |       1
   1   |    0   |       1
   1   |    1   |       1
```

**å£è¯€ï¼š** åªè¦æœ‰ä¸€ä¸ªæ˜¯1ï¼Œç»“æœå°±æ˜¯1ï¼ˆåƒå¹¶è”ç”µè·¯ï¼‰

**English:**  
```
Input A | Input B | Output A OR B
--------|---------|---------------
   0    |    0    |       0
   0    |    1    |       1
   1    |    0    |       1
   1    |    1    |       1
```

**Rule:** If any input is 1, the result is 1 (like a parallel circuit)

---

# ğŸ“– Slide 4: Boolean Algebra Symbol Comparison | å¸ƒå°”ä»£æ•°ç¬¦å·å¯¹æ¯”

| è¿ç®—<br>Operation | æ•°å­¦ç¬¦å·<br>Math Symbol | é€»è¾‘ç¬¦å·<br>Logic Symbol | ç¼–ç¨‹ç¬¦å·<br>Programming | å¸ƒå°”è¡¨è¾¾å¼<br>Boolean Expression |
|------|----------|----------|----------|------------|
| NOT  |  Â¬A      | A'       | !A       | A'         |
| AND  | A âˆ§ B    | A Â· B    | A && B   | AB         |
| OR   | A âˆ¨ B    | A + B    | A \|\| B | A + B      |

**ä¸­æ–‡ï¼š**  
**æ³¨æ„ï¼š**
- `AB` è¡¨ç¤º A AND Bï¼ˆä¹˜æ³•ç®€å†™ï¼‰
- `A + B` è¡¨ç¤º A OR Bï¼ˆä¸æ˜¯æ•°å­¦åŠ æ³•ï¼ï¼‰

**English:**  
**Note:**
- `AB` means A AND B (multiplication shorthand)
- `A + B` means A OR B (NOT mathematical addition!)

---

# ğŸ“– Slide 5: Logic Gates | é€»è¾‘é—¨

## What are Logic Gates? | ä»€ä¹ˆæ˜¯é€»è¾‘é—¨ï¼Ÿ

**ä¸­æ–‡ï¼š**  
**å®ç°å¸ƒå°”è¿ç®—çš„ç”µå­å…ƒä»¶**

å°±åƒæ•°å­¦è¿ç®—ç¬¦ï¼ˆ+ã€-ã€Ã—ã€Ã·ï¼‰æœ‰å¯¹åº”çš„ç‰©ç†è®¡ç®—å™¨ä¸€æ ·ï¼Œ  
å¸ƒå°”è¿ç®—ç¬¦ï¼ˆANDã€ORã€NOTï¼‰ä¹Ÿæœ‰å¯¹åº”çš„ç‰©ç†ç”µè·¯å…ƒä»¶ï¼

**English:**  
**Electronic components that implement Boolean operations**

Just as mathematical operators (+, -, Ã—, Ã·) have corresponding physical calculators,  
Boolean operators (AND, OR, NOT) also have corresponding physical circuit components!

## Three Basic Logic Gates | ä¸‰ç§åŸºæœ¬é€»è¾‘é—¨

### 1. NOT Gateï¼ˆéé—¨ï¼‰

**ä¸­æ–‡ï¼š**  
```
ç¬¦å·ï¼š
  A â”€â”€â—‹â”€â”€> A'
      NOT

çœŸå€¼è¡¨ï¼š
  A | A'
  --|---
  0 | 1
  1 | 0
```

**English:**  
```
Symbol:
  A â”€â”€â—‹â”€â”€> A'
      NOT

Truth Table:
  A | A'
  --|---
  0 | 1
  1 | 0
```

### 2. AND Gateï¼ˆä¸é—¨ï¼‰

**ä¸­æ–‡ï¼š**  
```
ç¬¦å·ï¼š
  A â”€â”€â”€â”€â”
        â”œâ”€â”€> AB
  B â”€â”€â”€â”€â”˜
      AND

çœŸå€¼è¡¨ï¼š
  A | B | AB
  --|---|----
  0 | 0 | 0
  0 | 1 | 0
  1 | 0 | 0
  1 | 1 | 1
```

**English:**  
```
Symbol:
  A â”€â”€â”€â”€â”
        â”œâ”€â”€> AB
  B â”€â”€â”€â”€â”˜
      AND

Truth Table:
  A | B | AB
  --|---|----
  0 | 0 | 0
  0 | 1 | 0
  1 | 0 | 0
  1 | 1 | 1
```

### 3. OR Gateï¼ˆæˆ–é—¨ï¼‰

**ä¸­æ–‡ï¼š**  
```
ç¬¦å·ï¼š
  A â”€â”€â”€â”€â”
        â”œâ”€â”€> A+B
  B â”€â”€â”€â”€â”˜
      OR

çœŸå€¼è¡¨ï¼š
  A | B | A+B
  --|---|-----
  0 | 0 | 0
  0 | 1 | 1
  1 | 0 | 1
  1 | 1 | 1
```

**English:**  
```
Symbol:
  A â”€â”€â”€â”€â”
        â”œâ”€â”€> A+B
  B â”€â”€â”€â”€â”˜
      OR

Truth Table:
  A | B | A+B
  --|---|-----
  0 | 0 | 0
  0 | 1 | 1
  1 | 0 | 1
  1 | 1 | 1
```

---

# ğŸ“– Slide 6: Composite Logic Gates | å¤åˆé€»è¾‘é—¨

**ä¸­æ–‡ï¼š**  
é™¤äº†åŸºæœ¬é—¨ï¼Œè¿˜æœ‰å¤åˆé—¨ï¼ˆç”±åŸºæœ¬é—¨ç»„åˆè€Œæˆï¼‰ï¼š

**English:**  
In addition to basic gates, there are composite gates (formed by combining basic gates):

### 4. NAND Gateï¼ˆä¸éé—¨ï¼‰
**= NOT (A AND B)**

```
A | B | A NAND B
--|---|----------
0 | 0 |    1
0 | 1 |    1
1 | 0 |    1
1 | 1 |    0
```

**ä¸­æ–‡ï¼š** **ç‰¹ç‚¹ï¼š** å…¨1æ‰0ï¼Œå…¶ä»–éƒ½æ˜¯1ï¼ˆANDçš„åï¼‰  
**English:** **Feature:** All 1s give 0, otherwise 1 (inverse of AND)

### 5. NOR Gateï¼ˆæˆ–éé—¨ï¼‰
**= NOT (A OR B)**

```
A | B | A NOR B
--|---|---------
0 | 0 |   1
0 | 1 |   0
1 | 0 |   0
1 | 1 |   0
```

**ä¸­æ–‡ï¼š** **ç‰¹ç‚¹ï¼š** å…¨0æ‰1ï¼Œå…¶ä»–éƒ½æ˜¯0ï¼ˆORçš„åï¼‰  
**English:** **Feature:** All 0s give 1, otherwise 0 (inverse of OR)

### 6. XOR Gateï¼ˆå¼‚æˆ–é—¨ï¼‰
**= (A AND NOT B) OR (NOT A AND B)**

```
A | B | A XOR B
--|---|---------
0 | 0 |    0
0 | 1 |    1
1 | 0 |    1
1 | 1 |    0
```

**ä¸­æ–‡ï¼š** **å£è¯€ï¼š** ä¸¤ä¸ªè¾“å…¥ä¸åŒæ—¶ï¼Œè¾“å‡ºä¸º1ï¼ˆ"å¼‚"=ä¸åŒï¼‰  
**English:** **Rule:** Output is 1 when inputs differ ("å¼‚" = different)

### 7. XNOR Gateï¼ˆåŒæˆ–é—¨ï¼‰
**= NOT (A XOR B)**

```
A | B | A XNOR B
--|---|----------
0 | 0 |    1
0 | 1 |    0
1 | 0 |    0
1 | 1 |    1
```

**ä¸­æ–‡ï¼š** **å£è¯€ï¼š** ä¸¤ä¸ªè¾“å…¥ç›¸åŒæ—¶ï¼Œè¾“å‡ºä¸º1ï¼ˆ"åŒ"=ç›¸åŒï¼‰  
**English:** **Rule:** Output is 1 when inputs are the same ("åŒ" = same)

---

# ğŸ“– Slide 7: Boolean Algebra Laws | å¸ƒå°”ä»£æ•°å®šå¾‹

**ä¸­æ–‡ï¼š**  
å°±åƒæ™®é€šä»£æ•°æœ‰äº¤æ¢å¾‹ã€ç»“åˆå¾‹ä¸€æ ·ï¼Œå¸ƒå°”ä»£æ•°ä¹Ÿæœ‰ï¼

**English:**  
Just as regular algebra has commutative and associative laws, Boolean algebra has them too!

## Basic Laws | åŸºæœ¬å®šå¾‹

### Commutative Law | äº¤æ¢å¾‹
- `A + B = B + A`
- `AB = BA`

### Associative Law | ç»“åˆå¾‹
- `(A + B) + C = A + (B + C)`
- `(AB)C = A(BC)`

### Distributive Law | åˆ†é…å¾‹
- `A(B + C) = AB + AC`
- `A + BC = (A + B)(A + C)` âš ï¸ **æ³¨æ„è¿™ä¸ªï¼** | **Note this!**

### De Morgan's Law | å¾·æ‘©æ ¹å®šå¾‹
- `(A + B)' = A'B'`
- `(AB)' = A' + B'`

**ä¸­æ–‡ï¼š**  
**è®°å¿†æŠ€å·§ï¼š**
- NOT (A OR B) = NOT A AND NOT B
- NOT (A AND B) = NOT A OR NOT B

**English:**  
**Memory Tip:**
- NOT (A OR B) = NOT A AND NOT B
- NOT (A AND B) = NOT A OR NOT B

### Identities | æ’ç­‰å¼
- `A + 0 = A`      **ä¸­æ–‡ï¼š** ï¼ˆ0æ˜¯ORçš„é›¶å…ƒç´ ï¼‰ | **English:** (0 is the identity element for OR)
- `A Â· 1 = A`      **ä¸­æ–‡ï¼š** ï¼ˆ1æ˜¯ANDçš„å•ä½å…ƒç´ ï¼‰ | **English:** (1 is the identity element for AND)
- `A + 1 = 1`      **ä¸­æ–‡ï¼š** ï¼ˆä»»ä½•æ•°OR 1éƒ½æ˜¯1ï¼‰ | **English:** (Anything OR 1 is 1)
- `A Â· 0 = 0`      **ä¸­æ–‡ï¼š** ï¼ˆä»»ä½•æ•°AND 0éƒ½æ˜¯0ï¼‰ | **English:** (Anything AND 0 is 0)
- `A + A' = 1`     **ä¸­æ–‡ï¼š** ï¼ˆäº’è¡¥å¾‹ï¼‰ | **English:** (Complement law)
- `A Â· A' = 0`     **ä¸­æ–‡ï¼š** ï¼ˆäº’è¡¥å¾‹ï¼‰ | **English:** (Complement law)
- `A + A = A`      **ä¸­æ–‡ï¼š** ï¼ˆå¹‚ç­‰å¾‹ï¼‰ | **English:** (Idempotent law)
- `A Â· A = A`      **ä¸­æ–‡ï¼š** ï¼ˆå¹‚ç­‰å¾‹ï¼‰ | **English:** (Idempotent law)
- `(A')' = A`      **ä¸­æ–‡ï¼š** ï¼ˆåŒé‡å¦å®šï¼‰ | **English:** (Double negation)

---

# ğŸ“– Slide 8: Combinational Circuits | ç»„åˆç”µè·¯

## What are Combinational Circuits? | ä»€ä¹ˆæ˜¯ç»„åˆç”µè·¯ï¼Ÿ

**ä¸­æ–‡ï¼š**  
**è¾“å‡ºåªå–å†³äºå½“å‰è¾“å…¥ï¼Œä¸å†å²çŠ¶æ€æ— å…³çš„ç”µè·¯**

ç‰¹ç‚¹ï¼š
- âœ… æ²¡æœ‰è®°å¿†åŠŸèƒ½
- âœ… è¾“å…¥ä¸€æ”¹å˜ï¼Œè¾“å‡ºç«‹å³æ”¹å˜
- âœ… å¯ä»¥ç”¨çœŸå€¼è¡¨å®Œå…¨æè¿°

**English:**  
**Circuits where output depends only on current inputs, independent of historical state**

Features:
- âœ… No memory function
- âœ… Output changes immediately when input changes
- âœ… Can be completely described by a truth table

### Circuit Analysis Steps | ç”µè·¯åˆ†ææ­¥éª¤

**ä¸­æ–‡ï¼š**  
1. **åˆ—å‡ºçœŸå€¼è¡¨** - ç¡®å®šæ‰€æœ‰å¯èƒ½çš„è¾“å…¥ç»„åˆ
2. **å†™å‡ºå¸ƒå°”è¡¨è¾¾å¼** - ä»çœŸå€¼è¡¨æ¨å¯¼
3. **åŒ–ç®€è¡¨è¾¾å¼** - ä½¿ç”¨å¸ƒå°”ä»£æ•°å®šå¾‹
4. **ç”»å‡ºç”µè·¯å›¾** - ç”¨é€»è¾‘é—¨å®ç°

**English:**  
1. **List truth table** - Determine all possible input combinations
2. **Write Boolean expression** - Derive from truth table
3. **Simplify expression** - Use Boolean algebra laws
4. **Draw circuit diagram** - Implement using logic gates

---

# ğŸ“– Slide 9: Circuit Example: Simple Adder | ç”µè·¯ç¤ºä¾‹ï¼šç®€å•åŠ æ³•å™¨

## Half Adderï¼ˆåŠåŠ å™¨ï¼‰

**ä¸­æ–‡ï¼š**  
**åŠŸèƒ½ï¼š** è®¡ç®—ä¸¤ä¸ª1ä½äºŒè¿›åˆ¶æ•°çš„å’Œ

**English:**  
**Function:** Computes the sum of two 1-bit binary numbers

### Truth Table | çœŸå€¼è¡¨

```
A | B | Sum | Carry
--|---|-----|-------
0 | 0 |  0  |   0
0 | 1 |  1  |   0
1 | 0 |  1  |   0
1 | 1 |  0  |   1
```

### Boolean Expression | å¸ƒå°”è¡¨è¾¾å¼

- `Sum = A XOR B`     **ä¸­æ–‡ï¼š** ï¼ˆå’Œ = å¼‚æˆ–ï¼‰ | **English:** (Sum = XOR)
- `Carry = AB`        **ä¸­æ–‡ï¼š** ï¼ˆè¿›ä½ = ä¸ï¼‰ | **English:** (Carry = AND)

### Circuit Implementation | ç”µè·¯å®ç°

```
A â”€â”€â”€â”€â”
      â”œâ”€XORâ”€> Sum
B â”€â”€â”€â”€â”˜
      â”‚
A â”€â”€â”€â”€â”
      â”œâ”€ANDâ”€> Carry
B â”€â”€â”€â”€â”˜
```

---

# ğŸ“– Slide 10: Full Adderï¼ˆå…¨åŠ å™¨ï¼‰

## What is a Full Adder? | ä»€ä¹ˆæ˜¯å…¨åŠ å™¨ï¼Ÿ

**ä¸­æ–‡ï¼š**  
**å¯ä»¥å¤„ç†ä¸‰ä¸ªè¾“å…¥ï¼ˆä¸¤ä¸ªåŠ æ•° + ä¸€ä¸ªè¿›ä½ï¼‰çš„åŠ æ³•å™¨**

**English:**  
**An adder that can handle three inputs (two addends + one carry-in)**

### Truth Table | çœŸå€¼è¡¨

```
A | B | Cin | Sum | Cout
--|---|-----|-----|-----
0 | 0 |  0  |  0  |  0
0 | 0 |  1  |  1  |  0
0 | 1 |  0  |  1  |  0
0 | 1 |  1  |  0  |  1
1 | 0 |  0  |  1  |  0
1 | 0 |  1  |  0  |  1
1 | 1 |  0  |  0  |  1
1 | 1 |  1  |  1  |  1
```

### Boolean Expression | å¸ƒå°”è¡¨è¾¾å¼

- `Sum = A XOR B XOR Cin`
- `Cout = AB + (A XOR B) Â· Cin`

**ä¸­æ–‡ï¼š** **æˆ–è€…ï¼š** `Cout = AB + ACin + BCin`  
**English:** **Or:** `Cout = AB + ACin + BCin`

### Implementation Method | å®ç°æ–¹æ³•

**ä¸­æ–‡ï¼š**  
å¯ä»¥ç”¨ä¸¤ä¸ªåŠåŠ å™¨ç»„åˆå®ç°ï¼

**English:**  
Can be implemented using two half adders in combination!

```
     Half Adder 1
A â”€â”€â”€â”€â”€â”€â”€â”€â”
          â”œâ”€> Sum1 â”€â”
B â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
                    â”œâ”€> Half Adder 2 â”€> Sum
Cin â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚
                    â””â”€> OR â”€> Cout
```

---

# ğŸ“– Slide 11: Multiplexer (MUX) | å¤šè·¯å¤ç”¨å™¨

## What is a Multiplexer? | ä»€ä¹ˆæ˜¯å¤šè·¯å¤ç”¨å™¨ï¼Ÿ

**ä¸­æ–‡ï¼š**  
**ä»å¤šä¸ªè¾“å…¥ä¸­é€‰æ‹©ä¸€ä¸ªè¾“å‡ºçš„ç”µè·¯**

**English:**  
**A circuit that selects one output from multiple inputs**

### 2-to-1 MUXï¼ˆ2é€‰1ï¼‰

**ä¸­æ–‡ï¼š**  
**åŠŸèƒ½ï¼š** æ ¹æ®é€‰æ‹©ä¿¡å·ï¼Œä»2ä¸ªè¾“å…¥ä¸­é€‰æ‹©1ä¸ªè¾“å‡º

**English:**  
**Function:** According to the selection signal, select 1 output from 2 inputs

### Truth Table | çœŸå€¼è¡¨

```
S | I0 | I1 | Out
--|----|----|-----
0 |  0 |  0 |  0
0 |  0 |  1 |  0
0 |  1 |  0 |  1
0 |  1 |  1 |  1
1 |  0 |  0 |  0
1 |  0 |  1 |  1
1 |  1 |  0 |  0
1 |  1 |  1 |  1
```

**ä¸­æ–‡ï¼š**  
**è§„å¾‹ï¼š** å½“ S=0 æ—¶ï¼Œè¾“å‡º = I0ï¼›å½“ S=1 æ—¶ï¼Œè¾“å‡º = I1

**English:**  
**Rule:** When S=0, output = I0; when S=1, output = I1

### Boolean Expression | å¸ƒå°”è¡¨è¾¾å¼

```
Out = S'I0 + SI1
```

### Circuit Implementation | ç”µè·¯å®ç°

```
I0 â”€â”€â”€â”€â”
       â”œâ”€ANDâ”€â”€â”
S' â”€â”€â”€â”€â”˜      â”œâ”€ORâ”€> Out
              â”‚
I1 â”€â”€â”€â”€â”      â”‚
       â”œâ”€ANDâ”€â”€â”˜
S  â”€â”€â”€â”€â”˜
```

---

# ğŸ“– Slide 12: Decoder | è¯‘ç å™¨

## What is a Decoder? | ä»€ä¹ˆæ˜¯è¯‘ç å™¨ï¼Ÿ

**ä¸­æ–‡ï¼š**  
**å°†ç¼–ç è¾“å…¥è½¬æ¢ä¸ºå¤šä¸ªè¾“å‡ºï¼ˆåªæœ‰ä¸€ä¸ªä¸º1ï¼‰çš„ç”µè·¯**

**English:**  
**A circuit that converts encoded input into multiple outputs (only one is 1)**

### 2-to-4 Decoderï¼ˆ2-4è¯‘ç å™¨ï¼‰

**ä¸­æ–‡ï¼š**  
**åŠŸèƒ½ï¼š** 2ä½è¾“å…¥ç¼–ç ï¼Œ4ä¸ªè¾“å‡ºï¼ˆä¸€æ¬¡åªæœ‰ä¸€ä¸ªä¸º1ï¼‰

**English:**  
**Function:** 2-bit input encoding, 4 outputs (only one is 1 at a time)

### Truth Table | çœŸå€¼è¡¨

```
A | B | D0 | D1 | D2 | D3
--|---|----|----|----|----
0 | 0 |  1 |  0 |  0 |  0
0 | 1 |  0 |  1 |  0 |  0
1 | 0 |  0 |  0 |  1 |  0
1 | 1 |  0 |  0 |  0 |  1
```

### Boolean Expression | å¸ƒå°”è¡¨è¾¾å¼

- `D0 = A'B'`
- `D1 = A'B`
- `D2 = AB'`
- `D3 = AB`

**ä¸­æ–‡ï¼š**  
**ç‰¹ç‚¹ï¼š** è¾“å…¥æ˜¯åœ°å€ï¼Œè¾“å‡ºæ˜¯é€‰æ‹©ä¿¡å·

**English:**  
**Feature:** Input is address, output is selection signal

---

# ğŸ“– Slide 13: Sequential Circuits | æ—¶åºç”µè·¯

## What are Sequential Circuits? | ä»€ä¹ˆæ˜¯æ—¶åºç”µè·¯ï¼Ÿ

**ä¸­æ–‡ï¼š**  
**è¾“å‡ºä¸ä»…å–å†³äºå½“å‰è¾“å…¥ï¼Œè¿˜å–å†³äºå†å²çŠ¶æ€çš„ç”µè·¯**

ç‰¹ç‚¹ï¼š
- âœ… æœ‰è®°å¿†åŠŸèƒ½
- âœ… éœ€è¦å­˜å‚¨å…ƒä»¶ï¼ˆå¦‚è§¦å‘å™¨ï¼‰
- âœ… å¯ä»¥ç”¨æ¥å®ç°è®¡æ•°å™¨ã€å¯„å­˜å™¨ç­‰

**English:**  
**Circuits where output depends not only on current input but also on historical state**

Features:
- âœ… Has memory function
- âœ… Requires storage elements (such as flip-flops)
- âœ… Can be used to implement counters, registers, etc.

### Difference from Combinational Circuits | ä¸ç»„åˆç”µè·¯çš„åŒºåˆ«

| ç‰¹æ€§<br>Feature | ç»„åˆç”µè·¯<br>Combinational | æ—¶åºç”µè·¯<br>Sequential |
|------|----------|----------|
| è¾“å‡º<br>Output | åªå–å†³äºå½“å‰è¾“å…¥<br>Only depends on current input | å–å†³äºå½“å‰è¾“å…¥+å†å²çŠ¶æ€<br>Depends on current input + history |
| è®°å¿†<br>Memory | âŒ æ— <br>No | âœ… æœ‰<br>Yes |
| æ—¶é’Ÿ<br>Clock | ä¸éœ€è¦<br>Not needed | é€šå¸¸éœ€è¦<br>Usually needed |
| åº”ç”¨<br>Application | åŠ æ³•å™¨ã€MUX<br>Adders, MUX | å¯„å­˜å™¨ã€è®¡æ•°å™¨ã€å†…å­˜<br>Registers, counters, memory |

---

# ğŸ“– Slide 14: Flip-Flops | è§¦å‘å™¨

## What is a Flip-Flop? | ä»€ä¹ˆæ˜¯è§¦å‘å™¨ï¼Ÿ

**ä¸­æ–‡ï¼š**  
**æœ€åŸºæœ¬çš„å­˜å‚¨å…ƒä»¶ï¼Œå¯ä»¥ä¿å­˜1ä½ä¿¡æ¯ï¼ˆ0æˆ–1ï¼‰**

**English:**  
**The most basic storage element that can store 1 bit of information (0 or 1)**

### RS Flip-Flopï¼ˆRSè§¦å‘å™¨ï¼‰

**ä¸­æ–‡ï¼š**  
**åŠŸèƒ½ï¼š** æ ¹æ® Rï¼ˆResetï¼‰å’Œ Sï¼ˆSetï¼‰ä¿¡å·è®¾ç½®æˆ–æ¸…é™¤çŠ¶æ€

**English:**  
**Function:** Sets or clears state according to R (Reset) and S (Set) signals

### Truth Table | çœŸå€¼è¡¨

```
S | R | Q | Q'
--|---|----|----
0 | 0 | Qâ‚€ | Qâ‚€'  (ä¿æŒ | Hold)
0 | 1 | 0  | 1   (æ¸…é™¤ | Clear)
1 | 0 | 1  | 0   (è®¾ç½® | Set)
1 | 1 | ?  | ?   (ç¦ç”¨çŠ¶æ€ï¼| Forbidden state!)
```

âš ï¸ **ä¸­æ–‡ï¼š** **æ³¨æ„ï¼š** S=1 ä¸” R=1 æ˜¯ç¦ç”¨çŠ¶æ€ï¼ˆä¸å…è®¸ï¼‰ï¼  
âš ï¸ **English:** **Note:** S=1 and R=1 is a forbidden state (not allowed)!

### State Diagram | çŠ¶æ€å›¾

```
         S=1, R=0
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚             â”‚
      â–¼             â”‚
    Q=1 (Set)       â”‚
      â”‚             â”‚
      â”‚             â”‚
    S=0, R=0        â”‚
      â”‚             â”‚
      â–¼             â”‚
    Q=0 (Reset)     â”‚
      â”‚             â”‚
      â”‚             â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
      S=0, R=1
```

---

# ğŸ“– Slide 15: Clocked Flip-Flops | æ—¶é’Ÿè§¦å‘å™¨

## What is a Clock? | ä»€ä¹ˆæ˜¯æ—¶é’Ÿï¼Ÿ

**ä¸­æ–‡ï¼š**  
**ä¸€ä¸ªå‘¨æœŸæ€§ä¿¡å·ï¼Œç”¨äºåŒæ­¥ç”µè·¯æ“ä½œ**

**English:**  
**A periodic signal used to synchronize circuit operations**

```
æ—¶é’Ÿä¿¡å· | Clock Signal:
    â”Œâ”€â”  â”Œâ”€â”  â”Œâ”€â”
    â”‚ â”‚  â”‚ â”‚  â”‚ â”‚
â”€â”€â”€â”€â”˜ â””â”€â”€â”˜ â””â”€â”€â”˜ â””â”€â”€
```

### D Flip-Flop (Dè§¦å‘å™¨)

**ä¸­æ–‡ï¼š**  
**åŠŸèƒ½ï¼š** åœ¨æ—¶é’Ÿè¾¹æ²¿ï¼ˆä¸Šå‡æ²¿æˆ–ä¸‹é™æ²¿ï¼‰ä¿å­˜Dçš„å€¼åˆ°Q

**English:**  
**Function:** Saves the value of D to Q at the clock edge (rising or falling edge)

### Truth Table (Rising Edge Trigger) | çœŸå€¼è¡¨ï¼ˆä¸Šå‡æ²¿è§¦å‘ï¼‰

```
CLK | D | Q | Q'
----|---|----|----
â†‘   | 0 | 0 | 1
â†‘   | 1 | 1 | 0
å…¶ä»– | X | Qâ‚€| Qâ‚€'  (ä¿æŒ | Hold)
```

**ä¸­æ–‡ï¼š**  
**ç‰¹ç‚¹ï¼š** 
- âœ… ç®€å•ï¼šQ = Dï¼ˆå»¶è¿Ÿä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸï¼‰
- âœ… é¿å…äº†RSè§¦å‘å™¨çš„ç¦ç”¨çŠ¶æ€é—®é¢˜

**English:**  
**Features:** 
- âœ… Simple: Q = D (delayed by one clock cycle)
- âœ… Avoids the forbidden state problem of RS flip-flop

### Applications | åº”ç”¨

**ä¸­æ–‡ï¼š**  
- æ•°æ®å¯„å­˜å™¨
- çŠ¶æ€æœº
- å­˜å‚¨å™¨

**English:**  
- Data registers
- State machines
- Memory

---

# ğŸ“– Slide 16: Register | å¯„å­˜å™¨ (Register)

## What is a Register? | ä»€ä¹ˆæ˜¯å¯„å­˜å™¨ï¼Ÿ

**ä¸­æ–‡ï¼š**  
**ä¸€ç»„è§¦å‘å™¨çš„é›†åˆï¼Œç”¨æ¥å­˜å‚¨å¤šä½æ•°æ®**

**English:**  
**A collection of flip-flops used to store multi-bit data**

### 4-bit Register | 4ä½å¯„å­˜å™¨

```
è¾“å…¥ | Input: Dâ‚ƒ Dâ‚‚ Dâ‚ Dâ‚€
      â”‚  â”‚  â”‚  â”‚
      â–¼  â–¼  â–¼  â–¼
    â”Œâ”€â”€â”â”Œâ”€â”€â”â”Œâ”€â”€â”â”Œâ”€â”€â”
    â”‚D â”‚â”‚D â”‚â”‚D â”‚â”‚D â”‚
    â”‚FFâ”‚â”‚FFâ”‚â”‚FFâ”‚â”‚FFâ”‚
    â””â”€â”€â”˜â””â”€â”€â”˜â””â”€â”€â”˜â””â”€â”€â”˜
      â”‚  â”‚  â”‚  â”‚
      â–¼  â–¼  â–¼  â–¼
è¾“å‡º | Output: Qâ‚ƒ Qâ‚‚ Qâ‚ Qâ‚€

CLK â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€
```

**ä¸­æ–‡ï¼š**  
**åŠŸèƒ½ï¼š** åœ¨æ—¶é’Ÿè¾¹æ²¿ï¼Œå°†è¾“å…¥çš„4ä½æ•°æ®ä¿å­˜åˆ°å¯„å­˜å™¨ä¸­

**English:**  
**Function:** At the clock edge, saves the input 4-bit data into the register

### Applications | åº”ç”¨

**ä¸­æ–‡ï¼š**  
- CPUä¸­çš„é€šç”¨å¯„å­˜å™¨
- ç¨‹åºè®¡æ•°å™¨ (PC)
- æŒ‡ä»¤å¯„å­˜å™¨ (IR)

**English:**  
- General-purpose registers in CPU
- Program Counter (PC)
- Instruction Register (IR)

---

# ğŸ“– Slide 17: Counter | è®¡æ•°å™¨ (Counter)

## What is a Counter? | ä»€ä¹ˆæ˜¯è®¡æ•°å™¨ï¼Ÿ

**ä¸­æ–‡ï¼š**  
**å¯ä»¥é€’å¢ï¼ˆæˆ–é€’å‡ï¼‰è®¡æ•°çš„æ—¶åºç”µè·¯**

**English:**  
**A sequential circuit that can count incrementally (or decrementally)**

### Binary Counter | äºŒè¿›åˆ¶è®¡æ•°å™¨

**ä¸­æ–‡ï¼š**  
**åŠŸèƒ½ï¼š** æ¯ä¸ªæ—¶é’Ÿå‘¨æœŸï¼Œè®¡æ•°åŠ 1

**English:**  
**Function:** Each clock cycle, count increases by 1

### Counting Sequence (3-bit Binary Counter) | è®¡æ•°åºåˆ—ï¼ˆ3ä½äºŒè¿›åˆ¶è®¡æ•°å™¨ï¼‰

```
æ—¶é’Ÿ | Clock | Qâ‚‚ Qâ‚ Qâ‚€ | åè¿›åˆ¶ | Decimal
-----|-------|----------|--------
  0  |   0   |  0 0 0   |   0
  1  |   1   |  0 0 1   |   1
  2  |   2   |  0 1 0   |   2
  3  |   3   |  0 1 1   |   3
  4  |   4   |  1 0 0   |   4
  5  |   5   |  1 0 1   |   5
  6  |   6   |  1 1 0   |   6
  7  |   7   |  1 1 1   |   7
  8  |   8   |  0 0 0   |   0 (æº¢å‡ºï¼Œé‡æ–°å¼€å§‹ | Overflow, restart)
```

### Implementation Method | å®ç°æ–¹æ³•

**ä¸­æ–‡ï¼š**  
- ä½¿ç”¨ T Flip-Flop (Toggle Flip-Flop)
- æˆ–ä½¿ç”¨ D Flip-Flop + é€»è¾‘é—¨

**English:**  
- Use T Flip-Flop (Toggle Flip-Flop)
- Or use D Flip-Flop + logic gates

---

# ğŸ“– Slide 18: Memory | å†…å­˜ (Memory)

## What is Memory? | ä»€ä¹ˆæ˜¯å†…å­˜ï¼Ÿ

**ä¸­æ–‡ï¼š**  
**ç”±å¤§é‡å­˜å‚¨å•å…ƒç»„æˆçš„é˜µåˆ—ï¼Œå¯ä»¥å­˜å‚¨å’Œè¯»å–æ•°æ®**

**English:**  
**An array of many storage cells that can store and read data**

### Memory Structure | å†…å­˜ç»“æ„

```
åœ°å€çº¿ | Address Lines â”€â”€> åœ°å€è¯‘ç å™¨ | Address Decoder â”€â”€> é€‰æ‹©å­˜å‚¨å•å…ƒ | Select Storage Cell
                    â”‚
                    â–¼
                å­˜å‚¨å•å…ƒé˜µåˆ— | Storage Cell Array
                    â”‚
æ•°æ®çº¿ | Data Lines <â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€> è¯»/å†™ | Read/Write
```

### Memory Operations | å†…å­˜æ“ä½œ

#### 1. Write | å†™å…¥ï¼ˆWriteï¼‰

**ä¸­æ–‡ï¼š**  
1. æä¾›åœ°å€ï¼ˆAddressï¼‰
2. æä¾›æ•°æ®ï¼ˆDataï¼‰
3. å‘é€å†™ä¿¡å·ï¼ˆWrite Enableï¼‰
4. æ•°æ®è¢«ä¿å­˜åˆ°æŒ‡å®šåœ°å€

**English:**  
1. Provide address
2. Provide data
3. Send write signal (Write Enable)
4. Data is saved to the specified address

#### 2. Read | è¯»å–ï¼ˆReadï¼‰

**ä¸­æ–‡ï¼š**  
1. æä¾›åœ°å€ï¼ˆAddressï¼‰
2. å‘é€è¯»ä¿¡å·ï¼ˆRead Enableï¼‰
3. æ•°æ®ä»æŒ‡å®šåœ°å€è¯»å‡º

**English:**  
1. Provide address
2. Send read signal (Read Enable)
3. Data is read from the specified address

### Memory Capacity Calculation | å†…å­˜å®¹é‡è®¡ç®—

**ä¸­æ–‡ï¼š**  
**å®¹é‡ = åœ°å€æ•°é‡ Ã— æ•°æ®å®½åº¦**

ä¾‹å¦‚ï¼š
- 1K Ã— 8 bits = 1024 åœ°å€ Ã— 8ä½ = 8192 bits = 1 KB
- éœ€è¦ 10 æ ¹åœ°å€çº¿ï¼ˆ2Â¹â° = 1024ï¼‰
- éœ€è¦ 8 æ ¹æ•°æ®çº¿

**English:**  
**Capacity = Number of addresses Ã— Data width**

Example:
- 1K Ã— 8 bits = 1024 addresses Ã— 8 bits = 8192 bits = 1 KB
- Need 10 address lines (2Â¹â° = 1024)
- Need 8 data lines

---

# ğŸ“– Slide 19: Circuit Design Process | ç”µè·¯è®¾è®¡æµç¨‹

## From Requirements to Circuit | ä»éœ€æ±‚åˆ°ç”µè·¯

### Step 1: Understand Requirements | æ­¥éª¤1ï¼šç†è§£éœ€æ±‚

**ä¸­æ–‡ï¼š**  
- è¾“å…¥æ˜¯ä»€ä¹ˆï¼Ÿ
- è¾“å‡ºæ˜¯ä»€ä¹ˆï¼Ÿ
- éœ€è¦ä»€ä¹ˆåŠŸèƒ½ï¼Ÿ

**English:**  
- What are the inputs?
- What are the outputs?
- What functionality is needed?

### Step 2: List Truth Table | æ­¥éª¤2ï¼šåˆ—å‡ºçœŸå€¼è¡¨

**ä¸­æ–‡ï¼š**  
- ç©·ä¸¾æ‰€æœ‰å¯èƒ½çš„è¾“å…¥ç»„åˆ
- ç¡®å®šæ¯ç§è¾“å…¥å¯¹åº”çš„è¾“å‡º

**English:**  
- Enumerate all possible input combinations
- Determine the output for each input

### Step 3: Write Boolean Expression | æ­¥éª¤3ï¼šå†™å‡ºå¸ƒå°”è¡¨è¾¾å¼

**ä¸­æ–‡ï¼š**  
- ä»çœŸå€¼è¡¨æ¨å¯¼å¸ƒå°”è¡¨è¾¾å¼
- ä½¿ç”¨ SOPï¼ˆSum of Productsï¼‰æˆ– POSï¼ˆProduct of Sumsï¼‰

**English:**  
- Derive Boolean expression from truth table
- Use SOP (Sum of Products) or POS (Product of Sums)

### Step 4: Simplify Expression | æ­¥éª¤4ï¼šåŒ–ç®€è¡¨è¾¾å¼

**ä¸­æ–‡ï¼š**  
- ä½¿ç”¨å¸ƒå°”ä»£æ•°å®šå¾‹
- ä½¿ç”¨å¡è¯ºå›¾ï¼ˆKarnaugh Mapï¼‰
- ç›®æ ‡ï¼šç”¨æœ€å°‘çš„é—¨å®ç°

**English:**  
- Use Boolean algebra laws
- Use Karnaugh Map
- Goal: Implement with minimum gates

### Step 5: Draw Circuit Diagram | æ­¥éª¤5ï¼šç”»å‡ºç”µè·¯å›¾

**ä¸­æ–‡ï¼š**  
- é€‰æ‹©åˆé€‚çš„é€»è¾‘é—¨
- è¿æ¥è¾“å…¥å’Œè¾“å‡º
- æ ‡è®°æ¸…æ¥š

**English:**  
- Choose appropriate logic gates
- Connect inputs and outputs
- Label clearly

### Step 6: Verify Circuit | æ­¥éª¤6ï¼šéªŒè¯ç”µè·¯

**ä¸­æ–‡ï¼š**  
- æµ‹è¯•å„ç§è¾“å…¥ç»„åˆ
- æ£€æŸ¥è¾“å‡ºæ˜¯å¦ç¬¦åˆé¢„æœŸ

**English:**  
- Test various input combinations
- Check if outputs match expectations

---

# ğŸ“– Slide 20: Key Concepts Summary | å…³é”®æ¦‚å¿µæ€»ç»“

## ğŸ¯ Core Concepts | æ ¸å¿ƒæ¦‚å¿µ

**ä¸­æ–‡ï¼š**  
1. **å¸ƒå°”ä»£æ•°** - åªå¤„ç†0å’Œ1çš„æ•°å­¦
2. **é€»è¾‘é—¨** - å®ç°å¸ƒå°”è¿ç®—çš„ç‰©ç†å…ƒä»¶
3. **ç»„åˆç”µè·¯** - è¾“å‡ºåªå–å†³äºå½“å‰è¾“å…¥
4. **æ—¶åºç”µè·¯** - è¾“å‡ºå–å†³äºå½“å‰è¾“å…¥å’Œå†å²çŠ¶æ€
5. **è§¦å‘å™¨** - åŸºæœ¬çš„å­˜å‚¨å…ƒä»¶
6. **å¯„å­˜å™¨** - å¤šè§¦å‘å™¨çš„ç»„åˆ
7. **å†…å­˜** - å¤§é‡å­˜å‚¨å•å…ƒçš„é˜µåˆ—

**English:**  
1. **Boolean Algebra** - Mathematics that only deals with 0 and 1
2. **Logic Gates** - Physical components that implement Boolean operations
3. **Combinational Circuits** - Output depends only on current input
4. **Sequential Circuits** - Output depends on current input and historical state
5. **Flip-Flops** - Basic storage elements
6. **Registers** - Combination of multiple flip-flops
7. **Memory** - Array of many storage cells

## ğŸ”‘ Important Formulas | é‡è¦å…¬å¼

- `A + A' = 1` **ä¸­æ–‡ï¼š** ï¼ˆäº’è¡¥å¾‹ï¼‰ | **English:** (Complement law)
- `A Â· A' = 0` **ä¸­æ–‡ï¼š** ï¼ˆäº’è¡¥å¾‹ï¼‰ | **English:** (Complement law)
- `(A + B)' = A'B'` **ä¸­æ–‡ï¼š** ï¼ˆå¾·æ‘©æ ¹å®šå¾‹ï¼‰ | **English:** (De Morgan's law)
- `(AB)' = A' + B'` **ä¸­æ–‡ï¼š** ï¼ˆå¾·æ‘©æ ¹å®šå¾‹ï¼‰ | **English:** (De Morgan's law)

## ğŸ’¡ Design Principles | è®¾è®¡åŸåˆ™

**ä¸­æ–‡ï¼š**  
1. **ç®€å•ä¼˜äºå¤æ‚** - ç”¨æœ€å°‘çš„é—¨å®ç°åŠŸèƒ½
2. **å¯è¯»æ€§** - ç”µè·¯å›¾è¦æ¸…æ™°æ˜“æ‡‚
3. **å¯æµ‹è¯•æ€§** - æ˜“äºéªŒè¯å’Œè°ƒè¯•
4. **æ•ˆç‡** - è€ƒè™‘å»¶è¿Ÿå’ŒåŠŸè€—

**English:**  
1. **Simplicity over complexity** - Implement functionality with minimum gates
2. **Readability** - Circuit diagrams should be clear and understandable
3. **Testability** - Easy to verify and debug
4. **Efficiency** - Consider delay and power consumption

---

# ğŸ“– Preview Key Questions | é¢„ä¹ é‡ç‚¹é—®é¢˜

## ğŸ¤” Thinking Questions | æ€è€ƒé¢˜

1. **ä¸ºä»€ä¹ˆéœ€è¦å¸ƒå°”ä»£æ•°ï¼Ÿ** | **Why do we need Boolean algebra?**
   **ä¸­æ–‡ï¼š** è®¡ç®—æœºå¦‚ä½•ç”¨ç”µè·¯å®ç°é€»è¾‘è¿ç®—ï¼Ÿ  
   **English:** How do computers implement logical operations using circuits?

2. **ANDã€ORã€NOTè¿™ä¸‰ä¸ªåŸºæœ¬é—¨å¤Ÿå—ï¼Ÿ** | **Are AND, OR, NOT three basic gates enough?**
   **ä¸­æ–‡ï¼š** èƒ½ä¸èƒ½åªç”¨è¿™ä¸‰ä¸ªé—¨å®ç°æ‰€æœ‰åŠŸèƒ½ï¼Ÿ  
   **English:** Can we implement all functions using only these three gates?

3. **ç»„åˆç”µè·¯å’Œæ—¶åºç”µè·¯çš„åŒºåˆ«æ˜¯ä»€ä¹ˆï¼Ÿ** | **What is the difference between combinational and sequential circuits?**
   **ä¸­æ–‡ï¼š** ä¸ºä»€ä¹ˆæœ‰äº›ç”µè·¯éœ€è¦è®°å¿†ï¼Œæœ‰äº›ä¸éœ€è¦ï¼Ÿ  
   **English:** Why do some circuits need memory while others don't?

4. **CPUæ˜¯å¦‚ä½•æ‰§è¡ŒæŒ‡ä»¤çš„ï¼Ÿ** | **How does a CPU execute instructions?**
   **ä¸­æ–‡ï¼š** æŒ‡ä»¤æ˜¯å¦‚ä½•è¢«è§£æå’Œæ‰§è¡Œçš„ï¼Ÿ  
   **English:** How are instructions parsed and executed?

5. **å†…å­˜æ˜¯å¦‚ä½•å·¥ä½œçš„ï¼Ÿ** | **How does memory work?**
   **ä¸­æ–‡ï¼š** ä¸ºä»€ä¹ˆå¯ä»¥æŒ‰åœ°å€è®¿é—®æ•°æ®ï¼Ÿ  
   **English:** Why can we access data by address?

---

# ğŸ“– Preview Suggestions | é¢„ä¹ å»ºè®®

## âœ… Pre-class Preparation | è¯¾å‰å‡†å¤‡

1. **å¤ä¹ Chapter 3** | **Review Chapter 3**
   **ä¸­æ–‡ï¼š**  
   - ç¡®ä¿ç†è§£äºŒè¿›åˆ¶æ•°è¡¨ç¤º
   - ç†è§£0å’Œ1åœ¨è®¡ç®—æœºä¸­çš„ä½œç”¨
   
   **English:**  
   - Ensure understanding of binary number representation
   - Understand the role of 0 and 1 in computers

2. **ç†è§£åŸºæœ¬æ¦‚å¿µ** | **Understand Basic Concepts**
   **ä¸­æ–‡ï¼š**  
   - å¸ƒå°”ä»£æ•°çš„ä¸‰ç§åŸºæœ¬è¿ç®—
   - é€»è¾‘é—¨çš„çœŸå€¼è¡¨
   - ç”µè·¯å›¾çš„åŸºæœ¬ç¬¦å·
   
   **English:**  
   - Three basic operations of Boolean algebra
   - Truth tables of logic gates
   - Basic symbols of circuit diagrams

3. **å‡†å¤‡é—®é¢˜** | **Prepare Questions**
   **ä¸­æ–‡ï¼š**  
   - è®°å½•ä¸ç†è§£çš„æ¦‚å¿µ
   - å‡†å¤‡å¥½è¯¾ä¸Šæé—®
   
   **English:**  
   - Record concepts you don't understand
   - Prepare questions for class

## ğŸ¯ Class Focus | è¯¾ä¸Šé‡ç‚¹

1. **è®¤çœŸå¬è®²** | **Listen Carefully**
   **ä¸­æ–‡ï¼š**  
   - ç”µè·¯å›¾çš„ç»˜åˆ¶æ–¹æ³•
   - çœŸå€¼è¡¨çš„åˆ†ææ–¹æ³•
   - å¸ƒå°”è¡¨è¾¾å¼çš„åŒ–ç®€æŠ€å·§
   
   **English:**  
   - Methods for drawing circuit diagrams
   - Methods for analyzing truth tables
   - Techniques for simplifying Boolean expressions

2. **åŠ¨æ‰‹ç»ƒä¹ ** | **Hands-on Practice**
   **ä¸­æ–‡ï¼š**  
   - å®Œæˆè¯¾å ‚ç»ƒä¹ é¢˜
   - ç»˜åˆ¶ç”µè·¯å›¾
   - éªŒè¯çœŸå€¼è¡¨
   
   **English:**  
   - Complete in-class exercises
   - Draw circuit diagrams
   - Verify truth tables

3. **ç§¯ææé—®** | **Ask Questions Actively**
   **ä¸­æ–‡ï¼š**  
   - ä¸ç†è§£çš„åœ°æ–¹åŠæ—¶é—®
   - ä¸å…¶ä»–åŒå­¦è®¨è®º
   
   **English:**  
   - Ask questions immediately when unclear
   - Discuss with classmates

---

# ğŸ“– Related Resources | ç›¸å…³èµ„æº

## ğŸ“š Recommended Reading | æ¨èé˜…è¯»

**ä¸­æ–‡ï¼š**  
- è¯¾æœ¬ Chapter 4: Gates and Circuits
- é€»è¾‘é—¨çœŸå€¼è¡¨é€ŸæŸ¥
- å¸ƒå°”ä»£æ•°å®šå¾‹æ€»ç»“

**English:**  
- Textbook Chapter 4: Gates and Circuits
- Quick reference for logic gate truth tables
- Summary of Boolean algebra laws

## ğŸ”§ Online Tools | åœ¨çº¿å·¥å…·

**ä¸­æ–‡ï¼š**  
- é€»è¾‘é—¨æ¨¡æ‹Ÿå™¨ï¼ˆå¯ä»¥ç”¨æ¥æµ‹è¯•ç”µè·¯ï¼‰
- çœŸå€¼è¡¨ç”Ÿæˆå™¨
- å¸ƒå°”è¡¨è¾¾å¼åŒ–ç®€å·¥å…·

**English:**  
- Logic gate simulators (can be used to test circuits)
- Truth table generators
- Boolean expression simplification tools

---

**ä¸­æ–‡ï¼š** **ç¥é¢„ä¹ é¡ºåˆ©ï¼æ˜å¤©ä¸Šè¯¾è§ï¼** ğŸ“âœ¨  
**English:** **Good luck with your preview! See you in class tomorrow!** ğŸ“âœ¨
