|afalina_tvk
CLK_2 => ~NO_FANOUT~
CLK_3 => ~NO_FANOUT~
CLK_6 => PLL_TV1:PLL_AFAL.inclk0
CLK_7 => ~NO_FANOUT~
XV1A <= ccd_generator:ccd.XV1A
XV2A <= ccd_generator:ccd.XV2A
XV3A <= ccd_generator:ccd.XV3A
XV4A <= ccd_generator:ccd.XV4A
SG2AA <= ccd_generator:ccd.SG2AA
SG2BA <= ccd_generator:ccd.SG2BA
XSUBA <= ccd_generator:ccd.XSUBA
H1A <= shift:H1.DATA
H2A <= shift:H2.DATA
RGA <= shift:RGshift.DATA
DATACLKA <= shift:dataclk_shift.DATA
SL <= ccd_generator:ccd.SL
SCK <= ccd_generator:ccd.SCK
SDATA <= ccd_generator:ccd.SDATA
ADC_A[0] => ADC_REC:ADC.ADC_IN[0]
ADC_A[1] => ADC_REC:ADC.ADC_IN[1]
ADC_A[2] => ADC_REC:ADC.ADC_IN[2]
ADC_A[3] => ADC_REC:ADC.ADC_IN[3]
ADC_A[4] => ADC_REC:ADC.ADC_IN[4]
ADC_A[5] => ADC_REC:ADC.ADC_IN[5]
ADC_A[6] => ADC_REC:ADC.ADC_IN[6]
ADC_A[7] => ADC_REC:ADC.ADC_IN[7]
ADC_A[8] => ADC_REC:ADC.ADC_IN[8]
ADC_A[9] => ADC_REC:ADC.ADC_IN[9]
ADC_A[10] => ADC_REC:ADC.ADC_IN[10]
ADC_A[11] => ADC_REC:ADC.ADC_IN[11]
SHDA <= shift:shdshift.DATA
SHPA <= shift:shpshift.DATA
VDA <= <VCC>
HDA <= <VCC>
PBLKA <= <VCC>
CLPDMA <= ccd_generator:ccd.CLPDMA
CLPOBA <= ccd_generator:ccd.CLPOBA
XV1B <= ccd_generator:ccd.XV1B
XV2B <= ccd_generator:ccd.XV2B
XV3B <= ccd_generator:ccd.XV3B
XV4B <= ccd_generator:ccd.XV4B
SG2AB <= ccd_generator:ccd.SG2AB
SG2BB <= ccd_generator:ccd.SG2BB
XSUBB <= ccd_generator:ccd.XSUBB
H1B <= ccd_generator:ccd.H1B
H2B <= ccd_generator:ccd.H2B
RGB <= ccd_generator:ccd.RGB
DATACLKB <= ccd_generator:ccd.DATACLKB
ADC_B[0] => ~NO_FANOUT~
ADC_B[1] => ~NO_FANOUT~
ADC_B[2] => ~NO_FANOUT~
ADC_B[3] => ~NO_FANOUT~
ADC_B[4] => ~NO_FANOUT~
ADC_B[5] => ~NO_FANOUT~
ADC_B[6] => ~NO_FANOUT~
ADC_B[7] => ~NO_FANOUT~
ADC_B[8] => ~NO_FANOUT~
ADC_B[9] => ~NO_FANOUT~
ADC_B[10] => ~NO_FANOUT~
ADC_B[11] => ~NO_FANOUT~
SHDB <= ccd_generator:ccd.SHDB
SHPB <= ccd_generator:ccd.SHPB
VDB <= ccd_generator:ccd.VDB
HDB <= ccd_generator:ccd.HDB
PBLKB <= ccd_generator:ccd.PBLKB
CLPDMB <= ccd_generator:ccd.CLPDMB
CLPOBB <= EOP_CONTROL:EOP_CTRL.EOP_ON
LVDS_D[0] <= LVDS_D[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[1] <= LVDS_D[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[2] <= LVDS_D[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[3] <= LVDS_D[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[4] <= LVDS_D[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[5] <= LVDS_D[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[6] <= LVDS_D[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[7] <= LVDS_D[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[8] <= LVDS_D[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[9] <= LVDS_D[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[10] <= LVDS_D[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[11] <= LVDS_D[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[12] <= LVDS_D[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[13] <= LVDS_D[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[14] <= LVDS_D[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[15] <= LVDS_D[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[16] <= LVDS_D[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[17] <= LVDS_D[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[18] <= LVDS_D[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[19] <= LVDS_D[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[20] <= LVDS_D[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[21] <= LVDS_D[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[22] <= LVDS_D[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[23] <= LVDS_D[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[24] <= LVDS_D[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[25] <= LVDS_D[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[26] <= LVDS_D[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_D[27] <= LVDS_D[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LVDS_CLK <= c[2].DB_MAX_OUTPUT_PORT_TYPE
A[0] <= <GND>
A[1] <= <GND>
A[2] <= <GND>
A[3] <= <GND>
A[4] <= <GND>
A[5] <= <GND>
A[6] <= <GND>
A[7] <= <GND>
A[8] <= <GND>
A[9] <= <GND>
A[10] <= <GND>
A[11] <= <GND>
A[12] <= <GND>
DQ[0] <= <UNC>
DQ[1] <= <UNC>
DQ[2] <= <UNC>
DQ[3] <= <UNC>
DQ[4] <= <UNC>
DQ[5] <= <UNC>
DQ[6] <= <UNC>
DQ[7] <= <UNC>
DQ[8] <= <UNC>
DQ[9] <= <UNC>
DQ[10] <= <UNC>
DQ[11] <= <UNC>
DQ[12] <= <UNC>
DQ[13] <= <UNC>
DQ[14] <= <UNC>
DQ[15] <= <UNC>
BA[0] <= <GND>
BA[1] <= <GND>
WE <= <GND>
CAS <= <GND>
RAS <= <GND>
CS <= <GND>
UDQM <= <GND>
LDQM <= <GND>
CKE <= <GND>
CLK_SDRAM <= <GND>
MPU_MODE => PSEN~0.DATAA
MPU_MODE => AduC842:AduC.MPU_MODE
MPU_RESET => AduC842:AduC.MPU_RESET
MPU_A[0] => AduC842:AduC.MPU_ADDR[0]
MPU_A[1] => AduC842:AduC.MPU_ADDR[1]
MPU_A[2] => AduC842:AduC.MPU_ADDR[2]
MPU_A[3] => AduC842:AduC.MPU_ADDR[3]
MPU_A[4] => AduC842:AduC.MPU_ADDR[4]
MPU_A[5] => AduC842:AduC.MPU_ADDR[5]
MPU_A[6] => AduC842:AduC.MPU_ADDR[6]
MPU_A[7] => AduC842:AduC.MPU_ADDR[7]
MPU_D[0] <= AduC842:AduC.MPU_D[0]
MPU_D[1] <= AduC842:AduC.MPU_D[1]
MPU_D[2] <= AduC842:AduC.MPU_D[2]
MPU_D[3] <= AduC842:AduC.MPU_D[3]
MPU_D[4] <= AduC842:AduC.MPU_D[4]
MPU_D[5] <= AduC842:AduC.MPU_D[5]
MPU_D[6] <= AduC842:AduC.MPU_D[6]
MPU_D[7] <= AduC842:AduC.MPU_D[7]
MPU_RD => AduC842:AduC.MPU_RD
MPU_WR => AduC842:AduC.MPU_WR
MPU_INT0 <= AduC842:AduC.MPU_INT0
MPU_INT1 <= AduC842:AduC.MPU_INT1
ALE => AduC842:AduC.ALE
PSEN <= PSEN~0.DB_MAX_OUTPUT_PORT_TYPE
RESET_842 <= AduC842:AduC.RESET_842
ADUC_TXD => RS232_TXD.DATAIN
ADUC_RXD <= RS232_RXD.DB_MAX_OUTPUT_PORT_TYPE
RS232_TXD <= ADUC_TXD.DB_MAX_OUTPUT_PORT_TYPE
RS232_RXD => ADUC_RXD.DATAIN
RS485_TXD <= AduC842:AduC.RS485_TXD
RS485_RXD => AduC842:AduC.RS485_RXD
RS485_MODE <= AduC842:AduC.RS485_MODE
RS485_PV <= AduC842:AduC.RS485_PV
BR <= EOP_CONTROL:EOP_CTRL.BR
PH <= EOP_CONTROL:EOP_CTRL.PH
RES1 <= <UNC>
RES2 <= <UNC>
KT[1] => EOP_CONTROL:EOP_CTRL.CLOSE_VL
KT[2] => EOP_CONTROL:EOP_CTRL.OPEN_VL
KT_OUT <= <GND>


|afalina_tvk|PLL_TV1:PLL_AFAL
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
c3 <= altpll:altpll_component.clk[3]
c4 <= altpll:altpll_component.clk[4]


|afalina_tvk|PLL_TV1:PLL_AFAL|altpll:altpll_component
inclk[0] => PLL_TV1_altpll:auto_generated.inclk[0]
inclk[1] => PLL_TV1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~4.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~3.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2]~2.DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4]~0.DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|afalina_tvk|PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|afalina_tvk|mpu_res:reset_generator
CLK => cnt[9].CLK
CLK => cnt[8].CLK
CLK => cnt[7].CLK
CLK => cnt[6].CLK
CLK => cnt[5].CLK
CLK => cnt[4].CLK
CLK => cnt[3].CLK
CLK => cnt[2].CLK
CLK => cnt[1].CLK
CLK => cnt[0].CLK
CLK => en[1].CLK
CLK => en[0].CLK
CLK => CNT_EN~reg0.CLK
RESET_INT <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
CNT_EN <= CNT_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|ADC_REC:ADC
CLK_IN => WR_ADDR[11].CLK
CLK_IN => WR_ADDR[10].CLK
CLK_IN => WR_ADDR[9].CLK
CLK_IN => WR_ADDR[8].CLK
CLK_IN => WR_ADDR[7].CLK
CLK_IN => WR_ADDR[6].CLK
CLK_IN => WR_ADDR[5].CLK
CLK_IN => WR_ADDR[4].CLK
CLK_IN => WR_ADDR[3].CLK
CLK_IN => WR_ADDR[2].CLK
CLK_IN => WR_ADDR[1].CLK
CLK_IN => WR_ADDR[0].CLK
CLK_IN => RAM_ADC:RAM_1.wrclock
RESET => WR_ADDR~23.OUTPUTSELECT
RESET => WR_ADDR~22.OUTPUTSELECT
RESET => WR_ADDR~21.OUTPUTSELECT
RESET => WR_ADDR~20.OUTPUTSELECT
RESET => WR_ADDR~19.OUTPUTSELECT
RESET => WR_ADDR~18.OUTPUTSELECT
RESET => WR_ADDR~17.OUTPUTSELECT
RESET => WR_ADDR~16.OUTPUTSELECT
RESET => WR_ADDR~15.OUTPUTSELECT
RESET => WR_ADDR~14.OUTPUTSELECT
RESET => WR_ADDR~13.OUTPUTSELECT
RESET => WR_ADDR~12.OUTPUTSELECT
ADC_IN[0] => RAM_ADC:RAM_1.data[0]
ADC_IN[1] => RAM_ADC:RAM_1.data[1]
ADC_IN[2] => RAM_ADC:RAM_1.data[2]
ADC_IN[3] => RAM_ADC:RAM_1.data[3]
ADC_IN[4] => RAM_ADC:RAM_1.data[4]
ADC_IN[5] => RAM_ADC:RAM_1.data[5]
ADC_IN[6] => RAM_ADC:RAM_1.data[6]
ADC_IN[7] => RAM_ADC:RAM_1.data[7]
ADC_IN[8] => RAM_ADC:RAM_1.data[8]
ADC_IN[9] => RAM_ADC:RAM_1.data[9]
ADC_IN[10] => RAM_ADC:RAM_1.data[10]
ADC_IN[11] => RAM_ADC:RAM_1.data[11]
CLK_OUT => RAM_ADC:RAM_1.rdclock
X[0] => RAM_ADC:RAM_1.rdaddress[0]
X[1] => RAM_ADC:RAM_1.rdaddress[1]
X[2] => RAM_ADC:RAM_1.rdaddress[2]
X[3] => RAM_ADC:RAM_1.rdaddress[3]
X[4] => RAM_ADC:RAM_1.rdaddress[4]
X[5] => RAM_ADC:RAM_1.rdaddress[5]
X[6] => RAM_ADC:RAM_1.rdaddress[6]
X[7] => RAM_ADC:RAM_1.rdaddress[7]
X[8] => RAM_ADC:RAM_1.rdaddress[8]
X[9] => RAM_ADC:RAM_1.rdaddress[9]
X[10] => RAM_ADC:RAM_1.rdaddress[10]
X[11] => RAM_ADC:RAM_1.rdaddress[11]
ADC_OUT[0] <= RAM_ADC:RAM_1.q[0]
ADC_OUT[1] <= RAM_ADC:RAM_1.q[1]
ADC_OUT[2] <= RAM_ADC:RAM_1.q[2]
ADC_OUT[3] <= RAM_ADC:RAM_1.q[3]
ADC_OUT[4] <= RAM_ADC:RAM_1.q[4]
ADC_OUT[5] <= RAM_ADC:RAM_1.q[5]
ADC_OUT[6] <= RAM_ADC:RAM_1.q[6]
ADC_OUT[7] <= RAM_ADC:RAM_1.q[7]
ADC_OUT[8] <= RAM_ADC:RAM_1.q[8]
ADC_OUT[9] <= RAM_ADC:RAM_1.q[9]
ADC_OUT[10] <= RAM_ADC:RAM_1.q[10]
ADC_OUT[11] <= RAM_ADC:RAM_1.q[11]


|afalina_tvk|ADC_REC:ADC|RAM_ADC:RAM_1
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
rdaddress[11] => altsyncram:altsyncram_component.address_b[11]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wraddress[11] => altsyncram:altsyncram_component.address_a[11]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]


|afalina_tvk|ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component
wren_a => altsyncram_tmj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tmj1:auto_generated.data_a[0]
data_a[1] => altsyncram_tmj1:auto_generated.data_a[1]
data_a[2] => altsyncram_tmj1:auto_generated.data_a[2]
data_a[3] => altsyncram_tmj1:auto_generated.data_a[3]
data_a[4] => altsyncram_tmj1:auto_generated.data_a[4]
data_a[5] => altsyncram_tmj1:auto_generated.data_a[5]
data_a[6] => altsyncram_tmj1:auto_generated.data_a[6]
data_a[7] => altsyncram_tmj1:auto_generated.data_a[7]
data_a[8] => altsyncram_tmj1:auto_generated.data_a[8]
data_a[9] => altsyncram_tmj1:auto_generated.data_a[9]
data_a[10] => altsyncram_tmj1:auto_generated.data_a[10]
data_a[11] => altsyncram_tmj1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_tmj1:auto_generated.address_a[0]
address_a[1] => altsyncram_tmj1:auto_generated.address_a[1]
address_a[2] => altsyncram_tmj1:auto_generated.address_a[2]
address_a[3] => altsyncram_tmj1:auto_generated.address_a[3]
address_a[4] => altsyncram_tmj1:auto_generated.address_a[4]
address_a[5] => altsyncram_tmj1:auto_generated.address_a[5]
address_a[6] => altsyncram_tmj1:auto_generated.address_a[6]
address_a[7] => altsyncram_tmj1:auto_generated.address_a[7]
address_a[8] => altsyncram_tmj1:auto_generated.address_a[8]
address_a[9] => altsyncram_tmj1:auto_generated.address_a[9]
address_a[10] => altsyncram_tmj1:auto_generated.address_a[10]
address_a[11] => altsyncram_tmj1:auto_generated.address_a[11]
address_b[0] => altsyncram_tmj1:auto_generated.address_b[0]
address_b[1] => altsyncram_tmj1:auto_generated.address_b[1]
address_b[2] => altsyncram_tmj1:auto_generated.address_b[2]
address_b[3] => altsyncram_tmj1:auto_generated.address_b[3]
address_b[4] => altsyncram_tmj1:auto_generated.address_b[4]
address_b[5] => altsyncram_tmj1:auto_generated.address_b[5]
address_b[6] => altsyncram_tmj1:auto_generated.address_b[6]
address_b[7] => altsyncram_tmj1:auto_generated.address_b[7]
address_b[8] => altsyncram_tmj1:auto_generated.address_b[8]
address_b[9] => altsyncram_tmj1:auto_generated.address_b[9]
address_b[10] => altsyncram_tmj1:auto_generated.address_b[10]
address_b[11] => altsyncram_tmj1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tmj1:auto_generated.clock0
clock1 => altsyncram_tmj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_tmj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_tmj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_tmj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_tmj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_tmj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_tmj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_tmj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_tmj1:auto_generated.q_b[7]
q_b[8] <= altsyncram_tmj1:auto_generated.q_b[8]
q_b[9] <= altsyncram_tmj1:auto_generated.q_b[9]
q_b[10] <= altsyncram_tmj1:auto_generated.q_b[10]
q_b[11] <= altsyncram_tmj1:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|afalina_tvk|ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|afalina_tvk|ccd_generator:ccd
CLK => ccd415_sync_generator:ccd415.CLK
CLK => XV1A~reg0.CLK
CLK => XV2A~reg0.CLK
CLK => XV3A~reg0.CLK
CLK => XV4A~reg0.CLK
CLK => SG2AA~reg0.CLK
CLK => SG2BA~reg0.CLK
CLK => XSUBA~reg0.CLK
CLK => H1A~reg0.CLK
CLK => H2A~reg0.CLK
CLK => RGA~reg0.CLK
CLK => DATACLKA~reg0.CLK
CLK => SL~reg0.CLK
CLK => SCK~reg0.CLK
CLK => SDATA~reg0.CLK
CLK => SHDA~reg0.CLK
CLK => SHPA~reg0.CLK
CLK => VDA~reg0.CLK
CLK => HDA~reg0.CLK
CLK => PBLKA~reg0.CLK
CLK => CLPDMA~reg0.CLK
CLK => CLPOBA~reg0.CLK
CLK => XV1B~reg0.CLK
CLK => XV2B~reg0.CLK
CLK => XV3B~reg0.CLK
CLK => XV4B~reg0.CLK
CLK => SG2AB~reg0.CLK
CLK => SG2BB~reg0.CLK
CLK => XSUBB~reg0.CLK
CLK => H1B~reg0.CLK
CLK => H2B~reg0.CLK
CLK => RGB~reg0.CLK
CLK => DATACLKB~reg0.CLK
CLK => SHDB~reg0.CLK
CLK => SHPB~reg0.CLK
CLK => VDB~reg0.CLK
CLK => HDB~reg0.CLK
CLK => PBLKB~reg0.CLK
CLK => CLPDMB~reg0.CLK
CLK => CLPOBB~reg0.CLK
CLK => X[11]~reg0.CLK
CLK => X[10]~reg0.CLK
CLK => X[9]~reg0.CLK
CLK => X[8]~reg0.CLK
CLK => X[7]~reg0.CLK
CLK => X[6]~reg0.CLK
CLK => X[5]~reg0.CLK
CLK => X[4]~reg0.CLK
CLK => X[3]~reg0.CLK
CLK => X[2]~reg0.CLK
CLK => X[1]~reg0.CLK
CLK => X[0]~reg0.CLK
CLK => Y[11]~reg0.CLK
CLK => Y[10]~reg0.CLK
CLK => Y[9]~reg0.CLK
CLK => Y[8]~reg0.CLK
CLK => Y[7]~reg0.CLK
CLK => Y[6]~reg0.CLK
CLK => Y[5]~reg0.CLK
CLK => Y[4]~reg0.CLK
CLK => Y[3]~reg0.CLK
CLK => Y[2]~reg0.CLK
CLK => Y[1]~reg0.CLK
CLK => Y[0]~reg0.CLK
CLK => LINE~reg0.CLK
CLK => FRAME~reg0.CLK
CLK => DATE_EN~reg0.CLK
CLK => ccd285_sync_generator:ccd285.CLK
CNT_EN => ccd415_sync_generator:ccd415.CNT_EN
CNT_EN => ccd285_sync_generator:ccd285.CNT_EN
RESET => ccd415_sync_generator:ccd415.RESET
RESET => ccd285_sync_generator:ccd285.RESET
RESET => DATE_EN~1.OUTPUTSELECT
RESET => FRAME~1.OUTPUTSELECT
RESET => LINE~1.OUTPUTSELECT
RESET => Y~23.OUTPUTSELECT
RESET => Y~22.OUTPUTSELECT
RESET => Y~21.OUTPUTSELECT
RESET => Y~20.OUTPUTSELECT
RESET => Y~19.OUTPUTSELECT
RESET => Y~18.OUTPUTSELECT
RESET => Y~17.OUTPUTSELECT
RESET => Y~16.OUTPUTSELECT
RESET => Y~15.OUTPUTSELECT
RESET => Y~14.OUTPUTSELECT
RESET => Y~13.OUTPUTSELECT
RESET => Y~12.OUTPUTSELECT
RESET => X~23.OUTPUTSELECT
RESET => X~22.OUTPUTSELECT
RESET => X~21.OUTPUTSELECT
RESET => X~20.OUTPUTSELECT
RESET => X~19.OUTPUTSELECT
RESET => X~18.OUTPUTSELECT
RESET => X~17.OUTPUTSELECT
RESET => X~16.OUTPUTSELECT
RESET => X~15.OUTPUTSELECT
RESET => X~14.OUTPUTSELECT
RESET => X~13.OUTPUTSELECT
RESET => X~12.OUTPUTSELECT
RESET => CLPDMB~1.OUTPUTSELECT
RESET => PBLKB~1.OUTPUTSELECT
RESET => HDB~1.OUTPUTSELECT
RESET => VDB~1.OUTPUTSELECT
RESET => SHPB~1.OUTPUTSELECT
RESET => SHDB~1.OUTPUTSELECT
RESET => DATACLKB~1.OUTPUTSELECT
RESET => RGB~1.OUTPUTSELECT
RESET => H2B~1.OUTPUTSELECT
RESET => H1B~1.OUTPUTSELECT
RESET => XSUBB~1.OUTPUTSELECT
RESET => SG2AB~1.OUTPUTSELECT
RESET => XV3B~1.OUTPUTSELECT
RESET => XV2B~1.OUTPUTSELECT
RESET => XV1B~1.OUTPUTSELECT
RESET => CLPOBA~1.OUTPUTSELECT
RESET => CLPDMA~1.OUTPUTSELECT
RESET => PBLKA~1.OUTPUTSELECT
RESET => HDA~1.OUTPUTSELECT
RESET => VDA~1.OUTPUTSELECT
RESET => SHPA~1.OUTPUTSELECT
RESET => SHDA~1.OUTPUTSELECT
RESET => SDATA~1.OUTPUTSELECT
RESET => SCK~1.OUTPUTSELECT
RESET => SL~1.OUTPUTSELECT
RESET => DATACLKA~1.OUTPUTSELECT
RESET => RGA~1.OUTPUTSELECT
RESET => H2A~1.OUTPUTSELECT
RESET => H1A~1.OUTPUTSELECT
RESET => XSUBA~1.OUTPUTSELECT
RESET => SG2BA~1.OUTPUTSELECT
RESET => SG2AA~1.OUTPUTSELECT
RESET => XV4A~1.OUTPUTSELECT
RESET => XV3A~1.OUTPUTSELECT
RESET => XV2A~1.OUTPUTSELECT
RESET => XV1A~1.OUTPUTSELECT
SHUTTER[0] => ccd415_sync_generator:ccd415.SHUTTER[0]
SHUTTER[0] => ccd285_sync_generator:ccd285.SHUTTER[0]
SHUTTER[1] => ccd415_sync_generator:ccd415.SHUTTER[1]
SHUTTER[1] => ccd285_sync_generator:ccd285.SHUTTER[1]
SHUTTER[2] => ccd415_sync_generator:ccd415.SHUTTER[2]
SHUTTER[2] => ccd285_sync_generator:ccd285.SHUTTER[2]
SHUTTER[3] => ccd415_sync_generator:ccd415.SHUTTER[3]
SHUTTER[3] => ccd285_sync_generator:ccd285.SHUTTER[3]
SHUTTER[4] => ccd415_sync_generator:ccd415.SHUTTER[4]
SHUTTER[4] => ccd285_sync_generator:ccd285.SHUTTER[4]
SHUTTER[5] => ccd415_sync_generator:ccd415.SHUTTER[5]
SHUTTER[5] => ccd285_sync_generator:ccd285.SHUTTER[5]
SHUTTER[6] => ccd415_sync_generator:ccd415.SHUTTER[6]
SHUTTER[6] => ccd285_sync_generator:ccd285.SHUTTER[6]
SHUTTER[7] => ccd415_sync_generator:ccd415.SHUTTER[7]
SHUTTER[7] => ccd285_sync_generator:ccd285.SHUTTER[7]
SHUTTER[8] => ccd415_sync_generator:ccd415.SHUTTER[8]
SHUTTER[8] => ccd285_sync_generator:ccd285.SHUTTER[8]
SHUTTER[9] => ccd415_sync_generator:ccd415.SHUTTER[9]
SHUTTER[9] => ccd285_sync_generator:ccd285.SHUTTER[9]
SHUTTER[10] => ccd415_sync_generator:ccd415.SHUTTER[10]
SHUTTER[10] => ccd285_sync_generator:ccd285.SHUTTER[10]
SHUTTER[11] => ccd415_sync_generator:ccd415.SHUTTER[11]
SHUTTER[11] => ccd285_sync_generator:ccd285.SHUTTER[11]
GAIN[0] => ccd415_sync_generator:ccd415.GAIN[0]
GAIN[0] => ccd285_sync_generator:ccd285.GAIN[0]
GAIN[1] => ccd415_sync_generator:ccd415.GAIN[1]
GAIN[1] => ccd285_sync_generator:ccd285.GAIN[1]
GAIN[2] => ccd415_sync_generator:ccd415.GAIN[2]
GAIN[2] => ccd285_sync_generator:ccd285.GAIN[2]
GAIN[3] => ccd415_sync_generator:ccd415.GAIN[3]
GAIN[3] => ccd285_sync_generator:ccd285.GAIN[3]
GAIN[4] => ccd415_sync_generator:ccd415.GAIN[4]
GAIN[4] => ccd285_sync_generator:ccd285.GAIN[4]
GAIN[5] => ccd415_sync_generator:ccd415.GAIN[5]
GAIN[5] => ccd285_sync_generator:ccd285.GAIN[5]
GAIN[6] => ccd415_sync_generator:ccd415.GAIN[6]
GAIN[6] => ccd285_sync_generator:ccd285.GAIN[6]
GAIN[7] => ccd415_sync_generator:ccd415.GAIN[7]
GAIN[7] => ccd285_sync_generator:ccd285.GAIN[7]
GAIN[8] => ccd415_sync_generator:ccd415.GAIN[8]
GAIN[8] => ccd285_sync_generator:ccd285.GAIN[8]
GAIN[9] => ccd415_sync_generator:ccd415.GAIN[9]
GAIN[9] => ccd285_sync_generator:ccd285.GAIN[9]
GAIN_STROBE => ccd415_sync_generator:ccd415.GAIN_STROBE
GAIN_STROBE => ccd285_sync_generator:ccd285.GAIN_STROBE
CLAMP[0] => ccd415_sync_generator:ccd415.CLAMP[0]
CLAMP[0] => ccd285_sync_generator:ccd285.CLAMP[0]
CLAMP[1] => ccd415_sync_generator:ccd415.CLAMP[1]
CLAMP[1] => ccd285_sync_generator:ccd285.CLAMP[1]
CLAMP[2] => ccd415_sync_generator:ccd415.CLAMP[2]
CLAMP[2] => ccd285_sync_generator:ccd285.CLAMP[2]
CLAMP[3] => ccd415_sync_generator:ccd415.CLAMP[3]
CLAMP[3] => ccd285_sync_generator:ccd285.CLAMP[3]
CLAMP[4] => ccd415_sync_generator:ccd415.CLAMP[4]
CLAMP[4] => ccd285_sync_generator:ccd285.CLAMP[4]
CLAMP[5] => ccd415_sync_generator:ccd415.CLAMP[5]
CLAMP[5] => ccd285_sync_generator:ccd285.CLAMP[5]
CLAMP[6] => ccd415_sync_generator:ccd415.CLAMP[6]
CLAMP[6] => ccd285_sync_generator:ccd285.CLAMP[6]
CLAMP[7] => ccd415_sync_generator:ccd415.CLAMP[7]
CLAMP[7] => ccd285_sync_generator:ccd285.CLAMP[7]
CLAMP_STROBE => ccd415_sync_generator:ccd415.CLAMP_STROBE
CLAMP_STROBE => ccd285_sync_generator:ccd285.CLAMP_STROBE
CHOICE_CCD => DATE_EN~0.OUTPUTSELECT
CHOICE_CCD => FRAME~0.OUTPUTSELECT
CHOICE_CCD => LINE~0.OUTPUTSELECT
CHOICE_CCD => Y~11.OUTPUTSELECT
CHOICE_CCD => Y~10.OUTPUTSELECT
CHOICE_CCD => Y~9.OUTPUTSELECT
CHOICE_CCD => Y~8.OUTPUTSELECT
CHOICE_CCD => Y~7.OUTPUTSELECT
CHOICE_CCD => Y~6.OUTPUTSELECT
CHOICE_CCD => Y~5.OUTPUTSELECT
CHOICE_CCD => Y~4.OUTPUTSELECT
CHOICE_CCD => Y~3.OUTPUTSELECT
CHOICE_CCD => Y~2.OUTPUTSELECT
CHOICE_CCD => Y~1.OUTPUTSELECT
CHOICE_CCD => Y~0.OUTPUTSELECT
CHOICE_CCD => X~11.OUTPUTSELECT
CHOICE_CCD => X~10.OUTPUTSELECT
CHOICE_CCD => X~9.OUTPUTSELECT
CHOICE_CCD => X~8.OUTPUTSELECT
CHOICE_CCD => X~7.OUTPUTSELECT
CHOICE_CCD => X~6.OUTPUTSELECT
CHOICE_CCD => X~5.OUTPUTSELECT
CHOICE_CCD => X~4.OUTPUTSELECT
CHOICE_CCD => X~3.OUTPUTSELECT
CHOICE_CCD => X~2.OUTPUTSELECT
CHOICE_CCD => X~1.OUTPUTSELECT
CHOICE_CCD => X~0.OUTPUTSELECT
CHOICE_CCD => CLPDMB~0.OUTPUTSELECT
CHOICE_CCD => PBLKB~0.OUTPUTSELECT
CHOICE_CCD => HDB~0.OUTPUTSELECT
CHOICE_CCD => VDB~0.OUTPUTSELECT
CHOICE_CCD => SHPB~0.OUTPUTSELECT
CHOICE_CCD => SHDB~0.OUTPUTSELECT
CHOICE_CCD => DATACLKB~0.OUTPUTSELECT
CHOICE_CCD => RGB~0.OUTPUTSELECT
CHOICE_CCD => H2B~0.OUTPUTSELECT
CHOICE_CCD => H1B~0.OUTPUTSELECT
CHOICE_CCD => XSUBB~0.OUTPUTSELECT
CHOICE_CCD => SG2AB~0.OUTPUTSELECT
CHOICE_CCD => XV3B~0.OUTPUTSELECT
CHOICE_CCD => XV2B~0.OUTPUTSELECT
CHOICE_CCD => XV1B~0.OUTPUTSELECT
CHOICE_CCD => CLPOBA~0.OUTPUTSELECT
CHOICE_CCD => CLPDMA~0.OUTPUTSELECT
CHOICE_CCD => PBLKA~0.OUTPUTSELECT
CHOICE_CCD => HDA~0.OUTPUTSELECT
CHOICE_CCD => VDA~0.OUTPUTSELECT
CHOICE_CCD => SHPA~0.OUTPUTSELECT
CHOICE_CCD => SHDA~0.OUTPUTSELECT
CHOICE_CCD => SDATA~0.OUTPUTSELECT
CHOICE_CCD => SCK~0.OUTPUTSELECT
CHOICE_CCD => SL~0.OUTPUTSELECT
CHOICE_CCD => DATACLKA~0.OUTPUTSELECT
CHOICE_CCD => RGA~0.OUTPUTSELECT
CHOICE_CCD => H2A~0.OUTPUTSELECT
CHOICE_CCD => H1A~0.OUTPUTSELECT
CHOICE_CCD => XSUBA~0.OUTPUTSELECT
CHOICE_CCD => SG2BA~0.OUTPUTSELECT
CHOICE_CCD => SG2AA~0.OUTPUTSELECT
CHOICE_CCD => XV4A~0.OUTPUTSELECT
CHOICE_CCD => XV3A~0.OUTPUTSELECT
CHOICE_CCD => XV2A~0.OUTPUTSELECT
CHOICE_CCD => XV1A~0.OUTPUTSELECT
MODE_CCD => ccd415_sync_generator:ccd415.MODE_CCD
MODE_CCD => ccd285_sync_generator:ccd285.MODE_CCD
WIND_CCD => ccd415_sync_generator:ccd415.WIND_CCD
WIND_CCD => ccd285_sync_generator:ccd285.WIND_CCD
XV1A <= XV1A~reg0.DB_MAX_OUTPUT_PORT_TYPE
XV2A <= XV2A~reg0.DB_MAX_OUTPUT_PORT_TYPE
XV3A <= XV3A~reg0.DB_MAX_OUTPUT_PORT_TYPE
XV4A <= XV4A~reg0.DB_MAX_OUTPUT_PORT_TYPE
SG2AA <= SG2AA~reg0.DB_MAX_OUTPUT_PORT_TYPE
SG2BA <= SG2BA~reg0.DB_MAX_OUTPUT_PORT_TYPE
XSUBA <= XSUBA~reg0.DB_MAX_OUTPUT_PORT_TYPE
H1A <= H1A~reg0.DB_MAX_OUTPUT_PORT_TYPE
H2A <= H2A~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGA <= RGA~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATACLKA <= DATACLKA~reg0.DB_MAX_OUTPUT_PORT_TYPE
SL <= SL~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCK <= SCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDATA <= SDATA~reg0.DB_MAX_OUTPUT_PORT_TYPE
SHDA <= SHDA~reg0.DB_MAX_OUTPUT_PORT_TYPE
SHPA <= SHPA~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDA <= VDA~reg0.DB_MAX_OUTPUT_PORT_TYPE
HDA <= HDA~reg0.DB_MAX_OUTPUT_PORT_TYPE
PBLKA <= PBLKA~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLPDMA <= CLPDMA~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLPOBA <= CLPOBA~reg0.DB_MAX_OUTPUT_PORT_TYPE
XV1B <= XV1B~reg0.DB_MAX_OUTPUT_PORT_TYPE
XV2B <= XV2B~reg0.DB_MAX_OUTPUT_PORT_TYPE
XV3B <= XV3B~reg0.DB_MAX_OUTPUT_PORT_TYPE
XV4B <= XV4B~reg0.DB_MAX_OUTPUT_PORT_TYPE
SG2AB <= SG2AB~reg0.DB_MAX_OUTPUT_PORT_TYPE
SG2BB <= SG2BB~reg0.DB_MAX_OUTPUT_PORT_TYPE
XSUBB <= XSUBB~reg0.DB_MAX_OUTPUT_PORT_TYPE
H1B <= H1B~reg0.DB_MAX_OUTPUT_PORT_TYPE
H2B <= H2B~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB <= RGB~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATACLKB <= DATACLKB~reg0.DB_MAX_OUTPUT_PORT_TYPE
SHDB <= SHDB~reg0.DB_MAX_OUTPUT_PORT_TYPE
SHPB <= SHPB~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDB <= VDB~reg0.DB_MAX_OUTPUT_PORT_TYPE
HDB <= HDB~reg0.DB_MAX_OUTPUT_PORT_TYPE
PBLKB <= PBLKB~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLPDMB <= CLPDMB~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLPOBB <= CLPOBB~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[0] <= X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[0] <= Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LINE <= LINE~reg0.DB_MAX_OUTPUT_PORT_TYPE
FRAME <= FRAME~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATE_EN <= DATE_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|ccd_generator:ccd|ccd285_sync_generator:ccd285
CLK => AD9845:ADC.CLK
CLK => xvform_285:xvform.CLK
CLK => ccd_counters:cntXY.CLK
CNT_EN => AD9845:ADC.CNT_EN
CNT_EN => xvform_285:xvform.CNT_EN
CNT_EN => ccd_counters:cntXY.CNT_EN
RESET => AD9845:ADC.RESET
RESET => xvform_285:xvform.RESET
RESET => ccd_counters:cntXY.RESET
SHUTTER[0] => xvform_285:xvform.C_SHUTTER[0]
SHUTTER[1] => xvform_285:xvform.C_SHUTTER[1]
SHUTTER[2] => xvform_285:xvform.C_SHUTTER[2]
SHUTTER[3] => xvform_285:xvform.C_SHUTTER[3]
SHUTTER[4] => xvform_285:xvform.C_SHUTTER[4]
SHUTTER[5] => xvform_285:xvform.C_SHUTTER[5]
SHUTTER[6] => xvform_285:xvform.C_SHUTTER[6]
SHUTTER[7] => xvform_285:xvform.C_SHUTTER[7]
SHUTTER[8] => xvform_285:xvform.C_SHUTTER[8]
SHUTTER[9] => xvform_285:xvform.C_SHUTTER[9]
SHUTTER[10] => xvform_285:xvform.C_SHUTTER[10]
SHUTTER[11] => xvform_285:xvform.C_SHUTTER[11]
GAIN[0] => AD9845:ADC.ADC_GAIN[0]
GAIN[1] => AD9845:ADC.ADC_GAIN[1]
GAIN[2] => AD9845:ADC.ADC_GAIN[2]
GAIN[3] => AD9845:ADC.ADC_GAIN[3]
GAIN[4] => AD9845:ADC.ADC_GAIN[4]
GAIN[5] => AD9845:ADC.ADC_GAIN[5]
GAIN[6] => AD9845:ADC.ADC_GAIN[6]
GAIN[7] => AD9845:ADC.ADC_GAIN[7]
GAIN[8] => AD9845:ADC.ADC_GAIN[8]
GAIN[9] => AD9845:ADC.ADC_GAIN[9]
GAIN_STROBE => AD9845:ADC.GAIN_STROBE
CLAMP[0] => AD9845:ADC.ADC_CLAMP[0]
CLAMP[1] => AD9845:ADC.ADC_CLAMP[1]
CLAMP[2] => AD9845:ADC.ADC_CLAMP[2]
CLAMP[3] => AD9845:ADC.ADC_CLAMP[3]
CLAMP[4] => AD9845:ADC.ADC_CLAMP[4]
CLAMP[5] => AD9845:ADC.ADC_CLAMP[5]
CLAMP[6] => AD9845:ADC.ADC_CLAMP[6]
CLAMP[7] => AD9845:ADC.ADC_CLAMP[7]
CLAMP_STROBE => AD9845:ADC.CLAMP_STROBE
MODE_CCD => AD9845:ADC.MODE_CCD
MODE_CCD => xvform_285:xvform.MODE_CCD
MODE_CCD => ccd_counters:cntXY.MODE_CCD
WIND_CCD => xvform_285:xvform.WIND_CCD
XV1 <= xvform_285:xvform.XV1
XV2 <= xvform_285:xvform.XV2
XV3 <= xvform_285:xvform.XV3
XV4 <= xvform_285:xvform.XV4
SG2A <= xvform_285:xvform.SG2A
SG2B <= xvform_285:xvform.SG2B
XSUB <= xvform_285:xvform.XSUB
H1 <= xvform_285:xvform.H1
H2 <= xvform_285:xvform.H2
RG <= xvform_285:xvform.RG
DATACLK <= AD9845:ADC.DATACLK
SL <= AD9845:ADC.AD_SL
SCK <= AD9845:ADC.AD_SCK
SDATA <= AD9845:ADC.AD_SDATA
SHD <= AD9845:ADC.SHD
SHP <= AD9845:ADC.SHP
VD <= AD9845:ADC.VD
HD <= AD9845:ADC.HD
PBLK <= AD9845:ADC.PBLK
CLPDM <= AD9845:ADC.CLPDM
CLPOB <= AD9845:ADC.CLPOB
X[0] <= ccd_counters:cntXY.X[0]
X[1] <= ccd_counters:cntXY.X[1]
X[2] <= ccd_counters:cntXY.X[2]
X[3] <= ccd_counters:cntXY.X[3]
X[4] <= ccd_counters:cntXY.X[4]
X[5] <= ccd_counters:cntXY.X[5]
X[6] <= ccd_counters:cntXY.X[6]
X[7] <= ccd_counters:cntXY.X[7]
X[8] <= ccd_counters:cntXY.X[8]
X[9] <= ccd_counters:cntXY.X[9]
X[10] <= ccd_counters:cntXY.X[10]
X[11] <= ccd_counters:cntXY.X[11]
Y[0] <= ccd_counters:cntXY.Y[0]
Y[1] <= ccd_counters:cntXY.Y[1]
Y[2] <= ccd_counters:cntXY.Y[2]
Y[3] <= ccd_counters:cntXY.Y[3]
Y[4] <= ccd_counters:cntXY.Y[4]
Y[5] <= ccd_counters:cntXY.Y[5]
Y[6] <= ccd_counters:cntXY.Y[6]
Y[7] <= ccd_counters:cntXY.Y[7]
Y[8] <= ccd_counters:cntXY.Y[8]
Y[9] <= ccd_counters:cntXY.Y[9]
Y[10] <= ccd_counters:cntXY.Y[10]
Y[11] <= ccd_counters:cntXY.Y[11]
LINE <= xvform_285:xvform.LINE
FRAME <= xvform_285:xvform.FRAME
DATE_EN <= <GND>


|afalina_tvk|ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY
CLK => cntX[11].CLK
CLK => cntX[10].CLK
CLK => cntX[9].CLK
CLK => cntX[8].CLK
CLK => cntX[7].CLK
CLK => cntX[6].CLK
CLK => cntX[5].CLK
CLK => cntX[4].CLK
CLK => cntX[3].CLK
CLK => cntX[2].CLK
CLK => cntX[1].CLK
CLK => cntX[0].CLK
CLK => cntY[11].CLK
CLK => cntY[10].CLK
CLK => cntY[9].CLK
CLK => cntY[8].CLK
CLK => cntY[7].CLK
CLK => cntY[6].CLK
CLK => cntY[5].CLK
CLK => cntY[4].CLK
CLK => cntY[3].CLK
CLK => cntY[2].CLK
CLK => cntY[1].CLK
CLK => cntY[0].CLK
CLK => X[11]~reg0.CLK
CLK => X[10]~reg0.CLK
CLK => X[9]~reg0.CLK
CLK => X[8]~reg0.CLK
CLK => X[7]~reg0.CLK
CLK => X[6]~reg0.CLK
CLK => X[5]~reg0.CLK
CLK => X[4]~reg0.CLK
CLK => X[3]~reg0.CLK
CLK => X[2]~reg0.CLK
CLK => X[1]~reg0.CLK
CLK => X[0]~reg0.CLK
CNT_EN => X~11.OUTPUTSELECT
CNT_EN => X~10.OUTPUTSELECT
CNT_EN => X~9.OUTPUTSELECT
CNT_EN => X~8.OUTPUTSELECT
CNT_EN => X~7.OUTPUTSELECT
CNT_EN => X~6.OUTPUTSELECT
CNT_EN => X~5.OUTPUTSELECT
CNT_EN => X~4.OUTPUTSELECT
CNT_EN => X~3.OUTPUTSELECT
CNT_EN => X~2.OUTPUTSELECT
CNT_EN => X~1.OUTPUTSELECT
CNT_EN => X~0.OUTPUTSELECT
CNT_EN => cntY~59.OUTPUTSELECT
CNT_EN => cntY~58.OUTPUTSELECT
CNT_EN => cntY~57.OUTPUTSELECT
CNT_EN => cntY~56.OUTPUTSELECT
CNT_EN => cntY~55.OUTPUTSELECT
CNT_EN => cntY~54.OUTPUTSELECT
CNT_EN => cntY~53.OUTPUTSELECT
CNT_EN => cntY~52.OUTPUTSELECT
CNT_EN => cntY~51.OUTPUTSELECT
CNT_EN => cntY~50.OUTPUTSELECT
CNT_EN => cntY~49.OUTPUTSELECT
CNT_EN => cntY~48.OUTPUTSELECT
CNT_EN => cntX~23.OUTPUTSELECT
CNT_EN => cntX~22.OUTPUTSELECT
CNT_EN => cntX~21.OUTPUTSELECT
CNT_EN => cntX~20.OUTPUTSELECT
CNT_EN => cntX~19.OUTPUTSELECT
CNT_EN => cntX~18.OUTPUTSELECT
CNT_EN => cntX~17.OUTPUTSELECT
CNT_EN => cntX~16.OUTPUTSELECT
CNT_EN => cntX~15.OUTPUTSELECT
CNT_EN => cntX~14.OUTPUTSELECT
CNT_EN => cntX~13.OUTPUTSELECT
CNT_EN => cntX~12.OUTPUTSELECT
RESET => X~23.OUTPUTSELECT
RESET => X~22.OUTPUTSELECT
RESET => X~21.OUTPUTSELECT
RESET => X~20.OUTPUTSELECT
RESET => X~19.OUTPUTSELECT
RESET => X~18.OUTPUTSELECT
RESET => X~17.OUTPUTSELECT
RESET => X~16.OUTPUTSELECT
RESET => X~15.OUTPUTSELECT
RESET => X~14.OUTPUTSELECT
RESET => X~13.OUTPUTSELECT
RESET => X~12.OUTPUTSELECT
RESET => cntY~71.OUTPUTSELECT
RESET => cntY~70.OUTPUTSELECT
RESET => cntY~69.OUTPUTSELECT
RESET => cntY~68.OUTPUTSELECT
RESET => cntY~67.OUTPUTSELECT
RESET => cntY~66.OUTPUTSELECT
RESET => cntY~65.OUTPUTSELECT
RESET => cntY~64.OUTPUTSELECT
RESET => cntY~63.OUTPUTSELECT
RESET => cntY~62.OUTPUTSELECT
RESET => cntY~61.OUTPUTSELECT
RESET => cntY~60.OUTPUTSELECT
RESET => cntX~35.OUTPUTSELECT
RESET => cntX~34.OUTPUTSELECT
RESET => cntX~33.OUTPUTSELECT
RESET => cntX~32.OUTPUTSELECT
RESET => cntX~31.OUTPUTSELECT
RESET => cntX~30.OUTPUTSELECT
RESET => cntX~29.OUTPUTSELECT
RESET => cntX~28.OUTPUTSELECT
RESET => cntX~27.OUTPUTSELECT
RESET => cntX~26.OUTPUTSELECT
RESET => cntX~25.OUTPUTSELECT
RESET => cntX~24.OUTPUTSELECT
MODE_CCD => cntY~47.OUTPUTSELECT
MODE_CCD => cntY~46.OUTPUTSELECT
MODE_CCD => cntY~45.OUTPUTSELECT
MODE_CCD => cntY~44.OUTPUTSELECT
MODE_CCD => cntY~43.OUTPUTSELECT
MODE_CCD => cntY~42.OUTPUTSELECT
MODE_CCD => cntY~41.OUTPUTSELECT
MODE_CCD => cntY~40.OUTPUTSELECT
MODE_CCD => cntY~39.OUTPUTSELECT
MODE_CCD => cntY~38.OUTPUTSELECT
MODE_CCD => cntY~37.OUTPUTSELECT
MODE_CCD => cntY~36.OUTPUTSELECT
X[0] <= X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[0] <= cntY[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= cntY[1].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= cntY[2].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= cntY[3].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= cntY[4].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= cntY[5].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= cntY[6].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= cntY[7].DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= cntY[8].DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= cntY[9].DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= cntY[10].DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= cntY[11].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform
CLK => NumLine[11].CLK
CLK => NumLine[10].CLK
CLK => NumLine[9].CLK
CLK => NumLine[8].CLK
CLK => NumLine[7].CLK
CLK => NumLine[6].CLK
CLK => NumLine[5].CLK
CLK => NumLine[4].CLK
CLK => NumLine[3].CLK
CLK => NumLine[2].CLK
CLK => NumLine[1].CLK
CLK => NumLine[0].CLK
CLK => xtran[11].CLK
CLK => xtran[10].CLK
CLK => xtran[9].CLK
CLK => xtran[8].CLK
CLK => xtran[7].CLK
CLK => xtran[6].CLK
CLK => xtran[5].CLK
CLK => xtran[4].CLK
CLK => xtran[3].CLK
CLK => xtran[2].CLK
CLK => xtran[1].CLK
CLK => xtran[0].CLK
CLK => cntBSector[11].CLK
CLK => cntBSector[10].CLK
CLK => cntBSector[9].CLK
CLK => cntBSector[8].CLK
CLK => cntBSector[7].CLK
CLK => cntBSector[6].CLK
CLK => cntBSector[5].CLK
CLK => cntBSector[4].CLK
CLK => cntBSector[3].CLK
CLK => cntBSector[2].CLK
CLK => cntBSector[1].CLK
CLK => cntBSector[0].CLK
CLK => bSector[11].CLK
CLK => bSector[10].CLK
CLK => bSector[9].CLK
CLK => bSector[8].CLK
CLK => bSector[7].CLK
CLK => bSector[6].CLK
CLK => bSector[5].CLK
CLK => bSector[4].CLK
CLK => bSector[3].CLK
CLK => bSector[2].CLK
CLK => bSector[1].CLK
CLK => bSector[0].CLK
CLK => StartActiveLine[11].CLK
CLK => StartActiveLine[10].CLK
CLK => StartActiveLine[9].CLK
CLK => StartActiveLine[8].CLK
CLK => StartActiveLine[7].CLK
CLK => StartActiveLine[6].CLK
CLK => StartActiveLine[5].CLK
CLK => StartActiveLine[4].CLK
CLK => StartActiveLine[3].CLK
CLK => StartActiveLine[2].CLK
CLK => StartActiveLine[1].CLK
CLK => StartActiveLine[0].CLK
CLK => ActiveSector[11].CLK
CLK => ActiveSector[10].CLK
CLK => ActiveSector[9].CLK
CLK => ActiveSector[8].CLK
CLK => ActiveSector[7].CLK
CLK => ActiveSector[6].CLK
CLK => ActiveSector[5].CLK
CLK => ActiveSector[4].CLK
CLK => ActiveSector[3].CLK
CLK => ActiveSector[2].CLK
CLK => ActiveSector[1].CLK
CLK => ActiveSector[0].CLK
CLK => dSector[11].CLK
CLK => dSector[10].CLK
CLK => dSector[9].CLK
CLK => dSector[8].CLK
CLK => dSector[7].CLK
CLK => dSector[6].CLK
CLK => dSector[5].CLK
CLK => dSector[4].CLK
CLK => dSector[3].CLK
CLK => dSector[2].CLK
CLK => dSector[1].CLK
CLK => dSector[0].CLK
CLK => V1.CLK
CLK => V2.CLK
CLK => V3.CLK
CLK => V4.CLK
CLK => SG.CLK
CLK => CMD.CLK
CLK => C_SHR[11].CLK
CLK => C_SHR[10].CLK
CLK => C_SHR[9].CLK
CLK => C_SHR[8].CLK
CLK => C_SHR[7].CLK
CLK => C_SHR[6].CLK
CLK => C_SHR[5].CLK
CLK => C_SHR[4].CLK
CLK => C_SHR[3].CLK
CLK => C_SHR[2].CLK
CLK => C_SHR[1].CLK
CLK => C_SHR[0].CLK
CLK => SHUTTER_CCD[11].CLK
CLK => SHUTTER_CCD[10].CLK
CLK => SHUTTER_CCD[9].CLK
CLK => SHUTTER_CCD[8].CLK
CLK => SHUTTER_CCD[7].CLK
CLK => SHUTTER_CCD[6].CLK
CLK => SHUTTER_CCD[5].CLK
CLK => SHUTTER_CCD[4].CLK
CLK => SHUTTER_CCD[3].CLK
CLK => SHUTTER_CCD[2].CLK
CLK => SHUTTER_CCD[1].CLK
CLK => SHUTTER_CCD[0].CLK
CLK => SUB.CLK
CLK => cnt[1].CLK
CLK => cnt[0].CLK
CLK => H1~reg0.CLK
CLK => H2~reg0.CLK
CLK => RG~reg0.CLK
CLK => LINE~reg0.CLK
CLK => FRAME~reg0.CLK
CLK => Operate~19.IN1
CNT_EN => FRAME~6.OUTPUTSELECT
CNT_EN => LINE~0.OUTPUTSELECT
CNT_EN => SUB~0.OUTPUTSELECT
CNT_EN => SG~0.OUTPUTSELECT
CNT_EN => V4~5.OUTPUTSELECT
CNT_EN => V3~5.OUTPUTSELECT
CNT_EN => V2~5.OUTPUTSELECT
CNT_EN => V1~6.OUTPUTSELECT
CNT_EN => dSector~35.OUTPUTSELECT
CNT_EN => dSector~34.OUTPUTSELECT
CNT_EN => dSector~33.OUTPUTSELECT
CNT_EN => dSector~32.OUTPUTSELECT
CNT_EN => dSector~31.OUTPUTSELECT
CNT_EN => dSector~30.OUTPUTSELECT
CNT_EN => dSector~29.OUTPUTSELECT
CNT_EN => dSector~28.OUTPUTSELECT
CNT_EN => dSector~27.OUTPUTSELECT
CNT_EN => dSector~26.OUTPUTSELECT
CNT_EN => dSector~25.OUTPUTSELECT
CNT_EN => dSector~24.OUTPUTSELECT
CNT_EN => ActiveSector~35.OUTPUTSELECT
CNT_EN => ActiveSector~34.OUTPUTSELECT
CNT_EN => ActiveSector~33.OUTPUTSELECT
CNT_EN => ActiveSector~32.OUTPUTSELECT
CNT_EN => ActiveSector~31.OUTPUTSELECT
CNT_EN => ActiveSector~30.OUTPUTSELECT
CNT_EN => ActiveSector~29.OUTPUTSELECT
CNT_EN => ActiveSector~28.OUTPUTSELECT
CNT_EN => ActiveSector~27.OUTPUTSELECT
CNT_EN => ActiveSector~26.OUTPUTSELECT
CNT_EN => ActiveSector~25.OUTPUTSELECT
CNT_EN => ActiveSector~24.OUTPUTSELECT
CNT_EN => StartActiveLine~23.OUTPUTSELECT
CNT_EN => StartActiveLine~22.OUTPUTSELECT
CNT_EN => StartActiveLine~21.OUTPUTSELECT
CNT_EN => StartActiveLine~20.OUTPUTSELECT
CNT_EN => StartActiveLine~19.OUTPUTSELECT
CNT_EN => StartActiveLine~18.OUTPUTSELECT
CNT_EN => StartActiveLine~17.OUTPUTSELECT
CNT_EN => StartActiveLine~16.OUTPUTSELECT
CNT_EN => StartActiveLine~15.OUTPUTSELECT
CNT_EN => StartActiveLine~14.OUTPUTSELECT
CNT_EN => StartActiveLine~13.OUTPUTSELECT
CNT_EN => StartActiveLine~12.OUTPUTSELECT
CNT_EN => Operate~13.OUTPUTSELECT
CNT_EN => Operate~12.OUTPUTSELECT
CNT_EN => Operate~11.OUTPUTSELECT
CNT_EN => Operate~10.OUTPUTSELECT
CNT_EN => Operate~9.OUTPUTSELECT
CNT_EN => bSector~23.OUTPUTSELECT
CNT_EN => bSector~22.OUTPUTSELECT
CNT_EN => bSector~21.OUTPUTSELECT
CNT_EN => bSector~20.OUTPUTSELECT
CNT_EN => bSector~19.OUTPUTSELECT
CNT_EN => bSector~18.OUTPUTSELECT
CNT_EN => bSector~17.OUTPUTSELECT
CNT_EN => bSector~16.OUTPUTSELECT
CNT_EN => bSector~15.OUTPUTSELECT
CNT_EN => bSector~14.OUTPUTSELECT
CNT_EN => bSector~13.OUTPUTSELECT
CNT_EN => bSector~12.OUTPUTSELECT
CNT_EN => cntBSector~35.OUTPUTSELECT
CNT_EN => cntBSector~34.OUTPUTSELECT
CNT_EN => cntBSector~33.OUTPUTSELECT
CNT_EN => cntBSector~32.OUTPUTSELECT
CNT_EN => cntBSector~31.OUTPUTSELECT
CNT_EN => cntBSector~30.OUTPUTSELECT
CNT_EN => cntBSector~29.OUTPUTSELECT
CNT_EN => cntBSector~28.OUTPUTSELECT
CNT_EN => cntBSector~27.OUTPUTSELECT
CNT_EN => cntBSector~26.OUTPUTSELECT
CNT_EN => cntBSector~25.OUTPUTSELECT
CNT_EN => cntBSector~24.OUTPUTSELECT
CNT_EN => xtran~35.OUTPUTSELECT
CNT_EN => xtran~34.OUTPUTSELECT
CNT_EN => xtran~33.OUTPUTSELECT
CNT_EN => xtran~32.OUTPUTSELECT
CNT_EN => xtran~31.OUTPUTSELECT
CNT_EN => xtran~30.OUTPUTSELECT
CNT_EN => xtran~29.OUTPUTSELECT
CNT_EN => xtran~28.OUTPUTSELECT
CNT_EN => xtran~27.OUTPUTSELECT
CNT_EN => xtran~26.OUTPUTSELECT
CNT_EN => xtran~25.OUTPUTSELECT
CNT_EN => xtran~24.OUTPUTSELECT
CNT_EN => NumLine~59.OUTPUTSELECT
CNT_EN => NumLine~58.OUTPUTSELECT
CNT_EN => NumLine~57.OUTPUTSELECT
CNT_EN => NumLine~56.OUTPUTSELECT
CNT_EN => NumLine~55.OUTPUTSELECT
CNT_EN => NumLine~54.OUTPUTSELECT
CNT_EN => NumLine~53.OUTPUTSELECT
CNT_EN => NumLine~52.OUTPUTSELECT
CNT_EN => NumLine~51.OUTPUTSELECT
CNT_EN => NumLine~50.OUTPUTSELECT
CNT_EN => NumLine~49.OUTPUTSELECT
CNT_EN => NumLine~48.OUTPUTSELECT
RESET => H2~1.OUTPUTSELECT
RESET => H1~1.OUTPUTSELECT
RESET => FRAME~7.OUTPUTSELECT
RESET => LINE~1.OUTPUTSELECT
RESET => RG~0.OUTPUTSELECT
RESET => cnt~3.OUTPUTSELECT
RESET => cnt~2.OUTPUTSELECT
RESET => SUB~1.OUTPUTSELECT
RESET => C_SHR~47.OUTPUTSELECT
RESET => C_SHR~46.OUTPUTSELECT
RESET => C_SHR~45.OUTPUTSELECT
RESET => C_SHR~44.OUTPUTSELECT
RESET => C_SHR~43.OUTPUTSELECT
RESET => C_SHR~42.OUTPUTSELECT
RESET => C_SHR~41.OUTPUTSELECT
RESET => C_SHR~40.OUTPUTSELECT
RESET => C_SHR~39.OUTPUTSELECT
RESET => C_SHR~38.OUTPUTSELECT
RESET => C_SHR~37.OUTPUTSELECT
RESET => C_SHR~36.OUTPUTSELECT
RESET => CMD~0.OUTPUTSELECT
RESET => SG~1.OUTPUTSELECT
RESET => V4~6.OUTPUTSELECT
RESET => V3~6.OUTPUTSELECT
RESET => V2~6.OUTPUTSELECT
RESET => V1~7.OUTPUTSELECT
RESET => ActiveSector~47.OUTPUTSELECT
RESET => ActiveSector~46.OUTPUTSELECT
RESET => ActiveSector~45.OUTPUTSELECT
RESET => ActiveSector~44.OUTPUTSELECT
RESET => ActiveSector~43.OUTPUTSELECT
RESET => ActiveSector~42.OUTPUTSELECT
RESET => ActiveSector~41.OUTPUTSELECT
RESET => ActiveSector~40.OUTPUTSELECT
RESET => ActiveSector~39.OUTPUTSELECT
RESET => ActiveSector~38.OUTPUTSELECT
RESET => ActiveSector~37.OUTPUTSELECT
RESET => ActiveSector~36.OUTPUTSELECT
RESET => StartActiveLine~35.OUTPUTSELECT
RESET => StartActiveLine~34.OUTPUTSELECT
RESET => StartActiveLine~33.OUTPUTSELECT
RESET => StartActiveLine~32.OUTPUTSELECT
RESET => StartActiveLine~31.OUTPUTSELECT
RESET => StartActiveLine~30.OUTPUTSELECT
RESET => StartActiveLine~29.OUTPUTSELECT
RESET => StartActiveLine~28.OUTPUTSELECT
RESET => StartActiveLine~27.OUTPUTSELECT
RESET => StartActiveLine~26.OUTPUTSELECT
RESET => StartActiveLine~25.OUTPUTSELECT
RESET => StartActiveLine~24.OUTPUTSELECT
RESET => Operate~18.OUTPUTSELECT
RESET => Operate~17.OUTPUTSELECT
RESET => Operate~16.OUTPUTSELECT
RESET => Operate~15.OUTPUTSELECT
RESET => Operate~14.OUTPUTSELECT
RESET => bSector~35.OUTPUTSELECT
RESET => bSector~34.OUTPUTSELECT
RESET => bSector~33.OUTPUTSELECT
RESET => bSector~32.OUTPUTSELECT
RESET => bSector~31.OUTPUTSELECT
RESET => bSector~30.OUTPUTSELECT
RESET => bSector~29.OUTPUTSELECT
RESET => bSector~28.OUTPUTSELECT
RESET => bSector~27.OUTPUTSELECT
RESET => bSector~26.OUTPUTSELECT
RESET => bSector~25.OUTPUTSELECT
RESET => bSector~24.OUTPUTSELECT
RESET => cntBSector~47.OUTPUTSELECT
RESET => cntBSector~46.OUTPUTSELECT
RESET => cntBSector~45.OUTPUTSELECT
RESET => cntBSector~44.OUTPUTSELECT
RESET => cntBSector~43.OUTPUTSELECT
RESET => cntBSector~42.OUTPUTSELECT
RESET => cntBSector~41.OUTPUTSELECT
RESET => cntBSector~40.OUTPUTSELECT
RESET => cntBSector~39.OUTPUTSELECT
RESET => cntBSector~38.OUTPUTSELECT
RESET => cntBSector~37.OUTPUTSELECT
RESET => cntBSector~36.OUTPUTSELECT
RESET => xtran~47.OUTPUTSELECT
RESET => xtran~46.OUTPUTSELECT
RESET => xtran~45.OUTPUTSELECT
RESET => xtran~44.OUTPUTSELECT
RESET => xtran~43.OUTPUTSELECT
RESET => xtran~42.OUTPUTSELECT
RESET => xtran~41.OUTPUTSELECT
RESET => xtran~40.OUTPUTSELECT
RESET => xtran~39.OUTPUTSELECT
RESET => xtran~38.OUTPUTSELECT
RESET => xtran~37.OUTPUTSELECT
RESET => xtran~36.OUTPUTSELECT
RESET => NumLine~71.OUTPUTSELECT
RESET => NumLine~70.OUTPUTSELECT
RESET => NumLine~69.OUTPUTSELECT
RESET => NumLine~68.OUTPUTSELECT
RESET => NumLine~67.OUTPUTSELECT
RESET => NumLine~66.OUTPUTSELECT
RESET => NumLine~65.OUTPUTSELECT
RESET => NumLine~64.OUTPUTSELECT
RESET => NumLine~63.OUTPUTSELECT
RESET => NumLine~62.OUTPUTSELECT
RESET => NumLine~61.OUTPUTSELECT
RESET => NumLine~60.OUTPUTSELECT
RESET => SHUTTER_CCD[7].ENA
RESET => SHUTTER_CCD[6].ENA
RESET => SHUTTER_CCD[5].ENA
RESET => SHUTTER_CCD[4].ENA
RESET => SHUTTER_CCD[3].ENA
RESET => dSector[0].ENA
RESET => SHUTTER_CCD[2].ENA
RESET => SHUTTER_CCD[0].ENA
RESET => SHUTTER_CCD[1].ENA
RESET => SHUTTER_CCD[8].ENA
RESET => SHUTTER_CCD[9].ENA
RESET => SHUTTER_CCD[10].ENA
RESET => SHUTTER_CCD[11].ENA
RESET => dSector[1].ENA
RESET => dSector[2].ENA
RESET => dSector[3].ENA
RESET => dSector[4].ENA
RESET => dSector[5].ENA
RESET => dSector[6].ENA
RESET => dSector[7].ENA
RESET => dSector[8].ENA
RESET => dSector[9].ENA
RESET => dSector[10].ENA
RESET => dSector[11].ENA
C_SHUTTER[0] => SHUTTER_CCD~23.DATAA
C_SHUTTER[0] => LessThan60.IN24
C_SHUTTER[0] => SHUTTER_CCD~11.DATAA
C_SHUTTER[0] => LessThan59.IN24
C_SHUTTER[1] => SHUTTER_CCD~22.DATAA
C_SHUTTER[1] => LessThan60.IN23
C_SHUTTER[1] => SHUTTER_CCD~10.DATAA
C_SHUTTER[1] => LessThan59.IN23
C_SHUTTER[2] => SHUTTER_CCD~21.DATAA
C_SHUTTER[2] => LessThan60.IN22
C_SHUTTER[2] => SHUTTER_CCD~9.DATAA
C_SHUTTER[2] => LessThan59.IN22
C_SHUTTER[3] => SHUTTER_CCD~20.DATAA
C_SHUTTER[3] => LessThan60.IN21
C_SHUTTER[3] => SHUTTER_CCD~8.DATAA
C_SHUTTER[3] => LessThan59.IN21
C_SHUTTER[4] => SHUTTER_CCD~19.DATAA
C_SHUTTER[4] => LessThan60.IN20
C_SHUTTER[4] => SHUTTER_CCD~7.DATAA
C_SHUTTER[4] => LessThan59.IN20
C_SHUTTER[5] => SHUTTER_CCD~18.DATAA
C_SHUTTER[5] => LessThan60.IN19
C_SHUTTER[5] => SHUTTER_CCD~6.DATAA
C_SHUTTER[5] => LessThan59.IN19
C_SHUTTER[6] => SHUTTER_CCD~17.DATAA
C_SHUTTER[6] => LessThan60.IN18
C_SHUTTER[6] => SHUTTER_CCD~5.DATAA
C_SHUTTER[6] => LessThan59.IN18
C_SHUTTER[7] => SHUTTER_CCD~16.DATAA
C_SHUTTER[7] => LessThan60.IN17
C_SHUTTER[7] => SHUTTER_CCD~4.DATAA
C_SHUTTER[7] => LessThan59.IN17
C_SHUTTER[8] => SHUTTER_CCD~15.DATAA
C_SHUTTER[8] => LessThan60.IN16
C_SHUTTER[8] => SHUTTER_CCD~3.DATAA
C_SHUTTER[8] => LessThan59.IN16
C_SHUTTER[9] => SHUTTER_CCD~14.DATAA
C_SHUTTER[9] => LessThan60.IN15
C_SHUTTER[9] => SHUTTER_CCD~2.DATAA
C_SHUTTER[9] => LessThan59.IN15
C_SHUTTER[10] => SHUTTER_CCD~13.DATAA
C_SHUTTER[10] => LessThan60.IN14
C_SHUTTER[10] => SHUTTER_CCD~1.DATAA
C_SHUTTER[10] => LessThan59.IN14
C_SHUTTER[11] => SHUTTER_CCD~12.DATAA
C_SHUTTER[11] => LessThan60.IN13
C_SHUTTER[11] => SHUTTER_CCD~0.DATAA
C_SHUTTER[11] => LessThan59.IN13
F_SHUTTER[0] => ~NO_FANOUT~
F_SHUTTER[1] => ~NO_FANOUT~
F_SHUTTER[2] => ~NO_FANOUT~
F_SHUTTER[3] => ~NO_FANOUT~
F_SHUTTER[4] => ~NO_FANOUT~
F_SHUTTER[5] => ~NO_FANOUT~
F_SHUTTER[6] => ~NO_FANOUT~
F_SHUTTER[7] => ~NO_FANOUT~
F_SHUTTER[8] => ~NO_FANOUT~
F_SHUTTER[9] => ~NO_FANOUT~
F_SHUTTER[10] => ~NO_FANOUT~
F_SHUTTER[11] => ~NO_FANOUT~
MODE_CCD => FRAME~5.OUTPUTSELECT
MODE_CCD => V4~4.OUTPUTSELECT
MODE_CCD => V3~4.OUTPUTSELECT
MODE_CCD => V2~4.OUTPUTSELECT
MODE_CCD => V1~5.OUTPUTSELECT
MODE_CCD => FRAME~4.OUTPUTSELECT
MODE_CCD => H2~0.OUTPUTSELECT
MODE_CCD => H1~0.OUTPUTSELECT
MODE_CCD => C_SHR~11.OUTPUTSELECT
MODE_CCD => C_SHR~10.OUTPUTSELECT
MODE_CCD => C_SHR~9.OUTPUTSELECT
MODE_CCD => C_SHR~8.OUTPUTSELECT
MODE_CCD => C_SHR~7.OUTPUTSELECT
MODE_CCD => C_SHR~6.OUTPUTSELECT
MODE_CCD => C_SHR~5.OUTPUTSELECT
MODE_CCD => C_SHR~4.OUTPUTSELECT
MODE_CCD => C_SHR~3.OUTPUTSELECT
MODE_CCD => C_SHR~2.OUTPUTSELECT
MODE_CCD => C_SHR~1.OUTPUTSELECT
MODE_CCD => C_SHR~0.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~35.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~34.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~33.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~32.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~31.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~30.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~29.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~28.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~27.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~26.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~25.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~24.OUTPUTSELECT
MODE_CCD => V4~3.OUTPUTSELECT
MODE_CCD => V3~3.OUTPUTSELECT
MODE_CCD => V2~3.OUTPUTSELECT
MODE_CCD => V1~4.OUTPUTSELECT
MODE_CCD => H1~2.OUTPUTSELECT
MODE_CCD => H2~2.OUTPUTSELECT
MODE_CCD => C_SHR~23.OUTPUTSELECT
MODE_CCD => C_SHR~22.OUTPUTSELECT
MODE_CCD => C_SHR~21.OUTPUTSELECT
MODE_CCD => C_SHR~20.OUTPUTSELECT
MODE_CCD => C_SHR~19.OUTPUTSELECT
MODE_CCD => C_SHR~18.OUTPUTSELECT
MODE_CCD => C_SHR~17.OUTPUTSELECT
MODE_CCD => C_SHR~16.OUTPUTSELECT
MODE_CCD => C_SHR~15.OUTPUTSELECT
MODE_CCD => C_SHR~14.OUTPUTSELECT
MODE_CCD => C_SHR~13.OUTPUTSELECT
MODE_CCD => C_SHR~12.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~47.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~46.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~45.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~44.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~43.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~42.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~41.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~40.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~39.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~38.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~37.OUTPUTSELECT
MODE_CCD => SHUTTER_CCD~36.OUTPUTSELECT
WIND_CCD => FRAME~3.OUTPUTSELECT
WIND_CCD => FRAME~2.OUTPUTSELECT
WIND_CCD => NumLine~35.OUTPUTSELECT
WIND_CCD => NumLine~34.OUTPUTSELECT
WIND_CCD => NumLine~33.OUTPUTSELECT
WIND_CCD => NumLine~32.OUTPUTSELECT
WIND_CCD => NumLine~31.OUTPUTSELECT
WIND_CCD => NumLine~30.OUTPUTSELECT
WIND_CCD => NumLine~29.OUTPUTSELECT
WIND_CCD => NumLine~28.OUTPUTSELECT
WIND_CCD => NumLine~27.OUTPUTSELECT
WIND_CCD => NumLine~26.OUTPUTSELECT
WIND_CCD => NumLine~25.OUTPUTSELECT
WIND_CCD => NumLine~24.OUTPUTSELECT
WIND_CCD => NumLine~47.OUTPUTSELECT
WIND_CCD => NumLine~46.OUTPUTSELECT
WIND_CCD => NumLine~45.OUTPUTSELECT
WIND_CCD => NumLine~44.OUTPUTSELECT
WIND_CCD => NumLine~43.OUTPUTSELECT
WIND_CCD => NumLine~42.OUTPUTSELECT
WIND_CCD => NumLine~41.OUTPUTSELECT
WIND_CCD => NumLine~40.OUTPUTSELECT
WIND_CCD => NumLine~39.OUTPUTSELECT
WIND_CCD => NumLine~38.OUTPUTSELECT
WIND_CCD => NumLine~37.OUTPUTSELECT
WIND_CCD => NumLine~36.OUTPUTSELECT
X[0] => LessThan74.IN24
X[0] => Equal14.IN25
X[0] => LessThan71.IN24
X[0] => LessThan68.IN24
X[0] => LessThan67.IN24
X[0] => LessThan66.IN24
X[0] => LessThan65.IN24
X[0] => Equal9.IN25
X[0] => LessThan64.IN24
X[0] => LessThan63.IN24
X[0] => LessThan58.IN24
X[0] => LessThan57.IN24
X[0] => LessThan56.IN24
X[0] => LessThan55.IN24
X[0] => LessThan54.IN24
X[0] => LessThan53.IN24
X[0] => LessThan52.IN24
X[0] => LessThan51.IN24
X[0] => LessThan48.IN24
X[0] => LessThan47.IN24
X[0] => LessThan46.IN24
X[0] => LessThan45.IN24
X[0] => LessThan44.IN24
X[0] => LessThan43.IN24
X[0] => LessThan42.IN24
X[0] => LessThan41.IN24
X[0] => LessThan40.IN24
X[0] => LessThan39.IN24
X[0] => LessThan38.IN24
X[0] => LessThan37.IN24
X[0] => LessThan34.IN24
X[0] => LessThan33.IN24
X[0] => LessThan32.IN24
X[0] => LessThan31.IN24
X[0] => LessThan30.IN24
X[0] => LessThan29.IN24
X[0] => LessThan28.IN24
X[0] => LessThan27.IN24
X[0] => LessThan26.IN24
X[0] => LessThan25.IN24
X[0] => LessThan24.IN24
X[0] => LessThan23.IN24
X[0] => LessThan20.IN24
X[0] => LessThan19.IN24
X[0] => LessThan18.IN24
X[0] => LessThan17.IN24
X[0] => LessThan16.IN24
X[0] => LessThan15.IN24
X[0] => LessThan14.IN24
X[0] => LessThan13.IN24
X[0] => LessThan12.IN24
X[0] => LessThan11.IN24
X[0] => LessThan10.IN24
X[0] => LessThan9.IN24
X[0] => LessThan7.IN24
X[0] => LessThan6.IN24
X[0] => LessThan5.IN24
X[0] => Equal2.IN25
X[1] => LessThan74.IN23
X[1] => Equal14.IN24
X[1] => LessThan71.IN23
X[1] => LessThan68.IN23
X[1] => LessThan67.IN23
X[1] => LessThan66.IN23
X[1] => LessThan65.IN23
X[1] => Equal9.IN24
X[1] => LessThan64.IN23
X[1] => LessThan63.IN23
X[1] => LessThan58.IN23
X[1] => LessThan57.IN23
X[1] => LessThan56.IN23
X[1] => LessThan55.IN23
X[1] => LessThan54.IN23
X[1] => LessThan53.IN23
X[1] => LessThan52.IN23
X[1] => LessThan51.IN23
X[1] => LessThan48.IN23
X[1] => LessThan47.IN23
X[1] => LessThan46.IN23
X[1] => LessThan45.IN23
X[1] => LessThan44.IN23
X[1] => LessThan43.IN23
X[1] => LessThan42.IN23
X[1] => LessThan41.IN23
X[1] => LessThan40.IN23
X[1] => LessThan39.IN23
X[1] => LessThan38.IN23
X[1] => LessThan37.IN23
X[1] => LessThan34.IN23
X[1] => LessThan33.IN23
X[1] => LessThan32.IN23
X[1] => LessThan31.IN23
X[1] => LessThan30.IN23
X[1] => LessThan29.IN23
X[1] => LessThan28.IN23
X[1] => LessThan27.IN23
X[1] => LessThan26.IN23
X[1] => LessThan25.IN23
X[1] => LessThan24.IN23
X[1] => LessThan23.IN23
X[1] => LessThan20.IN23
X[1] => LessThan19.IN23
X[1] => LessThan18.IN23
X[1] => LessThan17.IN23
X[1] => LessThan16.IN23
X[1] => LessThan15.IN23
X[1] => LessThan14.IN23
X[1] => LessThan13.IN23
X[1] => LessThan12.IN23
X[1] => LessThan11.IN23
X[1] => LessThan10.IN23
X[1] => LessThan9.IN23
X[1] => LessThan7.IN23
X[1] => LessThan6.IN23
X[1] => LessThan5.IN23
X[1] => Equal2.IN24
X[2] => LessThan74.IN22
X[2] => Equal14.IN23
X[2] => LessThan71.IN22
X[2] => LessThan68.IN22
X[2] => LessThan67.IN22
X[2] => LessThan66.IN22
X[2] => LessThan65.IN22
X[2] => Equal9.IN23
X[2] => LessThan64.IN22
X[2] => LessThan63.IN22
X[2] => LessThan58.IN22
X[2] => LessThan57.IN22
X[2] => LessThan56.IN22
X[2] => LessThan55.IN22
X[2] => LessThan54.IN22
X[2] => LessThan53.IN22
X[2] => LessThan52.IN22
X[2] => LessThan51.IN22
X[2] => LessThan48.IN22
X[2] => LessThan47.IN22
X[2] => LessThan46.IN22
X[2] => LessThan45.IN22
X[2] => LessThan44.IN22
X[2] => LessThan43.IN22
X[2] => LessThan42.IN22
X[2] => LessThan41.IN22
X[2] => LessThan40.IN22
X[2] => LessThan39.IN22
X[2] => LessThan38.IN22
X[2] => LessThan37.IN22
X[2] => LessThan34.IN22
X[2] => LessThan33.IN22
X[2] => LessThan32.IN22
X[2] => LessThan31.IN22
X[2] => LessThan30.IN22
X[2] => LessThan29.IN22
X[2] => LessThan28.IN22
X[2] => LessThan27.IN22
X[2] => LessThan26.IN22
X[2] => LessThan25.IN22
X[2] => LessThan24.IN22
X[2] => LessThan23.IN22
X[2] => LessThan20.IN22
X[2] => LessThan19.IN22
X[2] => LessThan18.IN22
X[2] => LessThan17.IN22
X[2] => LessThan16.IN22
X[2] => LessThan15.IN22
X[2] => LessThan14.IN22
X[2] => LessThan13.IN22
X[2] => LessThan12.IN22
X[2] => LessThan11.IN22
X[2] => LessThan10.IN22
X[2] => LessThan9.IN22
X[2] => LessThan7.IN22
X[2] => LessThan6.IN22
X[2] => LessThan5.IN22
X[2] => Equal2.IN23
X[3] => LessThan74.IN21
X[3] => Equal14.IN22
X[3] => LessThan71.IN21
X[3] => LessThan68.IN21
X[3] => LessThan67.IN21
X[3] => LessThan66.IN21
X[3] => LessThan65.IN21
X[3] => Equal9.IN22
X[3] => LessThan64.IN21
X[3] => LessThan63.IN21
X[3] => LessThan58.IN21
X[3] => LessThan57.IN21
X[3] => LessThan56.IN21
X[3] => LessThan55.IN21
X[3] => LessThan54.IN21
X[3] => LessThan53.IN21
X[3] => LessThan52.IN21
X[3] => LessThan51.IN21
X[3] => LessThan48.IN21
X[3] => LessThan47.IN21
X[3] => LessThan46.IN21
X[3] => LessThan45.IN21
X[3] => LessThan44.IN21
X[3] => LessThan43.IN21
X[3] => LessThan42.IN21
X[3] => LessThan41.IN21
X[3] => LessThan40.IN21
X[3] => LessThan39.IN21
X[3] => LessThan38.IN21
X[3] => LessThan37.IN21
X[3] => LessThan34.IN21
X[3] => LessThan33.IN21
X[3] => LessThan32.IN21
X[3] => LessThan31.IN21
X[3] => LessThan30.IN21
X[3] => LessThan29.IN21
X[3] => LessThan28.IN21
X[3] => LessThan27.IN21
X[3] => LessThan26.IN21
X[3] => LessThan25.IN21
X[3] => LessThan24.IN21
X[3] => LessThan23.IN21
X[3] => LessThan20.IN21
X[3] => LessThan19.IN21
X[3] => LessThan18.IN21
X[3] => LessThan17.IN21
X[3] => LessThan16.IN21
X[3] => LessThan15.IN21
X[3] => LessThan14.IN21
X[3] => LessThan13.IN21
X[3] => LessThan12.IN21
X[3] => LessThan11.IN21
X[3] => LessThan10.IN21
X[3] => LessThan9.IN21
X[3] => LessThan7.IN21
X[3] => LessThan6.IN21
X[3] => LessThan5.IN21
X[3] => Equal2.IN22
X[4] => LessThan74.IN20
X[4] => Equal14.IN21
X[4] => LessThan71.IN20
X[4] => LessThan68.IN20
X[4] => LessThan67.IN20
X[4] => LessThan66.IN20
X[4] => LessThan65.IN20
X[4] => Equal9.IN21
X[4] => LessThan64.IN20
X[4] => LessThan63.IN20
X[4] => LessThan58.IN20
X[4] => LessThan57.IN20
X[4] => LessThan56.IN20
X[4] => LessThan55.IN20
X[4] => LessThan54.IN20
X[4] => LessThan53.IN20
X[4] => LessThan52.IN20
X[4] => LessThan51.IN20
X[4] => LessThan48.IN20
X[4] => LessThan47.IN20
X[4] => LessThan46.IN20
X[4] => LessThan45.IN20
X[4] => LessThan44.IN20
X[4] => LessThan43.IN20
X[4] => LessThan42.IN20
X[4] => LessThan41.IN20
X[4] => LessThan40.IN20
X[4] => LessThan39.IN20
X[4] => LessThan38.IN20
X[4] => LessThan37.IN20
X[4] => LessThan34.IN20
X[4] => LessThan33.IN20
X[4] => LessThan32.IN20
X[4] => LessThan31.IN20
X[4] => LessThan30.IN20
X[4] => LessThan29.IN20
X[4] => LessThan28.IN20
X[4] => LessThan27.IN20
X[4] => LessThan26.IN20
X[4] => LessThan25.IN20
X[4] => LessThan24.IN20
X[4] => LessThan23.IN20
X[4] => LessThan20.IN20
X[4] => LessThan19.IN20
X[4] => LessThan18.IN20
X[4] => LessThan17.IN20
X[4] => LessThan16.IN20
X[4] => LessThan15.IN20
X[4] => LessThan14.IN20
X[4] => LessThan13.IN20
X[4] => LessThan12.IN20
X[4] => LessThan11.IN20
X[4] => LessThan10.IN20
X[4] => LessThan9.IN20
X[4] => LessThan7.IN20
X[4] => LessThan6.IN20
X[4] => LessThan5.IN20
X[4] => Equal2.IN21
X[5] => LessThan74.IN19
X[5] => Equal14.IN20
X[5] => LessThan71.IN19
X[5] => LessThan68.IN19
X[5] => LessThan67.IN19
X[5] => LessThan66.IN19
X[5] => LessThan65.IN19
X[5] => Equal9.IN20
X[5] => LessThan64.IN19
X[5] => LessThan63.IN19
X[5] => LessThan58.IN19
X[5] => LessThan57.IN19
X[5] => LessThan56.IN19
X[5] => LessThan55.IN19
X[5] => LessThan54.IN19
X[5] => LessThan53.IN19
X[5] => LessThan52.IN19
X[5] => LessThan51.IN19
X[5] => LessThan48.IN19
X[5] => LessThan47.IN19
X[5] => LessThan46.IN19
X[5] => LessThan45.IN19
X[5] => LessThan44.IN19
X[5] => LessThan43.IN19
X[5] => LessThan42.IN19
X[5] => LessThan41.IN19
X[5] => LessThan40.IN19
X[5] => LessThan39.IN19
X[5] => LessThan38.IN19
X[5] => LessThan37.IN19
X[5] => LessThan34.IN19
X[5] => LessThan33.IN19
X[5] => LessThan32.IN19
X[5] => LessThan31.IN19
X[5] => LessThan30.IN19
X[5] => LessThan29.IN19
X[5] => LessThan28.IN19
X[5] => LessThan27.IN19
X[5] => LessThan26.IN19
X[5] => LessThan25.IN19
X[5] => LessThan24.IN19
X[5] => LessThan23.IN19
X[5] => LessThan20.IN19
X[5] => LessThan19.IN19
X[5] => LessThan18.IN19
X[5] => LessThan17.IN19
X[5] => LessThan16.IN19
X[5] => LessThan15.IN19
X[5] => LessThan14.IN19
X[5] => LessThan13.IN19
X[5] => LessThan12.IN19
X[5] => LessThan11.IN19
X[5] => LessThan10.IN19
X[5] => LessThan9.IN19
X[5] => LessThan7.IN19
X[5] => LessThan6.IN19
X[5] => LessThan5.IN19
X[5] => Equal2.IN20
X[6] => LessThan74.IN18
X[6] => Equal14.IN19
X[6] => LessThan71.IN18
X[6] => LessThan68.IN18
X[6] => LessThan67.IN18
X[6] => LessThan66.IN18
X[6] => LessThan65.IN18
X[6] => Equal9.IN19
X[6] => LessThan64.IN18
X[6] => LessThan63.IN18
X[6] => LessThan58.IN18
X[6] => LessThan57.IN18
X[6] => LessThan56.IN18
X[6] => LessThan55.IN18
X[6] => LessThan54.IN18
X[6] => LessThan53.IN18
X[6] => LessThan52.IN18
X[6] => LessThan51.IN18
X[6] => LessThan48.IN18
X[6] => LessThan47.IN18
X[6] => LessThan46.IN18
X[6] => LessThan45.IN18
X[6] => LessThan44.IN18
X[6] => LessThan43.IN18
X[6] => LessThan42.IN18
X[6] => LessThan41.IN18
X[6] => LessThan40.IN18
X[6] => LessThan39.IN18
X[6] => LessThan38.IN18
X[6] => LessThan37.IN18
X[6] => LessThan34.IN18
X[6] => LessThan33.IN18
X[6] => LessThan32.IN18
X[6] => LessThan31.IN18
X[6] => LessThan30.IN18
X[6] => LessThan29.IN18
X[6] => LessThan28.IN18
X[6] => LessThan27.IN18
X[6] => LessThan26.IN18
X[6] => LessThan25.IN18
X[6] => LessThan24.IN18
X[6] => LessThan23.IN18
X[6] => LessThan20.IN18
X[6] => LessThan19.IN18
X[6] => LessThan18.IN18
X[6] => LessThan17.IN18
X[6] => LessThan16.IN18
X[6] => LessThan15.IN18
X[6] => LessThan14.IN18
X[6] => LessThan13.IN18
X[6] => LessThan12.IN18
X[6] => LessThan11.IN18
X[6] => LessThan10.IN18
X[6] => LessThan9.IN18
X[6] => LessThan7.IN18
X[6] => LessThan6.IN18
X[6] => LessThan5.IN18
X[6] => Equal2.IN19
X[7] => LessThan74.IN17
X[7] => Equal14.IN18
X[7] => LessThan71.IN17
X[7] => LessThan68.IN17
X[7] => LessThan67.IN17
X[7] => LessThan66.IN17
X[7] => LessThan65.IN17
X[7] => Equal9.IN18
X[7] => LessThan64.IN17
X[7] => LessThan63.IN17
X[7] => LessThan58.IN17
X[7] => LessThan57.IN17
X[7] => LessThan56.IN17
X[7] => LessThan55.IN17
X[7] => LessThan54.IN17
X[7] => LessThan53.IN17
X[7] => LessThan52.IN17
X[7] => LessThan51.IN17
X[7] => LessThan48.IN17
X[7] => LessThan47.IN17
X[7] => LessThan46.IN17
X[7] => LessThan45.IN17
X[7] => LessThan44.IN17
X[7] => LessThan43.IN17
X[7] => LessThan42.IN17
X[7] => LessThan41.IN17
X[7] => LessThan40.IN17
X[7] => LessThan39.IN17
X[7] => LessThan38.IN17
X[7] => LessThan37.IN17
X[7] => LessThan34.IN17
X[7] => LessThan33.IN17
X[7] => LessThan32.IN17
X[7] => LessThan31.IN17
X[7] => LessThan30.IN17
X[7] => LessThan29.IN17
X[7] => LessThan28.IN17
X[7] => LessThan27.IN17
X[7] => LessThan26.IN17
X[7] => LessThan25.IN17
X[7] => LessThan24.IN17
X[7] => LessThan23.IN17
X[7] => LessThan20.IN17
X[7] => LessThan19.IN17
X[7] => LessThan18.IN17
X[7] => LessThan17.IN17
X[7] => LessThan16.IN17
X[7] => LessThan15.IN17
X[7] => LessThan14.IN17
X[7] => LessThan13.IN17
X[7] => LessThan12.IN17
X[7] => LessThan11.IN17
X[7] => LessThan10.IN17
X[7] => LessThan9.IN17
X[7] => LessThan7.IN17
X[7] => LessThan6.IN17
X[7] => LessThan5.IN17
X[7] => Equal2.IN18
X[8] => LessThan74.IN16
X[8] => Equal14.IN17
X[8] => LessThan71.IN16
X[8] => LessThan68.IN16
X[8] => LessThan67.IN16
X[8] => LessThan66.IN16
X[8] => LessThan65.IN16
X[8] => Equal9.IN17
X[8] => LessThan64.IN16
X[8] => LessThan63.IN16
X[8] => LessThan58.IN16
X[8] => LessThan57.IN16
X[8] => LessThan56.IN16
X[8] => LessThan55.IN16
X[8] => LessThan54.IN16
X[8] => LessThan53.IN16
X[8] => LessThan52.IN16
X[8] => LessThan51.IN16
X[8] => LessThan48.IN16
X[8] => LessThan47.IN16
X[8] => LessThan46.IN16
X[8] => LessThan45.IN16
X[8] => LessThan44.IN16
X[8] => LessThan43.IN16
X[8] => LessThan42.IN16
X[8] => LessThan41.IN16
X[8] => LessThan40.IN16
X[8] => LessThan39.IN16
X[8] => LessThan38.IN16
X[8] => LessThan37.IN16
X[8] => LessThan34.IN16
X[8] => LessThan33.IN16
X[8] => LessThan32.IN16
X[8] => LessThan31.IN16
X[8] => LessThan30.IN16
X[8] => LessThan29.IN16
X[8] => LessThan28.IN16
X[8] => LessThan27.IN16
X[8] => LessThan26.IN16
X[8] => LessThan25.IN16
X[8] => LessThan24.IN16
X[8] => LessThan23.IN16
X[8] => LessThan20.IN16
X[8] => LessThan19.IN16
X[8] => LessThan18.IN16
X[8] => LessThan17.IN16
X[8] => LessThan16.IN16
X[8] => LessThan15.IN16
X[8] => LessThan14.IN16
X[8] => LessThan13.IN16
X[8] => LessThan12.IN16
X[8] => LessThan11.IN16
X[8] => LessThan10.IN16
X[8] => LessThan9.IN16
X[8] => LessThan7.IN16
X[8] => LessThan6.IN16
X[8] => LessThan5.IN16
X[8] => Equal2.IN17
X[9] => LessThan74.IN15
X[9] => Equal14.IN16
X[9] => LessThan71.IN15
X[9] => LessThan68.IN15
X[9] => LessThan67.IN15
X[9] => LessThan66.IN15
X[9] => LessThan65.IN15
X[9] => Equal9.IN16
X[9] => LessThan64.IN15
X[9] => LessThan63.IN15
X[9] => LessThan58.IN15
X[9] => LessThan57.IN15
X[9] => LessThan56.IN15
X[9] => LessThan55.IN15
X[9] => LessThan54.IN15
X[9] => LessThan53.IN15
X[9] => LessThan52.IN15
X[9] => LessThan51.IN15
X[9] => LessThan48.IN15
X[9] => LessThan47.IN15
X[9] => LessThan46.IN15
X[9] => LessThan45.IN15
X[9] => LessThan44.IN15
X[9] => LessThan43.IN15
X[9] => LessThan42.IN15
X[9] => LessThan41.IN15
X[9] => LessThan40.IN15
X[9] => LessThan39.IN15
X[9] => LessThan38.IN15
X[9] => LessThan37.IN15
X[9] => LessThan34.IN15
X[9] => LessThan33.IN15
X[9] => LessThan32.IN15
X[9] => LessThan31.IN15
X[9] => LessThan30.IN15
X[9] => LessThan29.IN15
X[9] => LessThan28.IN15
X[9] => LessThan27.IN15
X[9] => LessThan26.IN15
X[9] => LessThan25.IN15
X[9] => LessThan24.IN15
X[9] => LessThan23.IN15
X[9] => LessThan20.IN15
X[9] => LessThan19.IN15
X[9] => LessThan18.IN15
X[9] => LessThan17.IN15
X[9] => LessThan16.IN15
X[9] => LessThan15.IN15
X[9] => LessThan14.IN15
X[9] => LessThan13.IN15
X[9] => LessThan12.IN15
X[9] => LessThan11.IN15
X[9] => LessThan10.IN15
X[9] => LessThan9.IN15
X[9] => LessThan7.IN15
X[9] => LessThan6.IN15
X[9] => LessThan5.IN15
X[9] => Equal2.IN16
X[10] => LessThan74.IN14
X[10] => Equal14.IN15
X[10] => LessThan71.IN14
X[10] => LessThan68.IN14
X[10] => LessThan67.IN14
X[10] => LessThan66.IN14
X[10] => LessThan65.IN14
X[10] => Equal9.IN15
X[10] => LessThan64.IN14
X[10] => LessThan63.IN14
X[10] => LessThan58.IN14
X[10] => LessThan57.IN14
X[10] => LessThan56.IN14
X[10] => LessThan55.IN14
X[10] => LessThan54.IN14
X[10] => LessThan53.IN14
X[10] => LessThan52.IN14
X[10] => LessThan51.IN14
X[10] => LessThan48.IN14
X[10] => LessThan47.IN14
X[10] => LessThan46.IN14
X[10] => LessThan45.IN14
X[10] => LessThan44.IN14
X[10] => LessThan43.IN14
X[10] => LessThan42.IN14
X[10] => LessThan41.IN14
X[10] => LessThan40.IN14
X[10] => LessThan39.IN14
X[10] => LessThan38.IN14
X[10] => LessThan37.IN14
X[10] => LessThan34.IN14
X[10] => LessThan33.IN14
X[10] => LessThan32.IN14
X[10] => LessThan31.IN14
X[10] => LessThan30.IN14
X[10] => LessThan29.IN14
X[10] => LessThan28.IN14
X[10] => LessThan27.IN14
X[10] => LessThan26.IN14
X[10] => LessThan25.IN14
X[10] => LessThan24.IN14
X[10] => LessThan23.IN14
X[10] => LessThan20.IN14
X[10] => LessThan19.IN14
X[10] => LessThan18.IN14
X[10] => LessThan17.IN14
X[10] => LessThan16.IN14
X[10] => LessThan15.IN14
X[10] => LessThan14.IN14
X[10] => LessThan13.IN14
X[10] => LessThan12.IN14
X[10] => LessThan11.IN14
X[10] => LessThan10.IN14
X[10] => LessThan9.IN14
X[10] => LessThan7.IN14
X[10] => LessThan6.IN14
X[10] => LessThan5.IN14
X[10] => Equal2.IN15
X[11] => LessThan74.IN13
X[11] => Equal14.IN14
X[11] => LessThan71.IN13
X[11] => LessThan68.IN13
X[11] => LessThan67.IN13
X[11] => LessThan66.IN13
X[11] => LessThan65.IN13
X[11] => Equal9.IN14
X[11] => LessThan64.IN13
X[11] => LessThan63.IN13
X[11] => LessThan58.IN13
X[11] => LessThan57.IN13
X[11] => LessThan56.IN13
X[11] => LessThan55.IN13
X[11] => LessThan54.IN13
X[11] => LessThan53.IN13
X[11] => LessThan52.IN13
X[11] => LessThan51.IN13
X[11] => LessThan48.IN13
X[11] => LessThan47.IN13
X[11] => LessThan46.IN13
X[11] => LessThan45.IN13
X[11] => LessThan44.IN13
X[11] => LessThan43.IN13
X[11] => LessThan42.IN13
X[11] => LessThan41.IN13
X[11] => LessThan40.IN13
X[11] => LessThan39.IN13
X[11] => LessThan38.IN13
X[11] => LessThan37.IN13
X[11] => LessThan34.IN13
X[11] => LessThan33.IN13
X[11] => LessThan32.IN13
X[11] => LessThan31.IN13
X[11] => LessThan30.IN13
X[11] => LessThan29.IN13
X[11] => LessThan28.IN13
X[11] => LessThan27.IN13
X[11] => LessThan26.IN13
X[11] => LessThan25.IN13
X[11] => LessThan24.IN13
X[11] => LessThan23.IN13
X[11] => LessThan20.IN13
X[11] => LessThan19.IN13
X[11] => LessThan18.IN13
X[11] => LessThan17.IN13
X[11] => LessThan16.IN13
X[11] => LessThan15.IN13
X[11] => LessThan14.IN13
X[11] => LessThan13.IN13
X[11] => LessThan12.IN13
X[11] => LessThan11.IN13
X[11] => LessThan10.IN13
X[11] => LessThan9.IN13
X[11] => LessThan7.IN13
X[11] => LessThan6.IN13
X[11] => LessThan5.IN13
X[11] => Equal2.IN14
Y[0] => Equal16.IN25
Y[0] => Equal15.IN25
Y[0] => LessThan73.IN24
Y[0] => LessThan72.IN24
Y[0] => LessThan62.IN24
Y[0] => LessThan61.IN24
Y[0] => LessThan4.IN24
Y[0] => LessThan3.IN24
Y[0] => LessThan2.IN12
Y[0] => Add3.IN24
Y[0] => Equal1.IN25
Y[1] => Equal16.IN24
Y[1] => Equal15.IN24
Y[1] => LessThan73.IN23
Y[1] => LessThan72.IN23
Y[1] => LessThan62.IN23
Y[1] => LessThan61.IN23
Y[1] => LessThan4.IN23
Y[1] => LessThan3.IN23
Y[1] => LessThan2.IN11
Y[1] => Add3.IN23
Y[1] => Equal1.IN24
Y[2] => Equal16.IN23
Y[2] => Equal15.IN23
Y[2] => LessThan73.IN22
Y[2] => LessThan72.IN22
Y[2] => LessThan62.IN22
Y[2] => LessThan61.IN22
Y[2] => LessThan4.IN22
Y[2] => LessThan3.IN22
Y[2] => LessThan2.IN10
Y[2] => Add3.IN22
Y[2] => Equal1.IN23
Y[3] => Equal16.IN22
Y[3] => Equal15.IN22
Y[3] => LessThan73.IN21
Y[3] => LessThan72.IN21
Y[3] => LessThan62.IN21
Y[3] => LessThan61.IN21
Y[3] => LessThan4.IN21
Y[3] => LessThan3.IN21
Y[3] => LessThan2.IN9
Y[3] => Add3.IN21
Y[3] => Equal1.IN22
Y[4] => Equal16.IN21
Y[4] => Equal15.IN21
Y[4] => LessThan73.IN20
Y[4] => LessThan72.IN20
Y[4] => LessThan62.IN20
Y[4] => LessThan61.IN20
Y[4] => LessThan4.IN20
Y[4] => LessThan3.IN20
Y[4] => LessThan2.IN8
Y[4] => Add3.IN20
Y[4] => Equal1.IN21
Y[5] => Equal16.IN20
Y[5] => Equal15.IN20
Y[5] => LessThan73.IN19
Y[5] => LessThan72.IN19
Y[5] => LessThan62.IN19
Y[5] => LessThan61.IN19
Y[5] => LessThan4.IN19
Y[5] => LessThan3.IN19
Y[5] => LessThan2.IN7
Y[5] => Add3.IN19
Y[5] => Equal1.IN20
Y[6] => Equal16.IN19
Y[6] => Equal15.IN19
Y[6] => LessThan73.IN18
Y[6] => LessThan72.IN18
Y[6] => LessThan62.IN18
Y[6] => LessThan61.IN18
Y[6] => LessThan4.IN18
Y[6] => LessThan3.IN18
Y[6] => LessThan2.IN6
Y[6] => Add3.IN18
Y[6] => Equal1.IN19
Y[7] => Equal16.IN18
Y[7] => Equal15.IN18
Y[7] => LessThan73.IN17
Y[7] => LessThan72.IN17
Y[7] => LessThan62.IN17
Y[7] => LessThan61.IN17
Y[7] => LessThan4.IN17
Y[7] => LessThan3.IN17
Y[7] => LessThan2.IN5
Y[7] => Add3.IN17
Y[7] => Equal1.IN18
Y[8] => Equal16.IN17
Y[8] => Equal15.IN17
Y[8] => LessThan73.IN16
Y[8] => LessThan72.IN16
Y[8] => LessThan62.IN16
Y[8] => LessThan61.IN16
Y[8] => LessThan4.IN16
Y[8] => LessThan3.IN16
Y[8] => LessThan2.IN4
Y[8] => Add3.IN16
Y[8] => Equal1.IN17
Y[9] => Equal16.IN16
Y[9] => Equal15.IN16
Y[9] => LessThan73.IN15
Y[9] => LessThan72.IN15
Y[9] => LessThan62.IN15
Y[9] => LessThan61.IN15
Y[9] => LessThan4.IN15
Y[9] => LessThan3.IN15
Y[9] => LessThan2.IN3
Y[9] => Add3.IN15
Y[9] => Equal1.IN16
Y[10] => Equal16.IN15
Y[10] => Equal15.IN15
Y[10] => LessThan73.IN14
Y[10] => LessThan72.IN14
Y[10] => LessThan62.IN14
Y[10] => LessThan61.IN14
Y[10] => LessThan4.IN14
Y[10] => LessThan3.IN14
Y[10] => LessThan2.IN2
Y[10] => Add3.IN14
Y[10] => Equal1.IN15
Y[11] => Equal16.IN14
Y[11] => Equal15.IN14
Y[11] => LessThan73.IN13
Y[11] => LessThan72.IN13
Y[11] => LessThan62.IN13
Y[11] => LessThan61.IN13
Y[11] => LessThan4.IN13
Y[11] => LessThan3.IN13
Y[11] => LessThan2.IN1
Y[11] => Add3.IN13
Y[11] => Equal1.IN14
XV1 <= V1.DB_MAX_OUTPUT_PORT_TYPE
XV2 <= V2.DB_MAX_OUTPUT_PORT_TYPE
XV3 <= V3.DB_MAX_OUTPUT_PORT_TYPE
XV4 <= V4.DB_MAX_OUTPUT_PORT_TYPE
SG2A <= SG.DB_MAX_OUTPUT_PORT_TYPE
SG2B <= SG.DB_MAX_OUTPUT_PORT_TYPE
XSUB <= SUB.DB_MAX_OUTPUT_PORT_TYPE
H1 <= H1~reg0.DB_MAX_OUTPUT_PORT_TYPE
H2 <= H2~reg0.DB_MAX_OUTPUT_PORT_TYPE
RG <= RG~reg0.DB_MAX_OUTPUT_PORT_TYPE
LINE <= LINE~reg0.DB_MAX_OUTPUT_PORT_TYPE
FRAME <= FRAME~reg0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|ccd_generator:ccd|ccd285_sync_generator:ccd285|AD9845:ADC
CLK => VD~reg0.CLK
CLK => HD~reg0.CLK
CLK => PBLK~reg0.CLK
CLK => clpob_w.CLK
CLK => CLPOB~reg0.CLK
CLK => CLPDM~reg0.CLK
CLK => cnt[1].CLK
CLK => cnt[0].CLK
CLK => SHP~reg0.CLK
CLK => SHD~reg0.CLK
CLK => GAIN[9].CLK
CLK => GAIN[8].CLK
CLK => GAIN[7].CLK
CLK => GAIN[6].CLK
CLK => GAIN[5].CLK
CLK => GAIN[4].CLK
CLK => GAIN[3].CLK
CLK => GAIN[2].CLK
CLK => GAIN[1].CLK
CLK => GAIN[0].CLK
CLK => CLAMP[7].CLK
CLK => CLAMP[6].CLK
CLK => CLAMP[5].CLK
CLK => CLAMP[4].CLK
CLK => CLAMP[3].CLK
CLK => CLAMP[2].CLK
CLK => CLAMP[1].CLK
CLK => CLAMP[0].CLK
CLK => int_gain_strobe.CLK
CLK => int_clamp_strobe.CLK
CLK => AD_SL~reg0.CLK
CLK => AD_SCK~reg0.CLK
CLK => ad_cnt[8].CLK
CLK => ad_cnt[7].CLK
CLK => ad_cnt[6].CLK
CLK => ad_cnt[5].CLK
CLK => ad_cnt[4].CLK
CLK => ad_cnt[3].CLK
CLK => ad_cnt[2].CLK
CLK => ad_cnt[1].CLK
CLK => ad_cnt[0].CLK
CLK => AD_SDATA~reg0.CLK
CLK => AD[9].CLK
CLK => AD[8].CLK
CLK => AD[7].CLK
CLK => AD[6].CLK
CLK => AD[5].CLK
CLK => AD[4].CLK
CLK => AD[3].CLK
CLK => AD[2].CLK
CLK => AD[1].CLK
CLK => AD[0].CLK
CLK => ADC_int[2].CLK
CLK => ADC_int[1].CLK
CLK => ADC_int[0].CLK
CNT_EN => ADC_int~8.OUTPUTSELECT
CNT_EN => ADC_int~7.OUTPUTSELECT
CNT_EN => ADC_int~6.OUTPUTSELECT
CNT_EN => AD~29.OUTPUTSELECT
CNT_EN => AD~28.OUTPUTSELECT
CNT_EN => AD~27.OUTPUTSELECT
CNT_EN => AD~26.OUTPUTSELECT
CNT_EN => AD~25.OUTPUTSELECT
CNT_EN => AD~24.OUTPUTSELECT
CNT_EN => AD~23.OUTPUTSELECT
CNT_EN => AD~22.OUTPUTSELECT
CNT_EN => AD~21.OUTPUTSELECT
CNT_EN => AD~20.OUTPUTSELECT
CNT_EN => AD_SDATA~0.OUTPUTSELECT
CNT_EN => ad_cnt~26.OUTPUTSELECT
CNT_EN => ad_cnt~25.OUTPUTSELECT
CNT_EN => ad_cnt~24.OUTPUTSELECT
CNT_EN => ad_cnt~23.OUTPUTSELECT
CNT_EN => ad_cnt~22.OUTPUTSELECT
CNT_EN => ad_cnt~21.OUTPUTSELECT
CNT_EN => ad_cnt~20.OUTPUTSELECT
CNT_EN => ad_cnt~19.OUTPUTSELECT
CNT_EN => ad_cnt~18.OUTPUTSELECT
CNT_EN => AD_SCK~1.OUTPUTSELECT
CNT_EN => AD_SL~0.OUTPUTSELECT
CNT_EN => int_clamp_strobe~2.OUTPUTSELECT
CNT_EN => int_gain_strobe~1.OUTPUTSELECT
CNT_EN => CLAMP~15.OUTPUTSELECT
CNT_EN => CLAMP~14.OUTPUTSELECT
CNT_EN => CLAMP~13.OUTPUTSELECT
CNT_EN => CLAMP~12.OUTPUTSELECT
CNT_EN => CLAMP~11.OUTPUTSELECT
CNT_EN => CLAMP~10.OUTPUTSELECT
CNT_EN => CLAMP~9.OUTPUTSELECT
CNT_EN => CLAMP~8.OUTPUTSELECT
CNT_EN => GAIN~19.OUTPUTSELECT
CNT_EN => GAIN~18.OUTPUTSELECT
CNT_EN => GAIN~17.OUTPUTSELECT
CNT_EN => GAIN~16.OUTPUTSELECT
CNT_EN => GAIN~15.OUTPUTSELECT
CNT_EN => GAIN~14.OUTPUTSELECT
CNT_EN => GAIN~13.OUTPUTSELECT
CNT_EN => GAIN~12.OUTPUTSELECT
CNT_EN => GAIN~11.OUTPUTSELECT
CNT_EN => GAIN~10.OUTPUTSELECT
CNT_EN => HD~0.OUTPUTSELECT
CNT_EN => VD~0.OUTPUTSELECT
RESET => ADC_int~11.OUTPUTSELECT
RESET => ADC_int~10.OUTPUTSELECT
RESET => ADC_int~9.OUTPUTSELECT
RESET => AD~39.OUTPUTSELECT
RESET => AD~38.OUTPUTSELECT
RESET => AD~37.OUTPUTSELECT
RESET => AD~36.OUTPUTSELECT
RESET => AD~35.OUTPUTSELECT
RESET => AD~34.OUTPUTSELECT
RESET => AD~33.OUTPUTSELECT
RESET => AD~32.OUTPUTSELECT
RESET => AD~31.OUTPUTSELECT
RESET => AD~30.OUTPUTSELECT
RESET => AD_SDATA~1.OUTPUTSELECT
RESET => ad_cnt~35.OUTPUTSELECT
RESET => ad_cnt~34.OUTPUTSELECT
RESET => ad_cnt~33.OUTPUTSELECT
RESET => ad_cnt~32.OUTPUTSELECT
RESET => ad_cnt~31.OUTPUTSELECT
RESET => ad_cnt~30.OUTPUTSELECT
RESET => ad_cnt~29.OUTPUTSELECT
RESET => ad_cnt~28.OUTPUTSELECT
RESET => ad_cnt~27.OUTPUTSELECT
RESET => AD_SCK~2.OUTPUTSELECT
RESET => AD_SL~1.OUTPUTSELECT
RESET => int_clamp_strobe~3.OUTPUTSELECT
RESET => int_gain_strobe~2.OUTPUTSELECT
RESET => CLAMP~23.OUTPUTSELECT
RESET => CLAMP~22.OUTPUTSELECT
RESET => CLAMP~21.OUTPUTSELECT
RESET => CLAMP~20.OUTPUTSELECT
RESET => CLAMP~19.OUTPUTSELECT
RESET => CLAMP~18.OUTPUTSELECT
RESET => CLAMP~17.OUTPUTSELECT
RESET => CLAMP~16.OUTPUTSELECT
RESET => GAIN~29.OUTPUTSELECT
RESET => GAIN~28.OUTPUTSELECT
RESET => GAIN~27.OUTPUTSELECT
RESET => GAIN~26.OUTPUTSELECT
RESET => GAIN~25.OUTPUTSELECT
RESET => GAIN~24.OUTPUTSELECT
RESET => GAIN~23.OUTPUTSELECT
RESET => GAIN~22.OUTPUTSELECT
RESET => GAIN~21.OUTPUTSELECT
RESET => GAIN~20.OUTPUTSELECT
RESET => SHD~0.OUTPUTSELECT
RESET => SHP~0.OUTPUTSELECT
RESET => cnt~1.OUTPUTSELECT
RESET => cnt~0.OUTPUTSELECT
RESET => clpob_w~2.OUTPUTSELECT
RESET => PBLK~2.OUTPUTSELECT
RESET => HD~1.OUTPUTSELECT
RESET => VD~1.OUTPUTSELECT
RESET => CLPDM~reg0.ENA
RESET => CLPOB~reg0.ENA
ADC_GAIN[0] => GAIN~9.DATAB
ADC_GAIN[1] => GAIN~8.DATAB
ADC_GAIN[2] => GAIN~7.DATAB
ADC_GAIN[3] => GAIN~6.DATAB
ADC_GAIN[4] => GAIN~5.DATAB
ADC_GAIN[5] => GAIN~4.DATAB
ADC_GAIN[6] => GAIN~3.DATAB
ADC_GAIN[7] => GAIN~2.DATAB
ADC_GAIN[8] => GAIN~1.DATAB
ADC_GAIN[9] => GAIN~0.DATAB
ADC_CLAMP[0] => CLAMP~7.DATAB
ADC_CLAMP[1] => CLAMP~6.DATAB
ADC_CLAMP[2] => CLAMP~5.DATAB
ADC_CLAMP[3] => CLAMP~4.DATAB
ADC_CLAMP[4] => CLAMP~3.DATAB
ADC_CLAMP[5] => CLAMP~2.DATAB
ADC_CLAMP[6] => CLAMP~1.DATAB
ADC_CLAMP[7] => CLAMP~0.DATAB
GAIN_STROBE => ~NO_FANOUT~
CLAMP_STROBE => ~NO_FANOUT~
X[0] => Equal9.IN25
X[0] => Equal8.IN25
X[0] => Equal7.IN25
X[0] => LessThan10.IN24
X[0] => LessThan9.IN24
X[0] => LessThan6.IN24
X[0] => LessThan5.IN24
X[0] => LessThan3.IN24
X[0] => LessThan1.IN24
X[1] => Equal9.IN24
X[1] => Equal8.IN24
X[1] => Equal7.IN24
X[1] => LessThan10.IN23
X[1] => LessThan9.IN23
X[1] => LessThan6.IN23
X[1] => LessThan5.IN23
X[1] => LessThan3.IN23
X[1] => LessThan1.IN23
X[2] => Equal9.IN23
X[2] => Equal8.IN23
X[2] => Equal7.IN23
X[2] => LessThan10.IN22
X[2] => LessThan9.IN22
X[2] => LessThan6.IN22
X[2] => LessThan5.IN22
X[2] => LessThan3.IN22
X[2] => LessThan1.IN22
X[3] => Equal9.IN22
X[3] => Equal8.IN22
X[3] => Equal7.IN22
X[3] => LessThan10.IN21
X[3] => LessThan9.IN21
X[3] => LessThan6.IN21
X[3] => LessThan5.IN21
X[3] => LessThan3.IN21
X[3] => LessThan1.IN21
X[4] => Equal9.IN21
X[4] => Equal8.IN21
X[4] => Equal7.IN21
X[4] => LessThan10.IN20
X[4] => LessThan9.IN20
X[4] => LessThan6.IN20
X[4] => LessThan5.IN20
X[4] => LessThan3.IN20
X[4] => LessThan1.IN20
X[5] => Equal9.IN20
X[5] => Equal8.IN20
X[5] => Equal7.IN20
X[5] => LessThan10.IN19
X[5] => LessThan9.IN19
X[5] => LessThan6.IN19
X[5] => LessThan5.IN19
X[5] => LessThan3.IN19
X[5] => LessThan1.IN19
X[6] => Equal9.IN19
X[6] => Equal8.IN19
X[6] => Equal7.IN19
X[6] => LessThan10.IN18
X[6] => LessThan9.IN18
X[6] => LessThan6.IN18
X[6] => LessThan5.IN18
X[6] => LessThan3.IN18
X[6] => LessThan1.IN18
X[7] => Equal9.IN18
X[7] => Equal8.IN18
X[7] => Equal7.IN18
X[7] => LessThan10.IN17
X[7] => LessThan9.IN17
X[7] => LessThan6.IN17
X[7] => LessThan5.IN17
X[7] => LessThan3.IN17
X[7] => LessThan1.IN17
X[8] => Equal9.IN17
X[8] => Equal8.IN17
X[8] => Equal7.IN17
X[8] => LessThan10.IN16
X[8] => LessThan9.IN16
X[8] => LessThan6.IN16
X[8] => LessThan5.IN16
X[8] => LessThan3.IN16
X[8] => LessThan1.IN16
X[9] => Equal9.IN16
X[9] => Equal8.IN16
X[9] => Equal7.IN16
X[9] => LessThan10.IN15
X[9] => LessThan9.IN15
X[9] => LessThan6.IN15
X[9] => LessThan5.IN15
X[9] => LessThan3.IN15
X[9] => LessThan1.IN15
X[10] => Equal9.IN15
X[10] => Equal8.IN15
X[10] => Equal7.IN15
X[10] => LessThan10.IN14
X[10] => LessThan9.IN14
X[10] => LessThan6.IN14
X[10] => LessThan5.IN14
X[10] => LessThan3.IN14
X[10] => LessThan1.IN14
X[11] => Equal9.IN14
X[11] => Equal8.IN14
X[11] => Equal7.IN14
X[11] => LessThan10.IN13
X[11] => LessThan9.IN13
X[11] => LessThan6.IN13
X[11] => LessThan5.IN13
X[11] => LessThan3.IN13
X[11] => LessThan1.IN13
Y[0] => Equal6.IN25
Y[0] => Equal3.IN25
Y[0] => LessThan8.IN24
Y[0] => Equal2.IN25
Y[0] => LessThan7.IN24
Y[0] => Equal1.IN25
Y[0] => LessThan4.IN24
Y[0] => Equal0.IN25
Y[0] => LessThan2.IN24
Y[0] => LessThan0.IN24
Y[1] => Equal6.IN24
Y[1] => Equal3.IN24
Y[1] => LessThan8.IN23
Y[1] => Equal2.IN24
Y[1] => LessThan7.IN23
Y[1] => Equal1.IN24
Y[1] => LessThan4.IN23
Y[1] => Equal0.IN24
Y[1] => LessThan2.IN23
Y[1] => LessThan0.IN23
Y[2] => Equal6.IN23
Y[2] => Equal3.IN23
Y[2] => LessThan8.IN22
Y[2] => Equal2.IN23
Y[2] => LessThan7.IN22
Y[2] => Equal1.IN23
Y[2] => LessThan4.IN22
Y[2] => Equal0.IN23
Y[2] => LessThan2.IN22
Y[2] => LessThan0.IN22
Y[3] => Equal6.IN22
Y[3] => Equal3.IN22
Y[3] => LessThan8.IN21
Y[3] => Equal2.IN22
Y[3] => LessThan7.IN21
Y[3] => Equal1.IN22
Y[3] => LessThan4.IN21
Y[3] => Equal0.IN22
Y[3] => LessThan2.IN21
Y[3] => LessThan0.IN21
Y[4] => Equal6.IN21
Y[4] => Equal3.IN21
Y[4] => LessThan8.IN20
Y[4] => Equal2.IN21
Y[4] => LessThan7.IN20
Y[4] => Equal1.IN21
Y[4] => LessThan4.IN20
Y[4] => Equal0.IN21
Y[4] => LessThan2.IN20
Y[4] => LessThan0.IN20
Y[5] => Equal6.IN20
Y[5] => Equal3.IN20
Y[5] => LessThan8.IN19
Y[5] => Equal2.IN20
Y[5] => LessThan7.IN19
Y[5] => Equal1.IN20
Y[5] => LessThan4.IN19
Y[5] => Equal0.IN20
Y[5] => LessThan2.IN19
Y[5] => LessThan0.IN19
Y[6] => Equal6.IN19
Y[6] => Equal3.IN19
Y[6] => LessThan8.IN18
Y[6] => Equal2.IN19
Y[6] => LessThan7.IN18
Y[6] => Equal1.IN19
Y[6] => LessThan4.IN18
Y[6] => Equal0.IN19
Y[6] => LessThan2.IN18
Y[6] => LessThan0.IN18
Y[7] => Equal6.IN18
Y[7] => Equal3.IN18
Y[7] => LessThan8.IN17
Y[7] => Equal2.IN18
Y[7] => LessThan7.IN17
Y[7] => Equal1.IN18
Y[7] => LessThan4.IN17
Y[7] => Equal0.IN18
Y[7] => LessThan2.IN17
Y[7] => LessThan0.IN17
Y[8] => Equal6.IN17
Y[8] => Equal3.IN17
Y[8] => LessThan8.IN16
Y[8] => Equal2.IN17
Y[8] => LessThan7.IN16
Y[8] => Equal1.IN17
Y[8] => LessThan4.IN16
Y[8] => Equal0.IN17
Y[8] => LessThan2.IN16
Y[8] => LessThan0.IN16
Y[9] => Equal6.IN16
Y[9] => Equal3.IN16
Y[9] => LessThan8.IN15
Y[9] => Equal2.IN16
Y[9] => LessThan7.IN15
Y[9] => Equal1.IN16
Y[9] => LessThan4.IN15
Y[9] => Equal0.IN16
Y[9] => LessThan2.IN15
Y[9] => LessThan0.IN15
Y[10] => Equal6.IN15
Y[10] => Equal3.IN15
Y[10] => LessThan8.IN14
Y[10] => Equal2.IN15
Y[10] => LessThan7.IN14
Y[10] => Equal1.IN15
Y[10] => LessThan4.IN14
Y[10] => Equal0.IN15
Y[10] => LessThan2.IN14
Y[10] => LessThan0.IN14
Y[11] => Equal6.IN14
Y[11] => Equal3.IN14
Y[11] => LessThan8.IN13
Y[11] => Equal2.IN14
Y[11] => LessThan7.IN13
Y[11] => Equal1.IN14
Y[11] => LessThan4.IN13
Y[11] => Equal0.IN14
Y[11] => LessThan2.IN13
Y[11] => LessThan0.IN13
MODE_CCD => clpob_w~1.OUTPUTSELECT
MODE_CCD => PBLK~1.OUTPUTSELECT
MODE_CCD => clpob_w~0.OUTPUTSELECT
MODE_CCD => PBLK~0.OUTPUTSELECT
VD <= VD~reg0.DB_MAX_OUTPUT_PORT_TYPE
HD <= HD~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATACLK <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
SHD <= SHD~reg0.DB_MAX_OUTPUT_PORT_TYPE
SHP <= SHP~reg0.DB_MAX_OUTPUT_PORT_TYPE
PBLK <= PBLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLPDM <= CLPDM~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLPOB <= CLPOB~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD_SDATA <= AD_SDATA~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD_SL <= AD_SL~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD_SCK <= AD_SCK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|ccd_generator:ccd|ccd415_sync_generator:ccd415
CLK => AD9845:ADC.CLK
CLK => xvform_415:xvform.CLK
CLK => ccd_counters:cntXY.CLK
CNT_EN => AD9845:ADC.CNT_EN
CNT_EN => xvform_415:xvform.CNT_EN
CNT_EN => ccd_counters:cntXY.CNT_EN
RESET => AD9845:ADC.RESET
RESET => xvform_415:xvform.RESET
RESET => ccd_counters:cntXY.RESET
SHUTTER[0] => xvform_415:xvform.C_SHUTTER[0]
SHUTTER[1] => xvform_415:xvform.C_SHUTTER[1]
SHUTTER[2] => xvform_415:xvform.C_SHUTTER[2]
SHUTTER[3] => xvform_415:xvform.C_SHUTTER[3]
SHUTTER[4] => xvform_415:xvform.C_SHUTTER[4]
SHUTTER[5] => xvform_415:xvform.C_SHUTTER[5]
SHUTTER[6] => xvform_415:xvform.C_SHUTTER[6]
SHUTTER[7] => xvform_415:xvform.C_SHUTTER[7]
SHUTTER[8] => xvform_415:xvform.C_SHUTTER[8]
SHUTTER[9] => xvform_415:xvform.C_SHUTTER[9]
SHUTTER[10] => xvform_415:xvform.C_SHUTTER[10]
SHUTTER[11] => xvform_415:xvform.C_SHUTTER[11]
GAIN[0] => AD9845:ADC.ADC_GAIN[0]
GAIN[1] => AD9845:ADC.ADC_GAIN[1]
GAIN[2] => AD9845:ADC.ADC_GAIN[2]
GAIN[3] => AD9845:ADC.ADC_GAIN[3]
GAIN[4] => AD9845:ADC.ADC_GAIN[4]
GAIN[5] => AD9845:ADC.ADC_GAIN[5]
GAIN[6] => AD9845:ADC.ADC_GAIN[6]
GAIN[7] => AD9845:ADC.ADC_GAIN[7]
GAIN[8] => AD9845:ADC.ADC_GAIN[8]
GAIN[9] => AD9845:ADC.ADC_GAIN[9]
GAIN_STROBE => AD9845:ADC.GAIN_STROBE
CLAMP[0] => AD9845:ADC.ADC_CLAMP[0]
CLAMP[1] => AD9845:ADC.ADC_CLAMP[1]
CLAMP[2] => AD9845:ADC.ADC_CLAMP[2]
CLAMP[3] => AD9845:ADC.ADC_CLAMP[3]
CLAMP[4] => AD9845:ADC.ADC_CLAMP[4]
CLAMP[5] => AD9845:ADC.ADC_CLAMP[5]
CLAMP[6] => AD9845:ADC.ADC_CLAMP[6]
CLAMP[7] => AD9845:ADC.ADC_CLAMP[7]
CLAMP_STROBE => AD9845:ADC.CLAMP_STROBE
MODE_CCD => AD9845:ADC.MODE_CCD
MODE_CCD => xvform_415:xvform.MODE_CCD
MODE_CCD => ccd_counters:cntXY.MODE_CCD
WIND_CCD => xvform_415:xvform.WIND_CCD
XV1 <= xvform_415:xvform.XV1
XV2 <= xvform_415:xvform.XV2
XV3 <= xvform_415:xvform.XV3
SG <= xvform_415:xvform.SG
XSUB <= xvform_415:xvform.XSUB
H1 <= xvform_415:xvform.H1
H2 <= xvform_415:xvform.H2
RG <= xvform_415:xvform.RG
DATACLK <= AD9845:ADC.DATACLK
SL <= AD9845:ADC.AD_SL
SCK <= AD9845:ADC.AD_SCK
SDATA <= AD9845:ADC.AD_SDATA
SHD <= AD9845:ADC.SHD
SHP <= AD9845:ADC.SHP
VD <= AD9845:ADC.VD
HD <= AD9845:ADC.HD
PBLK <= AD9845:ADC.PBLK
CLPDM <= AD9845:ADC.CLPDM
CLPOB <= AD9845:ADC.CLPOB
X[0] <= ccd_counters:cntXY.X[0]
X[1] <= ccd_counters:cntXY.X[1]
X[2] <= ccd_counters:cntXY.X[2]
X[3] <= ccd_counters:cntXY.X[3]
X[4] <= ccd_counters:cntXY.X[4]
X[5] <= ccd_counters:cntXY.X[5]
X[6] <= ccd_counters:cntXY.X[6]
X[7] <= ccd_counters:cntXY.X[7]
X[8] <= ccd_counters:cntXY.X[8]
X[9] <= ccd_counters:cntXY.X[9]
X[10] <= ccd_counters:cntXY.X[10]
X[11] <= ccd_counters:cntXY.X[11]
Y[0] <= ccd_counters:cntXY.Y[0]
Y[1] <= ccd_counters:cntXY.Y[1]
Y[2] <= ccd_counters:cntXY.Y[2]
Y[3] <= ccd_counters:cntXY.Y[3]
Y[4] <= ccd_counters:cntXY.Y[4]
Y[5] <= ccd_counters:cntXY.Y[5]
Y[6] <= ccd_counters:cntXY.Y[6]
Y[7] <= ccd_counters:cntXY.Y[7]
Y[8] <= ccd_counters:cntXY.Y[8]
Y[9] <= ccd_counters:cntXY.Y[9]
Y[10] <= ccd_counters:cntXY.Y[10]
Y[11] <= ccd_counters:cntXY.Y[11]
LINE <= xvform_415:xvform.LINE
FRAME <= xvform_415:xvform.FRAME
DATE_EN <= <GND>


|afalina_tvk|ccd_generator:ccd|ccd415_sync_generator:ccd415|ccd_counters:cntXY
CLK => cntX[11].CLK
CLK => cntX[10].CLK
CLK => cntX[9].CLK
CLK => cntX[8].CLK
CLK => cntX[7].CLK
CLK => cntX[6].CLK
CLK => cntX[5].CLK
CLK => cntX[4].CLK
CLK => cntX[3].CLK
CLK => cntX[2].CLK
CLK => cntX[1].CLK
CLK => cntX[0].CLK
CLK => cntY[11].CLK
CLK => cntY[10].CLK
CLK => cntY[9].CLK
CLK => cntY[8].CLK
CLK => cntY[7].CLK
CLK => cntY[6].CLK
CLK => cntY[5].CLK
CLK => cntY[4].CLK
CLK => cntY[3].CLK
CLK => cntY[2].CLK
CLK => cntY[1].CLK
CLK => cntY[0].CLK
CLK => X[11]~reg0.CLK
CLK => X[10]~reg0.CLK
CLK => X[9]~reg0.CLK
CLK => X[8]~reg0.CLK
CLK => X[7]~reg0.CLK
CLK => X[6]~reg0.CLK
CLK => X[5]~reg0.CLK
CLK => X[4]~reg0.CLK
CLK => X[3]~reg0.CLK
CLK => X[2]~reg0.CLK
CLK => X[1]~reg0.CLK
CLK => X[0]~reg0.CLK
CNT_EN => X~11.OUTPUTSELECT
CNT_EN => X~10.OUTPUTSELECT
CNT_EN => X~9.OUTPUTSELECT
CNT_EN => X~8.OUTPUTSELECT
CNT_EN => X~7.OUTPUTSELECT
CNT_EN => X~6.OUTPUTSELECT
CNT_EN => X~5.OUTPUTSELECT
CNT_EN => X~4.OUTPUTSELECT
CNT_EN => X~3.OUTPUTSELECT
CNT_EN => X~2.OUTPUTSELECT
CNT_EN => X~1.OUTPUTSELECT
CNT_EN => X~0.OUTPUTSELECT
CNT_EN => cntY~59.OUTPUTSELECT
CNT_EN => cntY~58.OUTPUTSELECT
CNT_EN => cntY~57.OUTPUTSELECT
CNT_EN => cntY~56.OUTPUTSELECT
CNT_EN => cntY~55.OUTPUTSELECT
CNT_EN => cntY~54.OUTPUTSELECT
CNT_EN => cntY~53.OUTPUTSELECT
CNT_EN => cntY~52.OUTPUTSELECT
CNT_EN => cntY~51.OUTPUTSELECT
CNT_EN => cntY~50.OUTPUTSELECT
CNT_EN => cntY~49.OUTPUTSELECT
CNT_EN => cntY~48.OUTPUTSELECT
CNT_EN => cntX~23.OUTPUTSELECT
CNT_EN => cntX~22.OUTPUTSELECT
CNT_EN => cntX~21.OUTPUTSELECT
CNT_EN => cntX~20.OUTPUTSELECT
CNT_EN => cntX~19.OUTPUTSELECT
CNT_EN => cntX~18.OUTPUTSELECT
CNT_EN => cntX~17.OUTPUTSELECT
CNT_EN => cntX~16.OUTPUTSELECT
CNT_EN => cntX~15.OUTPUTSELECT
CNT_EN => cntX~14.OUTPUTSELECT
CNT_EN => cntX~13.OUTPUTSELECT
CNT_EN => cntX~12.OUTPUTSELECT
RESET => X~23.OUTPUTSELECT
RESET => X~22.OUTPUTSELECT
RESET => X~21.OUTPUTSELECT
RESET => X~20.OUTPUTSELECT
RESET => X~19.OUTPUTSELECT
RESET => X~18.OUTPUTSELECT
RESET => X~17.OUTPUTSELECT
RESET => X~16.OUTPUTSELECT
RESET => X~15.OUTPUTSELECT
RESET => X~14.OUTPUTSELECT
RESET => X~13.OUTPUTSELECT
RESET => X~12.OUTPUTSELECT
RESET => cntY~71.OUTPUTSELECT
RESET => cntY~70.OUTPUTSELECT
RESET => cntY~69.OUTPUTSELECT
RESET => cntY~68.OUTPUTSELECT
RESET => cntY~67.OUTPUTSELECT
RESET => cntY~66.OUTPUTSELECT
RESET => cntY~65.OUTPUTSELECT
RESET => cntY~64.OUTPUTSELECT
RESET => cntY~63.OUTPUTSELECT
RESET => cntY~62.OUTPUTSELECT
RESET => cntY~61.OUTPUTSELECT
RESET => cntY~60.OUTPUTSELECT
RESET => cntX~35.OUTPUTSELECT
RESET => cntX~34.OUTPUTSELECT
RESET => cntX~33.OUTPUTSELECT
RESET => cntX~32.OUTPUTSELECT
RESET => cntX~31.OUTPUTSELECT
RESET => cntX~30.OUTPUTSELECT
RESET => cntX~29.OUTPUTSELECT
RESET => cntX~28.OUTPUTSELECT
RESET => cntX~27.OUTPUTSELECT
RESET => cntX~26.OUTPUTSELECT
RESET => cntX~25.OUTPUTSELECT
RESET => cntX~24.OUTPUTSELECT
MODE_CCD => cntY~47.OUTPUTSELECT
MODE_CCD => cntY~46.OUTPUTSELECT
MODE_CCD => cntY~45.OUTPUTSELECT
MODE_CCD => cntY~44.OUTPUTSELECT
MODE_CCD => cntY~43.OUTPUTSELECT
MODE_CCD => cntY~42.OUTPUTSELECT
MODE_CCD => cntY~41.OUTPUTSELECT
MODE_CCD => cntY~40.OUTPUTSELECT
MODE_CCD => cntY~39.OUTPUTSELECT
MODE_CCD => cntY~38.OUTPUTSELECT
MODE_CCD => cntY~37.OUTPUTSELECT
MODE_CCD => cntY~36.OUTPUTSELECT
X[0] <= X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[0] <= cntY[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= cntY[1].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= cntY[2].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= cntY[3].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= cntY[4].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= cntY[5].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= cntY[6].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= cntY[7].DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= cntY[8].DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= cntY[9].DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= cntY[10].DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= cntY[11].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform
CLK => cntb[11].CLK
CLK => cntb[10].CLK
CLK => cntb[9].CLK
CLK => cntb[8].CLK
CLK => cntb[7].CLK
CLK => cntb[6].CLK
CLK => cntb[5].CLK
CLK => cntb[4].CLK
CLK => cntb[3].CLK
CLK => cntb[2].CLK
CLK => cntb[1].CLK
CLK => cntb[0].CLK
CLK => cntb1[11].CLK
CLK => cntb1[10].CLK
CLK => cntb1[9].CLK
CLK => cntb1[8].CLK
CLK => cntb1[7].CLK
CLK => cntb1[6].CLK
CLK => cntb1[5].CLK
CLK => cntb1[4].CLK
CLK => cntb1[3].CLK
CLK => cntb1[2].CLK
CLK => cntb1[1].CLK
CLK => cntb1[0].CLK
CLK => BSector[11].CLK
CLK => BSector[10].CLK
CLK => BSector[9].CLK
CLK => BSector[8].CLK
CLK => BSector[7].CLK
CLK => BSector[6].CLK
CLK => BSector[5].CLK
CLK => BSector[4].CLK
CLK => BSector[3].CLK
CLK => BSector[2].CLK
CLK => BSector[1].CLK
CLK => BSector[0].CLK
CLK => cntd[11].CLK
CLK => cntd[10].CLK
CLK => cntd[9].CLK
CLK => cntd[8].CLK
CLK => cntd[7].CLK
CLK => cntd[6].CLK
CLK => cntd[5].CLK
CLK => cntd[4].CLK
CLK => cntd[3].CLK
CLK => cntd[2].CLK
CLK => cntd[1].CLK
CLK => cntd[0].CLK
CLK => DSector[11].CLK
CLK => DSector[10].CLK
CLK => DSector[9].CLK
CLK => DSector[8].CLK
CLK => DSector[7].CLK
CLK => DSector[6].CLK
CLK => DSector[5].CLK
CLK => DSector[4].CLK
CLK => DSector[3].CLK
CLK => DSector[2].CLK
CLK => DSector[1].CLK
CLK => DSector[0].CLK
CLK => Active_Line[11].CLK
CLK => Active_Line[10].CLK
CLK => Active_Line[9].CLK
CLK => Active_Line[8].CLK
CLK => Active_Line[7].CLK
CLK => Active_Line[6].CLK
CLK => Active_Line[5].CLK
CLK => Active_Line[4].CLK
CLK => Active_Line[3].CLK
CLK => Active_Line[2].CLK
CLK => Active_Line[1].CLK
CLK => Active_Line[0].CLK
CLK => ASector[11].CLK
CLK => ASector[10].CLK
CLK => ASector[9].CLK
CLK => ASector[8].CLK
CLK => ASector[7].CLK
CLK => ASector[6].CLK
CLK => ASector[5].CLK
CLK => ASector[4].CLK
CLK => ASector[3].CLK
CLK => ASector[2].CLK
CLK => ASector[1].CLK
CLK => ASector[0].CLK
CLK => cnt_b[11].CLK
CLK => cnt_b[10].CLK
CLK => cnt_b[9].CLK
CLK => cnt_b[8].CLK
CLK => cnt_b[7].CLK
CLK => cnt_b[6].CLK
CLK => cnt_b[5].CLK
CLK => cnt_b[4].CLK
CLK => cnt_b[3].CLK
CLK => cnt_b[2].CLK
CLK => cnt_b[1].CLK
CLK => cnt_b[0].CLK
CLK => cnt_d[11].CLK
CLK => cnt_d[10].CLK
CLK => cnt_d[9].CLK
CLK => cnt_d[8].CLK
CLK => cnt_d[7].CLK
CLK => cnt_d[6].CLK
CLK => cnt_d[5].CLK
CLK => cnt_d[4].CLK
CLK => cnt_d[3].CLK
CLK => cnt_d[2].CLK
CLK => cnt_d[1].CLK
CLK => cnt_d[0].CLK
CLK => cntd1[11].CLK
CLK => cntd1[10].CLK
CLK => cntd1[9].CLK
CLK => cntd1[8].CLK
CLK => cntd1[7].CLK
CLK => cntd1[6].CLK
CLK => cntd1[5].CLK
CLK => cntd1[4].CLK
CLK => cntd1[3].CLK
CLK => cntd1[2].CLK
CLK => cntd1[1].CLK
CLK => cntd1[0].CLK
CLK => V1.CLK
CLK => V2.CLK
CLK => V3.CLK
CLK => SG~reg0.CLK
CLK => CMD.CLK
CLK => C_SHR[11].CLK
CLK => C_SHR[10].CLK
CLK => C_SHR[9].CLK
CLK => C_SHR[8].CLK
CLK => C_SHR[7].CLK
CLK => C_SHR[6].CLK
CLK => C_SHR[5].CLK
CLK => C_SHR[4].CLK
CLK => C_SHR[3].CLK
CLK => C_SHR[2].CLK
CLK => C_SHR[1].CLK
CLK => C_SHR[0].CLK
CLK => SUB.CLK
CLK => cnt[1].CLK
CLK => cnt[0].CLK
CLK => H1~reg0.CLK
CLK => H2~reg0.CLK
CLK => RG~reg0.CLK
CLK => LINE~reg0.CLK
CLK => FRAME~reg0.CLK
CLK => Operate~19.IN1
CNT_EN => FRAME~3.OUTPUTSELECT
CNT_EN => LINE~0.OUTPUTSELECT
CNT_EN => SUB~0.OUTPUTSELECT
CNT_EN => SG~0.OUTPUTSELECT
CNT_EN => V3~8.OUTPUTSELECT
CNT_EN => V2~6.OUTPUTSELECT
CNT_EN => V1~6.OUTPUTSELECT
CNT_EN => cntd1~11.OUTPUTSELECT
CNT_EN => cntd1~10.OUTPUTSELECT
CNT_EN => cntd1~9.OUTPUTSELECT
CNT_EN => cntd1~8.OUTPUTSELECT
CNT_EN => cntd1~7.OUTPUTSELECT
CNT_EN => cntd1~6.OUTPUTSELECT
CNT_EN => cntd1~5.OUTPUTSELECT
CNT_EN => cntd1~4.OUTPUTSELECT
CNT_EN => cntd1~3.OUTPUTSELECT
CNT_EN => cntd1~2.OUTPUTSELECT
CNT_EN => cntd1~1.OUTPUTSELECT
CNT_EN => cntd1~0.OUTPUTSELECT
CNT_EN => cnt_d~47.OUTPUTSELECT
CNT_EN => cnt_d~46.OUTPUTSELECT
CNT_EN => cnt_d~45.OUTPUTSELECT
CNT_EN => cnt_d~44.OUTPUTSELECT
CNT_EN => cnt_d~43.OUTPUTSELECT
CNT_EN => cnt_d~42.OUTPUTSELECT
CNT_EN => cnt_d~41.OUTPUTSELECT
CNT_EN => cnt_d~40.OUTPUTSELECT
CNT_EN => cnt_d~39.OUTPUTSELECT
CNT_EN => cnt_d~38.OUTPUTSELECT
CNT_EN => cnt_d~37.OUTPUTSELECT
CNT_EN => cnt_d~36.OUTPUTSELECT
CNT_EN => cnt_b~47.OUTPUTSELECT
CNT_EN => cnt_b~46.OUTPUTSELECT
CNT_EN => cnt_b~45.OUTPUTSELECT
CNT_EN => cnt_b~44.OUTPUTSELECT
CNT_EN => cnt_b~43.OUTPUTSELECT
CNT_EN => cnt_b~42.OUTPUTSELECT
CNT_EN => cnt_b~41.OUTPUTSELECT
CNT_EN => cnt_b~40.OUTPUTSELECT
CNT_EN => cnt_b~39.OUTPUTSELECT
CNT_EN => cnt_b~38.OUTPUTSELECT
CNT_EN => cnt_b~37.OUTPUTSELECT
CNT_EN => cnt_b~36.OUTPUTSELECT
CNT_EN => ASector~35.OUTPUTSELECT
CNT_EN => ASector~34.OUTPUTSELECT
CNT_EN => ASector~33.OUTPUTSELECT
CNT_EN => ASector~32.OUTPUTSELECT
CNT_EN => ASector~31.OUTPUTSELECT
CNT_EN => ASector~30.OUTPUTSELECT
CNT_EN => ASector~29.OUTPUTSELECT
CNT_EN => ASector~28.OUTPUTSELECT
CNT_EN => ASector~27.OUTPUTSELECT
CNT_EN => ASector~26.OUTPUTSELECT
CNT_EN => ASector~25.OUTPUTSELECT
CNT_EN => ASector~24.OUTPUTSELECT
CNT_EN => Active_Line~47.OUTPUTSELECT
CNT_EN => Active_Line~46.OUTPUTSELECT
CNT_EN => Active_Line~45.OUTPUTSELECT
CNT_EN => Active_Line~44.OUTPUTSELECT
CNT_EN => Active_Line~43.OUTPUTSELECT
CNT_EN => Active_Line~42.OUTPUTSELECT
CNT_EN => Active_Line~41.OUTPUTSELECT
CNT_EN => Active_Line~40.OUTPUTSELECT
CNT_EN => Active_Line~39.OUTPUTSELECT
CNT_EN => Active_Line~38.OUTPUTSELECT
CNT_EN => Active_Line~37.OUTPUTSELECT
CNT_EN => Active_Line~36.OUTPUTSELECT
CNT_EN => Operate~13.OUTPUTSELECT
CNT_EN => Operate~12.OUTPUTSELECT
CNT_EN => Operate~11.OUTPUTSELECT
CNT_EN => Operate~10.OUTPUTSELECT
CNT_EN => Operate~9.OUTPUTSELECT
CNT_EN => DSector~47.OUTPUTSELECT
CNT_EN => DSector~46.OUTPUTSELECT
CNT_EN => DSector~45.OUTPUTSELECT
CNT_EN => DSector~44.OUTPUTSELECT
CNT_EN => DSector~43.OUTPUTSELECT
CNT_EN => DSector~42.OUTPUTSELECT
CNT_EN => DSector~41.OUTPUTSELECT
CNT_EN => DSector~40.OUTPUTSELECT
CNT_EN => DSector~39.OUTPUTSELECT
CNT_EN => DSector~38.OUTPUTSELECT
CNT_EN => DSector~37.OUTPUTSELECT
CNT_EN => DSector~36.OUTPUTSELECT
CNT_EN => cntd~11.OUTPUTSELECT
CNT_EN => cntd~10.OUTPUTSELECT
CNT_EN => cntd~9.OUTPUTSELECT
CNT_EN => cntd~8.OUTPUTSELECT
CNT_EN => cntd~7.OUTPUTSELECT
CNT_EN => cntd~6.OUTPUTSELECT
CNT_EN => cntd~5.OUTPUTSELECT
CNT_EN => cntd~4.OUTPUTSELECT
CNT_EN => cntd~3.OUTPUTSELECT
CNT_EN => cntd~2.OUTPUTSELECT
CNT_EN => cntd~1.OUTPUTSELECT
CNT_EN => cntd~0.OUTPUTSELECT
CNT_EN => BSector~47.OUTPUTSELECT
CNT_EN => BSector~46.OUTPUTSELECT
CNT_EN => BSector~45.OUTPUTSELECT
CNT_EN => BSector~44.OUTPUTSELECT
CNT_EN => BSector~43.OUTPUTSELECT
CNT_EN => BSector~42.OUTPUTSELECT
CNT_EN => BSector~41.OUTPUTSELECT
CNT_EN => BSector~40.OUTPUTSELECT
CNT_EN => BSector~39.OUTPUTSELECT
CNT_EN => BSector~38.OUTPUTSELECT
CNT_EN => BSector~37.OUTPUTSELECT
CNT_EN => BSector~36.OUTPUTSELECT
CNT_EN => cntb1~11.OUTPUTSELECT
CNT_EN => cntb1~10.OUTPUTSELECT
CNT_EN => cntb1~9.OUTPUTSELECT
CNT_EN => cntb1~8.OUTPUTSELECT
CNT_EN => cntb1~7.OUTPUTSELECT
CNT_EN => cntb1~6.OUTPUTSELECT
CNT_EN => cntb1~5.OUTPUTSELECT
CNT_EN => cntb1~4.OUTPUTSELECT
CNT_EN => cntb1~3.OUTPUTSELECT
CNT_EN => cntb1~2.OUTPUTSELECT
CNT_EN => cntb1~1.OUTPUTSELECT
CNT_EN => cntb1~0.OUTPUTSELECT
CNT_EN => cntb~11.OUTPUTSELECT
CNT_EN => cntb~10.OUTPUTSELECT
CNT_EN => cntb~9.OUTPUTSELECT
CNT_EN => cntb~8.OUTPUTSELECT
CNT_EN => cntb~7.OUTPUTSELECT
CNT_EN => cntb~6.OUTPUTSELECT
CNT_EN => cntb~5.OUTPUTSELECT
CNT_EN => cntb~4.OUTPUTSELECT
CNT_EN => cntb~3.OUTPUTSELECT
CNT_EN => cntb~2.OUTPUTSELECT
CNT_EN => cntb~1.OUTPUTSELECT
CNT_EN => cntb~0.OUTPUTSELECT
RESET => FRAME~4.OUTPUTSELECT
RESET => LINE~1.OUTPUTSELECT
RESET => RG~0.OUTPUTSELECT
RESET => H2~0.OUTPUTSELECT
RESET => H1~0.OUTPUTSELECT
RESET => cnt~3.OUTPUTSELECT
RESET => cnt~2.OUTPUTSELECT
RESET => SUB~1.OUTPUTSELECT
RESET => C_SHR~47.OUTPUTSELECT
RESET => C_SHR~46.OUTPUTSELECT
RESET => C_SHR~45.OUTPUTSELECT
RESET => C_SHR~44.OUTPUTSELECT
RESET => C_SHR~43.OUTPUTSELECT
RESET => C_SHR~42.OUTPUTSELECT
RESET => C_SHR~41.OUTPUTSELECT
RESET => C_SHR~40.OUTPUTSELECT
RESET => C_SHR~39.OUTPUTSELECT
RESET => C_SHR~38.OUTPUTSELECT
RESET => C_SHR~37.OUTPUTSELECT
RESET => C_SHR~36.OUTPUTSELECT
RESET => CMD~0.OUTPUTSELECT
RESET => SG~1.OUTPUTSELECT
RESET => V3~9.OUTPUTSELECT
RESET => V2~7.OUTPUTSELECT
RESET => V1~7.OUTPUTSELECT
RESET => cnt_b~59.OUTPUTSELECT
RESET => cnt_b~58.OUTPUTSELECT
RESET => cnt_b~57.OUTPUTSELECT
RESET => cnt_b~56.OUTPUTSELECT
RESET => cnt_b~55.OUTPUTSELECT
RESET => cnt_b~54.OUTPUTSELECT
RESET => cnt_b~53.OUTPUTSELECT
RESET => cnt_b~52.OUTPUTSELECT
RESET => cnt_b~51.OUTPUTSELECT
RESET => cnt_b~50.OUTPUTSELECT
RESET => cnt_b~49.OUTPUTSELECT
RESET => cnt_b~48.OUTPUTSELECT
RESET => ASector~47.OUTPUTSELECT
RESET => ASector~46.OUTPUTSELECT
RESET => ASector~45.OUTPUTSELECT
RESET => ASector~44.OUTPUTSELECT
RESET => ASector~43.OUTPUTSELECT
RESET => ASector~42.OUTPUTSELECT
RESET => ASector~41.OUTPUTSELECT
RESET => ASector~40.OUTPUTSELECT
RESET => ASector~39.OUTPUTSELECT
RESET => ASector~38.OUTPUTSELECT
RESET => ASector~37.OUTPUTSELECT
RESET => ASector~36.OUTPUTSELECT
RESET => Active_Line~59.OUTPUTSELECT
RESET => Active_Line~58.OUTPUTSELECT
RESET => Active_Line~57.OUTPUTSELECT
RESET => Active_Line~56.OUTPUTSELECT
RESET => Active_Line~55.OUTPUTSELECT
RESET => Active_Line~54.OUTPUTSELECT
RESET => Active_Line~53.OUTPUTSELECT
RESET => Active_Line~52.OUTPUTSELECT
RESET => Active_Line~51.OUTPUTSELECT
RESET => Active_Line~50.OUTPUTSELECT
RESET => Active_Line~49.OUTPUTSELECT
RESET => Active_Line~48.OUTPUTSELECT
RESET => Operate~18.OUTPUTSELECT
RESET => Operate~17.OUTPUTSELECT
RESET => Operate~16.OUTPUTSELECT
RESET => Operate~15.OUTPUTSELECT
RESET => Operate~14.OUTPUTSELECT
RESET => DSector~59.OUTPUTSELECT
RESET => DSector~58.OUTPUTSELECT
RESET => DSector~57.OUTPUTSELECT
RESET => DSector~56.OUTPUTSELECT
RESET => DSector~55.OUTPUTSELECT
RESET => DSector~54.OUTPUTSELECT
RESET => DSector~53.OUTPUTSELECT
RESET => DSector~52.OUTPUTSELECT
RESET => DSector~51.OUTPUTSELECT
RESET => DSector~50.OUTPUTSELECT
RESET => DSector~49.OUTPUTSELECT
RESET => DSector~48.OUTPUTSELECT
RESET => cntd~23.OUTPUTSELECT
RESET => cntd~22.OUTPUTSELECT
RESET => cntd~21.OUTPUTSELECT
RESET => cntd~20.OUTPUTSELECT
RESET => cntd~19.OUTPUTSELECT
RESET => cntd~18.OUTPUTSELECT
RESET => cntd~17.OUTPUTSELECT
RESET => cntd~16.OUTPUTSELECT
RESET => cntd~15.OUTPUTSELECT
RESET => cntd~14.OUTPUTSELECT
RESET => cntd~13.OUTPUTSELECT
RESET => cntd~12.OUTPUTSELECT
RESET => BSector~59.OUTPUTSELECT
RESET => BSector~58.OUTPUTSELECT
RESET => BSector~57.OUTPUTSELECT
RESET => BSector~56.OUTPUTSELECT
RESET => BSector~55.OUTPUTSELECT
RESET => BSector~54.OUTPUTSELECT
RESET => BSector~53.OUTPUTSELECT
RESET => BSector~52.OUTPUTSELECT
RESET => BSector~51.OUTPUTSELECT
RESET => BSector~50.OUTPUTSELECT
RESET => BSector~49.OUTPUTSELECT
RESET => BSector~48.OUTPUTSELECT
RESET => cntb1~23.OUTPUTSELECT
RESET => cntb1~22.OUTPUTSELECT
RESET => cntb1~21.OUTPUTSELECT
RESET => cntb1~20.OUTPUTSELECT
RESET => cntb1~19.OUTPUTSELECT
RESET => cntb1~18.OUTPUTSELECT
RESET => cntb1~17.OUTPUTSELECT
RESET => cntb1~16.OUTPUTSELECT
RESET => cntb1~15.OUTPUTSELECT
RESET => cntb1~14.OUTPUTSELECT
RESET => cntb1~13.OUTPUTSELECT
RESET => cntb1~12.OUTPUTSELECT
RESET => cntb~23.OUTPUTSELECT
RESET => cntb~22.OUTPUTSELECT
RESET => cntb~21.OUTPUTSELECT
RESET => cntb~20.OUTPUTSELECT
RESET => cntb~19.OUTPUTSELECT
RESET => cntb~18.OUTPUTSELECT
RESET => cntb~17.OUTPUTSELECT
RESET => cntb~16.OUTPUTSELECT
RESET => cntb~15.OUTPUTSELECT
RESET => cntb~14.OUTPUTSELECT
RESET => cntb~13.OUTPUTSELECT
RESET => cntb~12.OUTPUTSELECT
RESET => cntd1[0].ENA
RESET => cntd1[1].ENA
RESET => cntd1[2].ENA
RESET => cntd1[3].ENA
RESET => cntd1[4].ENA
RESET => cntd1[5].ENA
RESET => cntd1[6].ENA
RESET => cntd1[7].ENA
RESET => cntd1[8].ENA
RESET => cntd1[9].ENA
RESET => cntd1[10].ENA
RESET => cntd1[11].ENA
RESET => cnt_d[0].ENA
RESET => cnt_d[1].ENA
RESET => cnt_d[2].ENA
RESET => cnt_d[3].ENA
RESET => cnt_d[4].ENA
RESET => cnt_d[5].ENA
RESET => cnt_d[6].ENA
RESET => cnt_d[7].ENA
RESET => cnt_d[8].ENA
RESET => cnt_d[9].ENA
RESET => cnt_d[10].ENA
RESET => cnt_d[11].ENA
C_SHUTTER[0] => C_SHR~11.DATAB
C_SHUTTER[0] => Add6.IN0
C_SHUTTER[1] => Add6.IN1
C_SHUTTER[1] => Add7.IN0
C_SHUTTER[2] => Add6.IN8
C_SHUTTER[2] => Add7.IN1
C_SHUTTER[3] => Add6.IN9
C_SHUTTER[3] => Add7.IN2
C_SHUTTER[4] => Add6.IN10
C_SHUTTER[4] => Add7.IN7
C_SHUTTER[5] => Add6.IN2
C_SHUTTER[5] => Add7.IN8
C_SHUTTER[6] => Add6.IN3
C_SHUTTER[6] => Add7.IN9
C_SHUTTER[7] => Add6.IN11
C_SHUTTER[7] => Add7.IN3
C_SHUTTER[8] => Add6.IN4
C_SHUTTER[8] => Add7.IN4
C_SHUTTER[9] => Add6.IN5
C_SHUTTER[9] => Add7.IN10
C_SHUTTER[10] => Add6.IN6
C_SHUTTER[10] => Add7.IN5
C_SHUTTER[11] => Add6.IN7
C_SHUTTER[11] => Add7.IN6
F_SHUTTER[0] => ~NO_FANOUT~
F_SHUTTER[1] => ~NO_FANOUT~
F_SHUTTER[2] => ~NO_FANOUT~
F_SHUTTER[3] => ~NO_FANOUT~
F_SHUTTER[4] => ~NO_FANOUT~
F_SHUTTER[5] => ~NO_FANOUT~
F_SHUTTER[6] => ~NO_FANOUT~
F_SHUTTER[7] => ~NO_FANOUT~
F_SHUTTER[8] => ~NO_FANOUT~
F_SHUTTER[9] => ~NO_FANOUT~
F_SHUTTER[10] => ~NO_FANOUT~
F_SHUTTER[11] => ~NO_FANOUT~
MODE_CCD => FRAME~2.OUTPUTSELECT
MODE_CCD => V3~7.OUTPUTSELECT
MODE_CCD => V2~5.OUTPUTSELECT
MODE_CCD => V1~5.OUTPUTSELECT
MODE_CCD => FRAME~1.OUTPUTSELECT
MODE_CCD => C_SHR~11.OUTPUTSELECT
MODE_CCD => C_SHR~10.OUTPUTSELECT
MODE_CCD => C_SHR~9.OUTPUTSELECT
MODE_CCD => C_SHR~8.OUTPUTSELECT
MODE_CCD => C_SHR~7.OUTPUTSELECT
MODE_CCD => C_SHR~6.OUTPUTSELECT
MODE_CCD => C_SHR~5.OUTPUTSELECT
MODE_CCD => C_SHR~4.OUTPUTSELECT
MODE_CCD => C_SHR~3.OUTPUTSELECT
MODE_CCD => C_SHR~2.OUTPUTSELECT
MODE_CCD => C_SHR~1.OUTPUTSELECT
MODE_CCD => C_SHR~0.OUTPUTSELECT
MODE_CCD => V3~6.OUTPUTSELECT
MODE_CCD => V2~4.OUTPUTSELECT
MODE_CCD => V1~4.OUTPUTSELECT
MODE_CCD => C_SHR~23.OUTPUTSELECT
MODE_CCD => C_SHR~22.OUTPUTSELECT
MODE_CCD => C_SHR~21.OUTPUTSELECT
MODE_CCD => C_SHR~20.OUTPUTSELECT
MODE_CCD => C_SHR~19.OUTPUTSELECT
MODE_CCD => C_SHR~18.OUTPUTSELECT
MODE_CCD => C_SHR~17.OUTPUTSELECT
MODE_CCD => C_SHR~16.OUTPUTSELECT
MODE_CCD => C_SHR~15.OUTPUTSELECT
MODE_CCD => C_SHR~14.OUTPUTSELECT
MODE_CCD => C_SHR~13.OUTPUTSELECT
MODE_CCD => C_SHR~12.OUTPUTSELECT
WIND_CCD => FRAME~0.OUTPUTSELECT
X[0] => LessThan41.IN24
X[0] => LessThan40.IN24
X[0] => LessThan37.IN24
X[0] => LessThan36.IN24
X[0] => Equal11.IN25
X[0] => LessThan35.IN24
X[0] => Equal10.IN25
X[0] => LessThan32.IN24
X[0] => LessThan31.IN24
X[0] => LessThan30.IN24
X[0] => LessThan25.IN24
X[0] => LessThan24.IN24
X[0] => LessThan23.IN24
X[0] => LessThan18.IN24
X[0] => LessThan17.IN24
X[0] => LessThan14.IN24
X[0] => LessThan13.IN24
X[0] => LessThan6.IN24
X[1] => LessThan41.IN23
X[1] => LessThan40.IN23
X[1] => LessThan37.IN23
X[1] => LessThan36.IN23
X[1] => Equal11.IN24
X[1] => LessThan35.IN23
X[1] => Equal10.IN24
X[1] => LessThan32.IN23
X[1] => LessThan31.IN23
X[1] => LessThan30.IN23
X[1] => LessThan25.IN23
X[1] => LessThan24.IN23
X[1] => LessThan23.IN23
X[1] => LessThan18.IN23
X[1] => LessThan17.IN23
X[1] => LessThan14.IN23
X[1] => LessThan13.IN23
X[1] => LessThan6.IN23
X[2] => LessThan41.IN22
X[2] => LessThan40.IN22
X[2] => LessThan37.IN22
X[2] => LessThan36.IN22
X[2] => Equal11.IN23
X[2] => LessThan35.IN22
X[2] => Equal10.IN23
X[2] => LessThan32.IN22
X[2] => LessThan31.IN22
X[2] => LessThan30.IN22
X[2] => LessThan25.IN22
X[2] => LessThan24.IN22
X[2] => LessThan23.IN22
X[2] => LessThan18.IN22
X[2] => LessThan17.IN22
X[2] => LessThan14.IN22
X[2] => LessThan13.IN22
X[2] => LessThan6.IN22
X[3] => LessThan41.IN21
X[3] => LessThan40.IN21
X[3] => LessThan37.IN21
X[3] => LessThan36.IN21
X[3] => Equal11.IN22
X[3] => LessThan35.IN21
X[3] => Equal10.IN22
X[3] => LessThan32.IN21
X[3] => LessThan31.IN21
X[3] => LessThan30.IN21
X[3] => LessThan25.IN21
X[3] => LessThan24.IN21
X[3] => LessThan23.IN21
X[3] => LessThan18.IN21
X[3] => LessThan17.IN21
X[3] => LessThan14.IN21
X[3] => LessThan13.IN21
X[3] => LessThan6.IN21
X[4] => LessThan41.IN20
X[4] => LessThan40.IN20
X[4] => LessThan37.IN20
X[4] => LessThan36.IN20
X[4] => Equal11.IN21
X[4] => LessThan35.IN20
X[4] => Equal10.IN21
X[4] => LessThan32.IN20
X[4] => LessThan31.IN20
X[4] => LessThan30.IN20
X[4] => LessThan25.IN20
X[4] => LessThan24.IN20
X[4] => LessThan23.IN20
X[4] => LessThan18.IN20
X[4] => LessThan17.IN20
X[4] => LessThan14.IN20
X[4] => LessThan13.IN20
X[4] => LessThan6.IN20
X[5] => LessThan41.IN19
X[5] => LessThan40.IN19
X[5] => LessThan37.IN19
X[5] => LessThan36.IN19
X[5] => Equal11.IN20
X[5] => LessThan35.IN19
X[5] => Equal10.IN20
X[5] => LessThan32.IN19
X[5] => LessThan31.IN19
X[5] => LessThan30.IN19
X[5] => LessThan25.IN19
X[5] => LessThan24.IN19
X[5] => LessThan23.IN19
X[5] => LessThan18.IN19
X[5] => LessThan17.IN19
X[5] => LessThan14.IN19
X[5] => LessThan13.IN19
X[5] => LessThan6.IN19
X[6] => LessThan41.IN18
X[6] => LessThan40.IN18
X[6] => LessThan37.IN18
X[6] => LessThan36.IN18
X[6] => Equal11.IN19
X[6] => LessThan35.IN18
X[6] => Equal10.IN19
X[6] => LessThan32.IN18
X[6] => LessThan31.IN18
X[6] => LessThan30.IN18
X[6] => LessThan25.IN18
X[6] => LessThan24.IN18
X[6] => LessThan23.IN18
X[6] => LessThan18.IN18
X[6] => LessThan17.IN18
X[6] => LessThan14.IN18
X[6] => LessThan13.IN18
X[6] => LessThan6.IN18
X[7] => LessThan41.IN17
X[7] => LessThan40.IN17
X[7] => LessThan37.IN17
X[7] => LessThan36.IN17
X[7] => Equal11.IN18
X[7] => LessThan35.IN17
X[7] => Equal10.IN18
X[7] => LessThan32.IN17
X[7] => LessThan31.IN17
X[7] => LessThan30.IN17
X[7] => LessThan25.IN17
X[7] => LessThan24.IN17
X[7] => LessThan23.IN17
X[7] => LessThan18.IN17
X[7] => LessThan17.IN17
X[7] => LessThan14.IN17
X[7] => LessThan13.IN17
X[7] => LessThan6.IN17
X[8] => LessThan41.IN16
X[8] => LessThan40.IN16
X[8] => LessThan37.IN16
X[8] => LessThan36.IN16
X[8] => Equal11.IN17
X[8] => LessThan35.IN16
X[8] => Equal10.IN17
X[8] => LessThan32.IN16
X[8] => LessThan31.IN16
X[8] => LessThan30.IN16
X[8] => LessThan25.IN16
X[8] => LessThan24.IN16
X[8] => LessThan23.IN16
X[8] => LessThan18.IN16
X[8] => LessThan17.IN16
X[8] => LessThan14.IN16
X[8] => LessThan13.IN16
X[8] => LessThan6.IN16
X[9] => LessThan41.IN15
X[9] => LessThan40.IN15
X[9] => LessThan37.IN15
X[9] => LessThan36.IN15
X[9] => Equal11.IN16
X[9] => LessThan35.IN15
X[9] => Equal10.IN16
X[9] => LessThan32.IN15
X[9] => LessThan31.IN15
X[9] => LessThan30.IN15
X[9] => LessThan25.IN15
X[9] => LessThan24.IN15
X[9] => LessThan23.IN15
X[9] => LessThan18.IN15
X[9] => LessThan17.IN15
X[9] => LessThan14.IN15
X[9] => LessThan13.IN15
X[9] => LessThan6.IN15
X[10] => LessThan41.IN14
X[10] => LessThan40.IN14
X[10] => LessThan37.IN14
X[10] => LessThan36.IN14
X[10] => Equal11.IN15
X[10] => LessThan35.IN14
X[10] => Equal10.IN15
X[10] => LessThan32.IN14
X[10] => LessThan31.IN14
X[10] => LessThan30.IN14
X[10] => LessThan25.IN14
X[10] => LessThan24.IN14
X[10] => LessThan23.IN14
X[10] => LessThan18.IN14
X[10] => LessThan17.IN14
X[10] => LessThan14.IN14
X[10] => LessThan13.IN14
X[10] => LessThan6.IN14
X[11] => LessThan41.IN13
X[11] => LessThan40.IN13
X[11] => LessThan37.IN13
X[11] => LessThan36.IN13
X[11] => Equal11.IN14
X[11] => LessThan35.IN13
X[11] => Equal10.IN14
X[11] => LessThan32.IN13
X[11] => LessThan31.IN13
X[11] => LessThan30.IN13
X[11] => LessThan25.IN13
X[11] => LessThan24.IN13
X[11] => LessThan23.IN13
X[11] => LessThan18.IN13
X[11] => LessThan17.IN13
X[11] => LessThan14.IN13
X[11] => LessThan13.IN13
X[11] => LessThan6.IN13
Y[0] => Equal17.IN25
Y[0] => Equal16.IN25
Y[0] => LessThan43.IN24
Y[0] => LessThan42.IN24
Y[0] => Equal15.IN25
Y[0] => Equal14.IN25
Y[0] => LessThan39.IN24
Y[0] => LessThan38.IN24
Y[0] => LessThan34.IN24
Y[0] => LessThan33.IN24
Y[0] => Equal9.IN25
Y[0] => LessThan8.IN24
Y[0] => LessThan7.IN24
Y[0] => Equal4.IN25
Y[0] => LessThan5.IN24
Y[0] => LessThan4.IN24
Y[0] => Equal3.IN25
Y[0] => LessThan3.IN24
Y[0] => LessThan2.IN24
Y[0] => Equal0.IN25
Y[0] => LessThan1.IN24
Y[0] => LessThan0.IN24
Y[1] => Equal17.IN24
Y[1] => Equal16.IN24
Y[1] => LessThan43.IN23
Y[1] => LessThan42.IN23
Y[1] => Equal15.IN24
Y[1] => Equal14.IN24
Y[1] => LessThan39.IN23
Y[1] => LessThan38.IN23
Y[1] => LessThan34.IN23
Y[1] => LessThan33.IN23
Y[1] => Equal9.IN24
Y[1] => LessThan8.IN23
Y[1] => LessThan7.IN23
Y[1] => Equal4.IN24
Y[1] => LessThan5.IN23
Y[1] => LessThan4.IN23
Y[1] => Equal3.IN24
Y[1] => LessThan3.IN23
Y[1] => LessThan2.IN23
Y[1] => Equal0.IN24
Y[1] => LessThan1.IN23
Y[1] => LessThan0.IN23
Y[2] => Equal17.IN23
Y[2] => Equal16.IN23
Y[2] => LessThan43.IN22
Y[2] => LessThan42.IN22
Y[2] => Equal15.IN23
Y[2] => Equal14.IN23
Y[2] => LessThan39.IN22
Y[2] => LessThan38.IN22
Y[2] => LessThan34.IN22
Y[2] => LessThan33.IN22
Y[2] => Equal9.IN23
Y[2] => LessThan8.IN22
Y[2] => LessThan7.IN22
Y[2] => Equal4.IN23
Y[2] => LessThan5.IN22
Y[2] => LessThan4.IN22
Y[2] => Equal3.IN23
Y[2] => LessThan3.IN22
Y[2] => LessThan2.IN22
Y[2] => Equal0.IN23
Y[2] => LessThan1.IN22
Y[2] => LessThan0.IN22
Y[3] => Equal17.IN22
Y[3] => Equal16.IN22
Y[3] => LessThan43.IN21
Y[3] => LessThan42.IN21
Y[3] => Equal15.IN22
Y[3] => Equal14.IN22
Y[3] => LessThan39.IN21
Y[3] => LessThan38.IN21
Y[3] => LessThan34.IN21
Y[3] => LessThan33.IN21
Y[3] => Equal9.IN22
Y[3] => LessThan8.IN21
Y[3] => LessThan7.IN21
Y[3] => Equal4.IN22
Y[3] => LessThan5.IN21
Y[3] => LessThan4.IN21
Y[3] => Equal3.IN22
Y[3] => LessThan3.IN21
Y[3] => LessThan2.IN21
Y[3] => Equal0.IN22
Y[3] => LessThan1.IN21
Y[3] => LessThan0.IN21
Y[4] => Equal17.IN21
Y[4] => Equal16.IN21
Y[4] => LessThan43.IN20
Y[4] => LessThan42.IN20
Y[4] => Equal15.IN21
Y[4] => Equal14.IN21
Y[4] => LessThan39.IN20
Y[4] => LessThan38.IN20
Y[4] => LessThan34.IN20
Y[4] => LessThan33.IN20
Y[4] => Equal9.IN21
Y[4] => LessThan8.IN20
Y[4] => LessThan7.IN20
Y[4] => Equal4.IN21
Y[4] => LessThan5.IN20
Y[4] => LessThan4.IN20
Y[4] => Equal3.IN21
Y[4] => LessThan3.IN20
Y[4] => LessThan2.IN20
Y[4] => Equal0.IN21
Y[4] => LessThan1.IN20
Y[4] => LessThan0.IN20
Y[5] => Equal17.IN20
Y[5] => Equal16.IN20
Y[5] => LessThan43.IN19
Y[5] => LessThan42.IN19
Y[5] => Equal15.IN20
Y[5] => Equal14.IN20
Y[5] => LessThan39.IN19
Y[5] => LessThan38.IN19
Y[5] => LessThan34.IN19
Y[5] => LessThan33.IN19
Y[5] => Equal9.IN20
Y[5] => LessThan8.IN19
Y[5] => LessThan7.IN19
Y[5] => Equal4.IN20
Y[5] => LessThan5.IN19
Y[5] => LessThan4.IN19
Y[5] => Equal3.IN20
Y[5] => LessThan3.IN19
Y[5] => LessThan2.IN19
Y[5] => Equal0.IN20
Y[5] => LessThan1.IN19
Y[5] => LessThan0.IN19
Y[6] => Equal17.IN19
Y[6] => Equal16.IN19
Y[6] => LessThan43.IN18
Y[6] => LessThan42.IN18
Y[6] => Equal15.IN19
Y[6] => Equal14.IN19
Y[6] => LessThan39.IN18
Y[6] => LessThan38.IN18
Y[6] => LessThan34.IN18
Y[6] => LessThan33.IN18
Y[6] => Equal9.IN19
Y[6] => LessThan8.IN18
Y[6] => LessThan7.IN18
Y[6] => Equal4.IN19
Y[6] => LessThan5.IN18
Y[6] => LessThan4.IN18
Y[6] => Equal3.IN19
Y[6] => LessThan3.IN18
Y[6] => LessThan2.IN18
Y[6] => Equal0.IN19
Y[6] => LessThan1.IN18
Y[6] => LessThan0.IN18
Y[7] => Equal17.IN18
Y[7] => Equal16.IN18
Y[7] => LessThan43.IN17
Y[7] => LessThan42.IN17
Y[7] => Equal15.IN18
Y[7] => Equal14.IN18
Y[7] => LessThan39.IN17
Y[7] => LessThan38.IN17
Y[7] => LessThan34.IN17
Y[7] => LessThan33.IN17
Y[7] => Equal9.IN18
Y[7] => LessThan8.IN17
Y[7] => LessThan7.IN17
Y[7] => Equal4.IN18
Y[7] => LessThan5.IN17
Y[7] => LessThan4.IN17
Y[7] => Equal3.IN18
Y[7] => LessThan3.IN17
Y[7] => LessThan2.IN17
Y[7] => Equal0.IN18
Y[7] => LessThan1.IN17
Y[7] => LessThan0.IN17
Y[8] => Equal17.IN17
Y[8] => Equal16.IN17
Y[8] => LessThan43.IN16
Y[8] => LessThan42.IN16
Y[8] => Equal15.IN17
Y[8] => Equal14.IN17
Y[8] => LessThan39.IN16
Y[8] => LessThan38.IN16
Y[8] => LessThan34.IN16
Y[8] => LessThan33.IN16
Y[8] => Equal9.IN17
Y[8] => LessThan8.IN16
Y[8] => LessThan7.IN16
Y[8] => Equal4.IN17
Y[8] => LessThan5.IN16
Y[8] => LessThan4.IN16
Y[8] => Equal3.IN17
Y[8] => LessThan3.IN16
Y[8] => LessThan2.IN16
Y[8] => Equal0.IN17
Y[8] => LessThan1.IN16
Y[8] => LessThan0.IN16
Y[9] => Equal17.IN16
Y[9] => Equal16.IN16
Y[9] => LessThan43.IN15
Y[9] => LessThan42.IN15
Y[9] => Equal15.IN16
Y[9] => Equal14.IN16
Y[9] => LessThan39.IN15
Y[9] => LessThan38.IN15
Y[9] => LessThan34.IN15
Y[9] => LessThan33.IN15
Y[9] => Equal9.IN16
Y[9] => LessThan8.IN15
Y[9] => LessThan7.IN15
Y[9] => Equal4.IN16
Y[9] => LessThan5.IN15
Y[9] => LessThan4.IN15
Y[9] => Equal3.IN16
Y[9] => LessThan3.IN15
Y[9] => LessThan2.IN15
Y[9] => Equal0.IN16
Y[9] => LessThan1.IN15
Y[9] => LessThan0.IN15
Y[10] => Equal17.IN15
Y[10] => Equal16.IN15
Y[10] => LessThan43.IN14
Y[10] => LessThan42.IN14
Y[10] => Equal15.IN15
Y[10] => Equal14.IN15
Y[10] => LessThan39.IN14
Y[10] => LessThan38.IN14
Y[10] => LessThan34.IN14
Y[10] => LessThan33.IN14
Y[10] => Equal9.IN15
Y[10] => LessThan8.IN14
Y[10] => LessThan7.IN14
Y[10] => Equal4.IN15
Y[10] => LessThan5.IN14
Y[10] => LessThan4.IN14
Y[10] => Equal3.IN15
Y[10] => LessThan3.IN14
Y[10] => LessThan2.IN14
Y[10] => Equal0.IN15
Y[10] => LessThan1.IN14
Y[10] => LessThan0.IN14
Y[11] => Equal17.IN14
Y[11] => Equal16.IN14
Y[11] => LessThan43.IN13
Y[11] => LessThan42.IN13
Y[11] => Equal15.IN14
Y[11] => Equal14.IN14
Y[11] => LessThan39.IN13
Y[11] => LessThan38.IN13
Y[11] => LessThan34.IN13
Y[11] => LessThan33.IN13
Y[11] => Equal9.IN14
Y[11] => LessThan8.IN13
Y[11] => LessThan7.IN13
Y[11] => Equal4.IN14
Y[11] => LessThan5.IN13
Y[11] => LessThan4.IN13
Y[11] => Equal3.IN14
Y[11] => LessThan3.IN13
Y[11] => LessThan2.IN13
Y[11] => Equal0.IN14
Y[11] => LessThan1.IN13
Y[11] => LessThan0.IN13
XV1 <= V1.DB_MAX_OUTPUT_PORT_TYPE
XV2 <= V2.DB_MAX_OUTPUT_PORT_TYPE
XV3 <= V3.DB_MAX_OUTPUT_PORT_TYPE
SG <= SG~reg0.DB_MAX_OUTPUT_PORT_TYPE
XSUB <= SUB.DB_MAX_OUTPUT_PORT_TYPE
H1 <= H1~reg0.DB_MAX_OUTPUT_PORT_TYPE
H2 <= H2~reg0.DB_MAX_OUTPUT_PORT_TYPE
RG <= RG~reg0.DB_MAX_OUTPUT_PORT_TYPE
LINE <= LINE~reg0.DB_MAX_OUTPUT_PORT_TYPE
FRAME <= FRAME~reg0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC
CLK => VD~reg0.CLK
CLK => HD~reg0.CLK
CLK => PBLK~reg0.CLK
CLK => clpob_w.CLK
CLK => CLPOB~reg0.CLK
CLK => CLPDM~reg0.CLK
CLK => cnt[1].CLK
CLK => cnt[0].CLK
CLK => SHP~reg0.CLK
CLK => SHD~reg0.CLK
CLK => GAIN[9].CLK
CLK => GAIN[8].CLK
CLK => GAIN[7].CLK
CLK => GAIN[6].CLK
CLK => GAIN[5].CLK
CLK => GAIN[4].CLK
CLK => GAIN[3].CLK
CLK => GAIN[2].CLK
CLK => GAIN[1].CLK
CLK => GAIN[0].CLK
CLK => CLAMP[7].CLK
CLK => CLAMP[6].CLK
CLK => CLAMP[5].CLK
CLK => CLAMP[4].CLK
CLK => CLAMP[3].CLK
CLK => CLAMP[2].CLK
CLK => CLAMP[1].CLK
CLK => CLAMP[0].CLK
CLK => int_gain_strobe.CLK
CLK => int_clamp_strobe.CLK
CLK => AD_SL~reg0.CLK
CLK => AD_SCK~reg0.CLK
CLK => ad_cnt[8].CLK
CLK => ad_cnt[7].CLK
CLK => ad_cnt[6].CLK
CLK => ad_cnt[5].CLK
CLK => ad_cnt[4].CLK
CLK => ad_cnt[3].CLK
CLK => ad_cnt[2].CLK
CLK => ad_cnt[1].CLK
CLK => ad_cnt[0].CLK
CLK => AD_SDATA~reg0.CLK
CLK => AD[9].CLK
CLK => AD[8].CLK
CLK => AD[7].CLK
CLK => AD[6].CLK
CLK => AD[5].CLK
CLK => AD[4].CLK
CLK => AD[3].CLK
CLK => AD[2].CLK
CLK => AD[1].CLK
CLK => AD[0].CLK
CLK => ADC_int[2].CLK
CLK => ADC_int[1].CLK
CLK => ADC_int[0].CLK
CNT_EN => ADC_int~8.OUTPUTSELECT
CNT_EN => ADC_int~7.OUTPUTSELECT
CNT_EN => ADC_int~6.OUTPUTSELECT
CNT_EN => AD~29.OUTPUTSELECT
CNT_EN => AD~28.OUTPUTSELECT
CNT_EN => AD~27.OUTPUTSELECT
CNT_EN => AD~26.OUTPUTSELECT
CNT_EN => AD~25.OUTPUTSELECT
CNT_EN => AD~24.OUTPUTSELECT
CNT_EN => AD~23.OUTPUTSELECT
CNT_EN => AD~22.OUTPUTSELECT
CNT_EN => AD~21.OUTPUTSELECT
CNT_EN => AD~20.OUTPUTSELECT
CNT_EN => AD_SDATA~0.OUTPUTSELECT
CNT_EN => ad_cnt~26.OUTPUTSELECT
CNT_EN => ad_cnt~25.OUTPUTSELECT
CNT_EN => ad_cnt~24.OUTPUTSELECT
CNT_EN => ad_cnt~23.OUTPUTSELECT
CNT_EN => ad_cnt~22.OUTPUTSELECT
CNT_EN => ad_cnt~21.OUTPUTSELECT
CNT_EN => ad_cnt~20.OUTPUTSELECT
CNT_EN => ad_cnt~19.OUTPUTSELECT
CNT_EN => ad_cnt~18.OUTPUTSELECT
CNT_EN => AD_SCK~1.OUTPUTSELECT
CNT_EN => AD_SL~0.OUTPUTSELECT
CNT_EN => int_clamp_strobe~2.OUTPUTSELECT
CNT_EN => int_gain_strobe~1.OUTPUTSELECT
CNT_EN => CLAMP~15.OUTPUTSELECT
CNT_EN => CLAMP~14.OUTPUTSELECT
CNT_EN => CLAMP~13.OUTPUTSELECT
CNT_EN => CLAMP~12.OUTPUTSELECT
CNT_EN => CLAMP~11.OUTPUTSELECT
CNT_EN => CLAMP~10.OUTPUTSELECT
CNT_EN => CLAMP~9.OUTPUTSELECT
CNT_EN => CLAMP~8.OUTPUTSELECT
CNT_EN => GAIN~19.OUTPUTSELECT
CNT_EN => GAIN~18.OUTPUTSELECT
CNT_EN => GAIN~17.OUTPUTSELECT
CNT_EN => GAIN~16.OUTPUTSELECT
CNT_EN => GAIN~15.OUTPUTSELECT
CNT_EN => GAIN~14.OUTPUTSELECT
CNT_EN => GAIN~13.OUTPUTSELECT
CNT_EN => GAIN~12.OUTPUTSELECT
CNT_EN => GAIN~11.OUTPUTSELECT
CNT_EN => GAIN~10.OUTPUTSELECT
CNT_EN => HD~0.OUTPUTSELECT
CNT_EN => VD~0.OUTPUTSELECT
RESET => ADC_int~11.OUTPUTSELECT
RESET => ADC_int~10.OUTPUTSELECT
RESET => ADC_int~9.OUTPUTSELECT
RESET => AD~39.OUTPUTSELECT
RESET => AD~38.OUTPUTSELECT
RESET => AD~37.OUTPUTSELECT
RESET => AD~36.OUTPUTSELECT
RESET => AD~35.OUTPUTSELECT
RESET => AD~34.OUTPUTSELECT
RESET => AD~33.OUTPUTSELECT
RESET => AD~32.OUTPUTSELECT
RESET => AD~31.OUTPUTSELECT
RESET => AD~30.OUTPUTSELECT
RESET => AD_SDATA~1.OUTPUTSELECT
RESET => ad_cnt~35.OUTPUTSELECT
RESET => ad_cnt~34.OUTPUTSELECT
RESET => ad_cnt~33.OUTPUTSELECT
RESET => ad_cnt~32.OUTPUTSELECT
RESET => ad_cnt~31.OUTPUTSELECT
RESET => ad_cnt~30.OUTPUTSELECT
RESET => ad_cnt~29.OUTPUTSELECT
RESET => ad_cnt~28.OUTPUTSELECT
RESET => ad_cnt~27.OUTPUTSELECT
RESET => AD_SCK~2.OUTPUTSELECT
RESET => AD_SL~1.OUTPUTSELECT
RESET => int_clamp_strobe~3.OUTPUTSELECT
RESET => int_gain_strobe~2.OUTPUTSELECT
RESET => CLAMP~23.OUTPUTSELECT
RESET => CLAMP~22.OUTPUTSELECT
RESET => CLAMP~21.OUTPUTSELECT
RESET => CLAMP~20.OUTPUTSELECT
RESET => CLAMP~19.OUTPUTSELECT
RESET => CLAMP~18.OUTPUTSELECT
RESET => CLAMP~17.OUTPUTSELECT
RESET => CLAMP~16.OUTPUTSELECT
RESET => GAIN~29.OUTPUTSELECT
RESET => GAIN~28.OUTPUTSELECT
RESET => GAIN~27.OUTPUTSELECT
RESET => GAIN~26.OUTPUTSELECT
RESET => GAIN~25.OUTPUTSELECT
RESET => GAIN~24.OUTPUTSELECT
RESET => GAIN~23.OUTPUTSELECT
RESET => GAIN~22.OUTPUTSELECT
RESET => GAIN~21.OUTPUTSELECT
RESET => GAIN~20.OUTPUTSELECT
RESET => SHD~0.OUTPUTSELECT
RESET => SHP~0.OUTPUTSELECT
RESET => cnt~1.OUTPUTSELECT
RESET => cnt~0.OUTPUTSELECT
RESET => clpob_w~2.OUTPUTSELECT
RESET => PBLK~2.OUTPUTSELECT
RESET => HD~1.OUTPUTSELECT
RESET => VD~1.OUTPUTSELECT
RESET => CLPDM~reg0.ENA
RESET => CLPOB~reg0.ENA
ADC_GAIN[0] => GAIN~9.DATAB
ADC_GAIN[1] => GAIN~8.DATAB
ADC_GAIN[2] => GAIN~7.DATAB
ADC_GAIN[3] => GAIN~6.DATAB
ADC_GAIN[4] => GAIN~5.DATAB
ADC_GAIN[5] => GAIN~4.DATAB
ADC_GAIN[6] => GAIN~3.DATAB
ADC_GAIN[7] => GAIN~2.DATAB
ADC_GAIN[8] => GAIN~1.DATAB
ADC_GAIN[9] => GAIN~0.DATAB
ADC_CLAMP[0] => CLAMP~7.DATAB
ADC_CLAMP[1] => CLAMP~6.DATAB
ADC_CLAMP[2] => CLAMP~5.DATAB
ADC_CLAMP[3] => CLAMP~4.DATAB
ADC_CLAMP[4] => CLAMP~3.DATAB
ADC_CLAMP[5] => CLAMP~2.DATAB
ADC_CLAMP[6] => CLAMP~1.DATAB
ADC_CLAMP[7] => CLAMP~0.DATAB
GAIN_STROBE => ~NO_FANOUT~
CLAMP_STROBE => ~NO_FANOUT~
X[0] => Equal9.IN25
X[0] => Equal8.IN25
X[0] => Equal7.IN25
X[0] => LessThan10.IN24
X[0] => LessThan9.IN24
X[0] => LessThan6.IN24
X[0] => LessThan5.IN24
X[0] => LessThan3.IN24
X[0] => LessThan1.IN24
X[1] => Equal9.IN24
X[1] => Equal8.IN24
X[1] => Equal7.IN24
X[1] => LessThan10.IN23
X[1] => LessThan9.IN23
X[1] => LessThan6.IN23
X[1] => LessThan5.IN23
X[1] => LessThan3.IN23
X[1] => LessThan1.IN23
X[2] => Equal9.IN23
X[2] => Equal8.IN23
X[2] => Equal7.IN23
X[2] => LessThan10.IN22
X[2] => LessThan9.IN22
X[2] => LessThan6.IN22
X[2] => LessThan5.IN22
X[2] => LessThan3.IN22
X[2] => LessThan1.IN22
X[3] => Equal9.IN22
X[3] => Equal8.IN22
X[3] => Equal7.IN22
X[3] => LessThan10.IN21
X[3] => LessThan9.IN21
X[3] => LessThan6.IN21
X[3] => LessThan5.IN21
X[3] => LessThan3.IN21
X[3] => LessThan1.IN21
X[4] => Equal9.IN21
X[4] => Equal8.IN21
X[4] => Equal7.IN21
X[4] => LessThan10.IN20
X[4] => LessThan9.IN20
X[4] => LessThan6.IN20
X[4] => LessThan5.IN20
X[4] => LessThan3.IN20
X[4] => LessThan1.IN20
X[5] => Equal9.IN20
X[5] => Equal8.IN20
X[5] => Equal7.IN20
X[5] => LessThan10.IN19
X[5] => LessThan9.IN19
X[5] => LessThan6.IN19
X[5] => LessThan5.IN19
X[5] => LessThan3.IN19
X[5] => LessThan1.IN19
X[6] => Equal9.IN19
X[6] => Equal8.IN19
X[6] => Equal7.IN19
X[6] => LessThan10.IN18
X[6] => LessThan9.IN18
X[6] => LessThan6.IN18
X[6] => LessThan5.IN18
X[6] => LessThan3.IN18
X[6] => LessThan1.IN18
X[7] => Equal9.IN18
X[7] => Equal8.IN18
X[7] => Equal7.IN18
X[7] => LessThan10.IN17
X[7] => LessThan9.IN17
X[7] => LessThan6.IN17
X[7] => LessThan5.IN17
X[7] => LessThan3.IN17
X[7] => LessThan1.IN17
X[8] => Equal9.IN17
X[8] => Equal8.IN17
X[8] => Equal7.IN17
X[8] => LessThan10.IN16
X[8] => LessThan9.IN16
X[8] => LessThan6.IN16
X[8] => LessThan5.IN16
X[8] => LessThan3.IN16
X[8] => LessThan1.IN16
X[9] => Equal9.IN16
X[9] => Equal8.IN16
X[9] => Equal7.IN16
X[9] => LessThan10.IN15
X[9] => LessThan9.IN15
X[9] => LessThan6.IN15
X[9] => LessThan5.IN15
X[9] => LessThan3.IN15
X[9] => LessThan1.IN15
X[10] => Equal9.IN15
X[10] => Equal8.IN15
X[10] => Equal7.IN15
X[10] => LessThan10.IN14
X[10] => LessThan9.IN14
X[10] => LessThan6.IN14
X[10] => LessThan5.IN14
X[10] => LessThan3.IN14
X[10] => LessThan1.IN14
X[11] => Equal9.IN14
X[11] => Equal8.IN14
X[11] => Equal7.IN14
X[11] => LessThan10.IN13
X[11] => LessThan9.IN13
X[11] => LessThan6.IN13
X[11] => LessThan5.IN13
X[11] => LessThan3.IN13
X[11] => LessThan1.IN13
Y[0] => Equal6.IN25
Y[0] => Equal3.IN25
Y[0] => LessThan8.IN24
Y[0] => Equal2.IN25
Y[0] => LessThan7.IN24
Y[0] => Equal1.IN25
Y[0] => LessThan4.IN24
Y[0] => Equal0.IN25
Y[0] => LessThan2.IN24
Y[0] => LessThan0.IN24
Y[1] => Equal6.IN24
Y[1] => Equal3.IN24
Y[1] => LessThan8.IN23
Y[1] => Equal2.IN24
Y[1] => LessThan7.IN23
Y[1] => Equal1.IN24
Y[1] => LessThan4.IN23
Y[1] => Equal0.IN24
Y[1] => LessThan2.IN23
Y[1] => LessThan0.IN23
Y[2] => Equal6.IN23
Y[2] => Equal3.IN23
Y[2] => LessThan8.IN22
Y[2] => Equal2.IN23
Y[2] => LessThan7.IN22
Y[2] => Equal1.IN23
Y[2] => LessThan4.IN22
Y[2] => Equal0.IN23
Y[2] => LessThan2.IN22
Y[2] => LessThan0.IN22
Y[3] => Equal6.IN22
Y[3] => Equal3.IN22
Y[3] => LessThan8.IN21
Y[3] => Equal2.IN22
Y[3] => LessThan7.IN21
Y[3] => Equal1.IN22
Y[3] => LessThan4.IN21
Y[3] => Equal0.IN22
Y[3] => LessThan2.IN21
Y[3] => LessThan0.IN21
Y[4] => Equal6.IN21
Y[4] => Equal3.IN21
Y[4] => LessThan8.IN20
Y[4] => Equal2.IN21
Y[4] => LessThan7.IN20
Y[4] => Equal1.IN21
Y[4] => LessThan4.IN20
Y[4] => Equal0.IN21
Y[4] => LessThan2.IN20
Y[4] => LessThan0.IN20
Y[5] => Equal6.IN20
Y[5] => Equal3.IN20
Y[5] => LessThan8.IN19
Y[5] => Equal2.IN20
Y[5] => LessThan7.IN19
Y[5] => Equal1.IN20
Y[5] => LessThan4.IN19
Y[5] => Equal0.IN20
Y[5] => LessThan2.IN19
Y[5] => LessThan0.IN19
Y[6] => Equal6.IN19
Y[6] => Equal3.IN19
Y[6] => LessThan8.IN18
Y[6] => Equal2.IN19
Y[6] => LessThan7.IN18
Y[6] => Equal1.IN19
Y[6] => LessThan4.IN18
Y[6] => Equal0.IN19
Y[6] => LessThan2.IN18
Y[6] => LessThan0.IN18
Y[7] => Equal6.IN18
Y[7] => Equal3.IN18
Y[7] => LessThan8.IN17
Y[7] => Equal2.IN18
Y[7] => LessThan7.IN17
Y[7] => Equal1.IN18
Y[7] => LessThan4.IN17
Y[7] => Equal0.IN18
Y[7] => LessThan2.IN17
Y[7] => LessThan0.IN17
Y[8] => Equal6.IN17
Y[8] => Equal3.IN17
Y[8] => LessThan8.IN16
Y[8] => Equal2.IN17
Y[8] => LessThan7.IN16
Y[8] => Equal1.IN17
Y[8] => LessThan4.IN16
Y[8] => Equal0.IN17
Y[8] => LessThan2.IN16
Y[8] => LessThan0.IN16
Y[9] => Equal6.IN16
Y[9] => Equal3.IN16
Y[9] => LessThan8.IN15
Y[9] => Equal2.IN16
Y[9] => LessThan7.IN15
Y[9] => Equal1.IN16
Y[9] => LessThan4.IN15
Y[9] => Equal0.IN16
Y[9] => LessThan2.IN15
Y[9] => LessThan0.IN15
Y[10] => Equal6.IN15
Y[10] => Equal3.IN15
Y[10] => LessThan8.IN14
Y[10] => Equal2.IN15
Y[10] => LessThan7.IN14
Y[10] => Equal1.IN15
Y[10] => LessThan4.IN14
Y[10] => Equal0.IN15
Y[10] => LessThan2.IN14
Y[10] => LessThan0.IN14
Y[11] => Equal6.IN14
Y[11] => Equal3.IN14
Y[11] => LessThan8.IN13
Y[11] => Equal2.IN14
Y[11] => LessThan7.IN13
Y[11] => Equal1.IN14
Y[11] => LessThan4.IN13
Y[11] => Equal0.IN14
Y[11] => LessThan2.IN13
Y[11] => LessThan0.IN13
MODE_CCD => clpob_w~1.OUTPUTSELECT
MODE_CCD => PBLK~1.OUTPUTSELECT
MODE_CCD => clpob_w~0.OUTPUTSELECT
MODE_CCD => PBLK~0.OUTPUTSELECT
VD <= VD~reg0.DB_MAX_OUTPUT_PORT_TYPE
HD <= HD~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATACLK <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
SHD <= SHD~reg0.DB_MAX_OUTPUT_PORT_TYPE
SHP <= SHP~reg0.DB_MAX_OUTPUT_PORT_TYPE
PBLK <= PBLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLPDM <= CLPDM~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLPOB <= CLPOB~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD_SDATA <= AD_SDATA~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD_SL <= AD_SL~reg0.DB_MAX_OUTPUT_PORT_TYPE
AD_SCK <= AD_SCK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|shift:shpshift
CLK => DFF_ig:U8.CLK
CLK => DFF_ig:U7.CLK
CLK => DFF_ig:U6.CLK
CLK => DFF_ig:U5.CLK
CLK => DFF_ig:U4.CLK
CLK => DFF_ig:U3.CLK
CLK => DFF_ig:U2.CLK
CLK => DATA~reg0.CLK
CLK => DFF_ig:U1.CLK
IN_DATA => DFF_ig:U1.D
IN_DATA => DATA~8.DATAB
IN_DATA => DATA~0.DATAA
RESET => DATA~9.OUTPUTSELECT
SEL[0] => Equal8.IN17
SEL[0] => Equal7.IN17
SEL[0] => Equal6.IN17
SEL[0] => Equal5.IN17
SEL[0] => Equal4.IN17
SEL[0] => Equal3.IN17
SEL[0] => Equal2.IN17
SEL[0] => Equal1.IN17
SEL[0] => Equal0.IN17
SEL[1] => Equal8.IN16
SEL[1] => Equal7.IN16
SEL[1] => Equal6.IN16
SEL[1] => Equal5.IN16
SEL[1] => Equal4.IN16
SEL[1] => Equal3.IN16
SEL[1] => Equal2.IN16
SEL[1] => Equal1.IN16
SEL[1] => Equal0.IN16
SEL[2] => Equal8.IN15
SEL[2] => Equal7.IN15
SEL[2] => Equal6.IN15
SEL[2] => Equal5.IN15
SEL[2] => Equal4.IN15
SEL[2] => Equal3.IN15
SEL[2] => Equal2.IN15
SEL[2] => Equal1.IN15
SEL[2] => Equal0.IN15
SEL[3] => Equal8.IN14
SEL[3] => Equal7.IN14
SEL[3] => Equal6.IN14
SEL[3] => Equal5.IN14
SEL[3] => Equal4.IN14
SEL[3] => Equal3.IN14
SEL[3] => Equal2.IN14
SEL[3] => Equal1.IN14
SEL[3] => Equal0.IN14
SEL[4] => Equal8.IN13
SEL[4] => Equal7.IN13
SEL[4] => Equal6.IN13
SEL[4] => Equal5.IN13
SEL[4] => Equal4.IN13
SEL[4] => Equal3.IN13
SEL[4] => Equal2.IN13
SEL[4] => Equal1.IN13
SEL[4] => Equal0.IN13
SEL[5] => Equal8.IN12
SEL[5] => Equal7.IN12
SEL[5] => Equal6.IN12
SEL[5] => Equal5.IN12
SEL[5] => Equal4.IN12
SEL[5] => Equal3.IN12
SEL[5] => Equal2.IN12
SEL[5] => Equal1.IN12
SEL[5] => Equal0.IN12
SEL[6] => Equal8.IN11
SEL[6] => Equal7.IN11
SEL[6] => Equal6.IN11
SEL[6] => Equal5.IN11
SEL[6] => Equal4.IN11
SEL[6] => Equal3.IN11
SEL[6] => Equal2.IN11
SEL[6] => Equal1.IN11
SEL[6] => Equal0.IN11
SEL[7] => Equal8.IN10
SEL[7] => Equal7.IN10
SEL[7] => Equal6.IN10
SEL[7] => Equal5.IN10
SEL[7] => Equal4.IN10
SEL[7] => Equal3.IN10
SEL[7] => Equal2.IN10
SEL[7] => Equal1.IN10
SEL[7] => Equal0.IN10
DATA <= DATA~reg0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|shift:shpshift|DFF_ig:U1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:shpshift|DFF_ig:U2
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:shpshift|DFF_ig:U3
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:shpshift|DFF_ig:U4
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:shpshift|DFF_ig:U5
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:shpshift|DFF_ig:U6
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:shpshift|DFF_ig:U7
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:shpshift|DFF_ig:U8
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:shdshift
CLK => DFF_ig:U8.CLK
CLK => DFF_ig:U7.CLK
CLK => DFF_ig:U6.CLK
CLK => DFF_ig:U5.CLK
CLK => DFF_ig:U4.CLK
CLK => DFF_ig:U3.CLK
CLK => DFF_ig:U2.CLK
CLK => DATA~reg0.CLK
CLK => DFF_ig:U1.CLK
IN_DATA => DFF_ig:U1.D
IN_DATA => DATA~8.DATAB
IN_DATA => DATA~0.DATAA
RESET => DATA~9.OUTPUTSELECT
SEL[0] => Equal8.IN17
SEL[0] => Equal7.IN17
SEL[0] => Equal6.IN17
SEL[0] => Equal5.IN17
SEL[0] => Equal4.IN17
SEL[0] => Equal3.IN17
SEL[0] => Equal2.IN17
SEL[0] => Equal1.IN17
SEL[0] => Equal0.IN17
SEL[1] => Equal8.IN16
SEL[1] => Equal7.IN16
SEL[1] => Equal6.IN16
SEL[1] => Equal5.IN16
SEL[1] => Equal4.IN16
SEL[1] => Equal3.IN16
SEL[1] => Equal2.IN16
SEL[1] => Equal1.IN16
SEL[1] => Equal0.IN16
SEL[2] => Equal8.IN15
SEL[2] => Equal7.IN15
SEL[2] => Equal6.IN15
SEL[2] => Equal5.IN15
SEL[2] => Equal4.IN15
SEL[2] => Equal3.IN15
SEL[2] => Equal2.IN15
SEL[2] => Equal1.IN15
SEL[2] => Equal0.IN15
SEL[3] => Equal8.IN14
SEL[3] => Equal7.IN14
SEL[3] => Equal6.IN14
SEL[3] => Equal5.IN14
SEL[3] => Equal4.IN14
SEL[3] => Equal3.IN14
SEL[3] => Equal2.IN14
SEL[3] => Equal1.IN14
SEL[3] => Equal0.IN14
SEL[4] => Equal8.IN13
SEL[4] => Equal7.IN13
SEL[4] => Equal6.IN13
SEL[4] => Equal5.IN13
SEL[4] => Equal4.IN13
SEL[4] => Equal3.IN13
SEL[4] => Equal2.IN13
SEL[4] => Equal1.IN13
SEL[4] => Equal0.IN13
SEL[5] => Equal8.IN12
SEL[5] => Equal7.IN12
SEL[5] => Equal6.IN12
SEL[5] => Equal5.IN12
SEL[5] => Equal4.IN12
SEL[5] => Equal3.IN12
SEL[5] => Equal2.IN12
SEL[5] => Equal1.IN12
SEL[5] => Equal0.IN12
SEL[6] => Equal8.IN11
SEL[6] => Equal7.IN11
SEL[6] => Equal6.IN11
SEL[6] => Equal5.IN11
SEL[6] => Equal4.IN11
SEL[6] => Equal3.IN11
SEL[6] => Equal2.IN11
SEL[6] => Equal1.IN11
SEL[6] => Equal0.IN11
SEL[7] => Equal8.IN10
SEL[7] => Equal7.IN10
SEL[7] => Equal6.IN10
SEL[7] => Equal5.IN10
SEL[7] => Equal4.IN10
SEL[7] => Equal3.IN10
SEL[7] => Equal2.IN10
SEL[7] => Equal1.IN10
SEL[7] => Equal0.IN10
DATA <= DATA~reg0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|shift:shdshift|DFF_ig:U1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:shdshift|DFF_ig:U2
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:shdshift|DFF_ig:U3
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:shdshift|DFF_ig:U4
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:shdshift|DFF_ig:U5
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:shdshift|DFF_ig:U6
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:shdshift|DFF_ig:U7
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:shdshift|DFF_ig:U8
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:dataclk_shift
CLK => DFF_ig:U8.CLK
CLK => DFF_ig:U7.CLK
CLK => DFF_ig:U6.CLK
CLK => DFF_ig:U5.CLK
CLK => DFF_ig:U4.CLK
CLK => DFF_ig:U3.CLK
CLK => DFF_ig:U2.CLK
CLK => DATA~reg0.CLK
CLK => DFF_ig:U1.CLK
IN_DATA => DFF_ig:U1.D
IN_DATA => DATA~8.DATAB
IN_DATA => DATA~0.DATAA
RESET => DATA~9.OUTPUTSELECT
SEL[0] => Equal8.IN17
SEL[0] => Equal7.IN17
SEL[0] => Equal6.IN17
SEL[0] => Equal5.IN17
SEL[0] => Equal4.IN17
SEL[0] => Equal3.IN17
SEL[0] => Equal2.IN17
SEL[0] => Equal1.IN17
SEL[0] => Equal0.IN17
SEL[1] => Equal8.IN16
SEL[1] => Equal7.IN16
SEL[1] => Equal6.IN16
SEL[1] => Equal5.IN16
SEL[1] => Equal4.IN16
SEL[1] => Equal3.IN16
SEL[1] => Equal2.IN16
SEL[1] => Equal1.IN16
SEL[1] => Equal0.IN16
SEL[2] => Equal8.IN15
SEL[2] => Equal7.IN15
SEL[2] => Equal6.IN15
SEL[2] => Equal5.IN15
SEL[2] => Equal4.IN15
SEL[2] => Equal3.IN15
SEL[2] => Equal2.IN15
SEL[2] => Equal1.IN15
SEL[2] => Equal0.IN15
SEL[3] => Equal8.IN14
SEL[3] => Equal7.IN14
SEL[3] => Equal6.IN14
SEL[3] => Equal5.IN14
SEL[3] => Equal4.IN14
SEL[3] => Equal3.IN14
SEL[3] => Equal2.IN14
SEL[3] => Equal1.IN14
SEL[3] => Equal0.IN14
SEL[4] => Equal8.IN13
SEL[4] => Equal7.IN13
SEL[4] => Equal6.IN13
SEL[4] => Equal5.IN13
SEL[4] => Equal4.IN13
SEL[4] => Equal3.IN13
SEL[4] => Equal2.IN13
SEL[4] => Equal1.IN13
SEL[4] => Equal0.IN13
SEL[5] => Equal8.IN12
SEL[5] => Equal7.IN12
SEL[5] => Equal6.IN12
SEL[5] => Equal5.IN12
SEL[5] => Equal4.IN12
SEL[5] => Equal3.IN12
SEL[5] => Equal2.IN12
SEL[5] => Equal1.IN12
SEL[5] => Equal0.IN12
SEL[6] => Equal8.IN11
SEL[6] => Equal7.IN11
SEL[6] => Equal6.IN11
SEL[6] => Equal5.IN11
SEL[6] => Equal4.IN11
SEL[6] => Equal3.IN11
SEL[6] => Equal2.IN11
SEL[6] => Equal1.IN11
SEL[6] => Equal0.IN11
SEL[7] => Equal8.IN10
SEL[7] => Equal7.IN10
SEL[7] => Equal6.IN10
SEL[7] => Equal5.IN10
SEL[7] => Equal4.IN10
SEL[7] => Equal3.IN10
SEL[7] => Equal2.IN10
SEL[7] => Equal1.IN10
SEL[7] => Equal0.IN10
DATA <= DATA~reg0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|shift:dataclk_shift|DFF_ig:U1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:dataclk_shift|DFF_ig:U2
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:dataclk_shift|DFF_ig:U3
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:dataclk_shift|DFF_ig:U4
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:dataclk_shift|DFF_ig:U5
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:dataclk_shift|DFF_ig:U6
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:dataclk_shift|DFF_ig:U7
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:dataclk_shift|DFF_ig:U8
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:RGshift
CLK => DFF_ig:U8.CLK
CLK => DFF_ig:U7.CLK
CLK => DFF_ig:U6.CLK
CLK => DFF_ig:U5.CLK
CLK => DFF_ig:U4.CLK
CLK => DFF_ig:U3.CLK
CLK => DFF_ig:U2.CLK
CLK => DATA~reg0.CLK
CLK => DFF_ig:U1.CLK
IN_DATA => DFF_ig:U1.D
IN_DATA => DATA~8.DATAB
IN_DATA => DATA~0.DATAA
RESET => DATA~9.OUTPUTSELECT
SEL[0] => Equal8.IN17
SEL[0] => Equal7.IN17
SEL[0] => Equal6.IN17
SEL[0] => Equal5.IN17
SEL[0] => Equal4.IN17
SEL[0] => Equal3.IN17
SEL[0] => Equal2.IN17
SEL[0] => Equal1.IN17
SEL[0] => Equal0.IN17
SEL[1] => Equal8.IN16
SEL[1] => Equal7.IN16
SEL[1] => Equal6.IN16
SEL[1] => Equal5.IN16
SEL[1] => Equal4.IN16
SEL[1] => Equal3.IN16
SEL[1] => Equal2.IN16
SEL[1] => Equal1.IN16
SEL[1] => Equal0.IN16
SEL[2] => Equal8.IN15
SEL[2] => Equal7.IN15
SEL[2] => Equal6.IN15
SEL[2] => Equal5.IN15
SEL[2] => Equal4.IN15
SEL[2] => Equal3.IN15
SEL[2] => Equal2.IN15
SEL[2] => Equal1.IN15
SEL[2] => Equal0.IN15
SEL[3] => Equal8.IN14
SEL[3] => Equal7.IN14
SEL[3] => Equal6.IN14
SEL[3] => Equal5.IN14
SEL[3] => Equal4.IN14
SEL[3] => Equal3.IN14
SEL[3] => Equal2.IN14
SEL[3] => Equal1.IN14
SEL[3] => Equal0.IN14
SEL[4] => Equal8.IN13
SEL[4] => Equal7.IN13
SEL[4] => Equal6.IN13
SEL[4] => Equal5.IN13
SEL[4] => Equal4.IN13
SEL[4] => Equal3.IN13
SEL[4] => Equal2.IN13
SEL[4] => Equal1.IN13
SEL[4] => Equal0.IN13
SEL[5] => Equal8.IN12
SEL[5] => Equal7.IN12
SEL[5] => Equal6.IN12
SEL[5] => Equal5.IN12
SEL[5] => Equal4.IN12
SEL[5] => Equal3.IN12
SEL[5] => Equal2.IN12
SEL[5] => Equal1.IN12
SEL[5] => Equal0.IN12
SEL[6] => Equal8.IN11
SEL[6] => Equal7.IN11
SEL[6] => Equal6.IN11
SEL[6] => Equal5.IN11
SEL[6] => Equal4.IN11
SEL[6] => Equal3.IN11
SEL[6] => Equal2.IN11
SEL[6] => Equal1.IN11
SEL[6] => Equal0.IN11
SEL[7] => Equal8.IN10
SEL[7] => Equal7.IN10
SEL[7] => Equal6.IN10
SEL[7] => Equal5.IN10
SEL[7] => Equal4.IN10
SEL[7] => Equal3.IN10
SEL[7] => Equal2.IN10
SEL[7] => Equal1.IN10
SEL[7] => Equal0.IN10
DATA <= DATA~reg0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|shift:RGshift|DFF_ig:U1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:RGshift|DFF_ig:U2
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:RGshift|DFF_ig:U3
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:RGshift|DFF_ig:U4
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:RGshift|DFF_ig:U5
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:RGshift|DFF_ig:U6
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:RGshift|DFF_ig:U7
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:RGshift|DFF_ig:U8
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:H1
CLK => DFF_ig:U8.CLK
CLK => DFF_ig:U7.CLK
CLK => DFF_ig:U6.CLK
CLK => DFF_ig:U5.CLK
CLK => DFF_ig:U4.CLK
CLK => DFF_ig:U3.CLK
CLK => DFF_ig:U2.CLK
CLK => DATA~reg0.CLK
CLK => DFF_ig:U1.CLK
IN_DATA => DFF_ig:U1.D
IN_DATA => DATA~8.DATAB
IN_DATA => DATA~0.DATAA
RESET => DATA~9.OUTPUTSELECT
SEL[0] => Equal8.IN17
SEL[0] => Equal7.IN17
SEL[0] => Equal6.IN17
SEL[0] => Equal5.IN17
SEL[0] => Equal4.IN17
SEL[0] => Equal3.IN17
SEL[0] => Equal2.IN17
SEL[0] => Equal1.IN17
SEL[0] => Equal0.IN17
SEL[1] => Equal8.IN16
SEL[1] => Equal7.IN16
SEL[1] => Equal6.IN16
SEL[1] => Equal5.IN16
SEL[1] => Equal4.IN16
SEL[1] => Equal3.IN16
SEL[1] => Equal2.IN16
SEL[1] => Equal1.IN16
SEL[1] => Equal0.IN16
SEL[2] => Equal8.IN15
SEL[2] => Equal7.IN15
SEL[2] => Equal6.IN15
SEL[2] => Equal5.IN15
SEL[2] => Equal4.IN15
SEL[2] => Equal3.IN15
SEL[2] => Equal2.IN15
SEL[2] => Equal1.IN15
SEL[2] => Equal0.IN15
SEL[3] => Equal8.IN14
SEL[3] => Equal7.IN14
SEL[3] => Equal6.IN14
SEL[3] => Equal5.IN14
SEL[3] => Equal4.IN14
SEL[3] => Equal3.IN14
SEL[3] => Equal2.IN14
SEL[3] => Equal1.IN14
SEL[3] => Equal0.IN14
SEL[4] => Equal8.IN13
SEL[4] => Equal7.IN13
SEL[4] => Equal6.IN13
SEL[4] => Equal5.IN13
SEL[4] => Equal4.IN13
SEL[4] => Equal3.IN13
SEL[4] => Equal2.IN13
SEL[4] => Equal1.IN13
SEL[4] => Equal0.IN13
SEL[5] => Equal8.IN12
SEL[5] => Equal7.IN12
SEL[5] => Equal6.IN12
SEL[5] => Equal5.IN12
SEL[5] => Equal4.IN12
SEL[5] => Equal3.IN12
SEL[5] => Equal2.IN12
SEL[5] => Equal1.IN12
SEL[5] => Equal0.IN12
SEL[6] => Equal8.IN11
SEL[6] => Equal7.IN11
SEL[6] => Equal6.IN11
SEL[6] => Equal5.IN11
SEL[6] => Equal4.IN11
SEL[6] => Equal3.IN11
SEL[6] => Equal2.IN11
SEL[6] => Equal1.IN11
SEL[6] => Equal0.IN11
SEL[7] => Equal8.IN10
SEL[7] => Equal7.IN10
SEL[7] => Equal6.IN10
SEL[7] => Equal5.IN10
SEL[7] => Equal4.IN10
SEL[7] => Equal3.IN10
SEL[7] => Equal2.IN10
SEL[7] => Equal1.IN10
SEL[7] => Equal0.IN10
DATA <= DATA~reg0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|shift:H1|DFF_ig:U1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:H1|DFF_ig:U2
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:H1|DFF_ig:U3
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:H1|DFF_ig:U4
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:H1|DFF_ig:U5
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:H1|DFF_ig:U6
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:H1|DFF_ig:U7
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:H1|DFF_ig:U8
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:H2
CLK => DFF_ig:U8.CLK
CLK => DFF_ig:U7.CLK
CLK => DFF_ig:U6.CLK
CLK => DFF_ig:U5.CLK
CLK => DFF_ig:U4.CLK
CLK => DFF_ig:U3.CLK
CLK => DFF_ig:U2.CLK
CLK => DATA~reg0.CLK
CLK => DFF_ig:U1.CLK
IN_DATA => DFF_ig:U1.D
IN_DATA => DATA~8.DATAB
IN_DATA => DATA~0.DATAA
RESET => DATA~9.OUTPUTSELECT
SEL[0] => Equal8.IN17
SEL[0] => Equal7.IN17
SEL[0] => Equal6.IN17
SEL[0] => Equal5.IN17
SEL[0] => Equal4.IN17
SEL[0] => Equal3.IN17
SEL[0] => Equal2.IN17
SEL[0] => Equal1.IN17
SEL[0] => Equal0.IN17
SEL[1] => Equal8.IN16
SEL[1] => Equal7.IN16
SEL[1] => Equal6.IN16
SEL[1] => Equal5.IN16
SEL[1] => Equal4.IN16
SEL[1] => Equal3.IN16
SEL[1] => Equal2.IN16
SEL[1] => Equal1.IN16
SEL[1] => Equal0.IN16
SEL[2] => Equal8.IN15
SEL[2] => Equal7.IN15
SEL[2] => Equal6.IN15
SEL[2] => Equal5.IN15
SEL[2] => Equal4.IN15
SEL[2] => Equal3.IN15
SEL[2] => Equal2.IN15
SEL[2] => Equal1.IN15
SEL[2] => Equal0.IN15
SEL[3] => Equal8.IN14
SEL[3] => Equal7.IN14
SEL[3] => Equal6.IN14
SEL[3] => Equal5.IN14
SEL[3] => Equal4.IN14
SEL[3] => Equal3.IN14
SEL[3] => Equal2.IN14
SEL[3] => Equal1.IN14
SEL[3] => Equal0.IN14
SEL[4] => Equal8.IN13
SEL[4] => Equal7.IN13
SEL[4] => Equal6.IN13
SEL[4] => Equal5.IN13
SEL[4] => Equal4.IN13
SEL[4] => Equal3.IN13
SEL[4] => Equal2.IN13
SEL[4] => Equal1.IN13
SEL[4] => Equal0.IN13
SEL[5] => Equal8.IN12
SEL[5] => Equal7.IN12
SEL[5] => Equal6.IN12
SEL[5] => Equal5.IN12
SEL[5] => Equal4.IN12
SEL[5] => Equal3.IN12
SEL[5] => Equal2.IN12
SEL[5] => Equal1.IN12
SEL[5] => Equal0.IN12
SEL[6] => Equal8.IN11
SEL[6] => Equal7.IN11
SEL[6] => Equal6.IN11
SEL[6] => Equal5.IN11
SEL[6] => Equal4.IN11
SEL[6] => Equal3.IN11
SEL[6] => Equal2.IN11
SEL[6] => Equal1.IN11
SEL[6] => Equal0.IN11
SEL[7] => Equal8.IN10
SEL[7] => Equal7.IN10
SEL[7] => Equal6.IN10
SEL[7] => Equal5.IN10
SEL[7] => Equal4.IN10
SEL[7] => Equal3.IN10
SEL[7] => Equal2.IN10
SEL[7] => Equal1.IN10
SEL[7] => Equal0.IN10
DATA <= DATA~reg0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|shift:H2|DFF_ig:U1
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:H2|DFF_ig:U2
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:H2|DFF_ig:U3
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:H2|DFF_ig:U4
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:H2|DFF_ig:U5
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:H2|DFF_ig:U6
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:H2|DFF_ig:U7
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|shift:H2|DFF_ig:U8
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
D => Q~reg0.DATAIN
CLK => Q~reg0.CLK
CLRN => Q~0.IN0
CLRN => Q~reg0.ACLR
PRN => Q~0.IN1


|afalina_tvk|AduC842:AduC
GAIN_STROBE <= <GND>
CLAMP_STROBE <= <GND>
RESET_842 <= mpu_reset:inst1.RESET
CLK29_5 => mpu_reset:inst1.CLK_INT
CLK29_5 => me_108_rs485_top_all:inst4.CPU_CLK
CLK29_5 => port_aduc_afalina:inst8.FT_SYS
CLK29_5 => Three_ctrl_k:inst6.FT_SYS
CLK29_5 => lpm_counter0:inst5.clock
CLK29_5 => rs485_af:inst9.CPU_CLK
MPU_RESET => inst21.IN0
MPU_INT1 <= <VCC>
MPU_INT0 <= CPU_INT.DB_MAX_OUTPUT_PORT_TYPE
RS485_RXD => inst22.IN0
MPU_WR => port_aduc_afalina:inst8.MPU_WR
MPU_WR => me_108_rs485_top_all:inst4.CPU_WR
MPU_WR => Three_ctrl_k:inst6.MCU_WR
MPU_WR => rs485_af:inst9.CPU_WR
MPU_RD => port_aduc_afalina:inst8.MPU_RD
MPU_RD => me_108_rs485_top_all:inst4.CPU_RD
MPU_RD => Three_ctrl_k:inst6.MCU_RD
MPU_RD => LPM_BUSTRI:inst52.enabledt
MPU_RD => LPM_BUSTRI:inst51.enabledt
MPU_RD => rs485_af:inst9.CPU_RD
MPU_ADDR[0] => port_aduc_afalina:inst8.ADUC_ADR[0]
MPU_ADDR[0] => me_108_rs485_top_all:inst4.CPU_A[0]
MPU_ADDR[0] => Three_ctrl_k:inst6.ADDR[0]
MPU_ADDR[0] => MUX8:inst58.SEL[0]
MPU_ADDR[0] => MUX8:inst59.SEL[0]
MPU_ADDR[0] => MUX8:inst61.SEL[0]
MPU_ADDR[0] => rs485_af:inst9.CPU_A[0]
MPU_ADDR[1] => port_aduc_afalina:inst8.ADUC_ADR[1]
MPU_ADDR[1] => me_108_rs485_top_all:inst4.CPU_A[1]
MPU_ADDR[1] => Three_ctrl_k:inst6.ADDR[1]
MPU_ADDR[1] => MUX8:inst58.SEL[1]
MPU_ADDR[1] => MUX8:inst59.SEL[1]
MPU_ADDR[1] => MUX8:inst61.SEL[1]
MPU_ADDR[1] => rs485_af:inst9.CPU_A[1]
MPU_ADDR[2] => port_aduc_afalina:inst8.ADUC_ADR[2]
MPU_ADDR[2] => me_108_rs485_top_all:inst4.CPU_A[2]
MPU_ADDR[2] => Three_ctrl_k:inst6.ADDR[2]
MPU_ADDR[2] => MUX8:inst58.SEL[2]
MPU_ADDR[2] => MUX8:inst59.SEL[2]
MPU_ADDR[2] => MUX8:inst61.SEL[2]
MPU_ADDR[2] => rs485_af:inst9.CPU_A[2]
MPU_ADDR[3] => port_aduc_afalina:inst8.ADUC_ADR[3]
MPU_ADDR[3] => Three_ctrl_k:inst6.ADDR[3]
MPU_ADDR[3] => MUX32:inst26.SEL[3]
MPU_ADDR[4] => port_aduc_afalina:inst8.ADUC_ADR[4]
MPU_ADDR[4] => Three_ctrl_k:inst6.ADDR[4]
MPU_ADDR[4] => MUX32:inst26.SEL[4]
MPU_ADDR[5] => port_aduc_afalina:inst8.ADUC_ADR[5]
MPU_ADDR[5] => Three_ctrl_k:inst6.ADDR[5]
MPU_ADDR[5] => MUX32:inst26.SEL[5]
MPU_ADDR[6] => port_aduc_afalina:inst8.ADUC_ADR[6]
MPU_ADDR[6] => Three_ctrl_k:inst6.ADDR[6]
MPU_ADDR[6] => MUX32:inst26.SEL[6]
MPU_ADDR[7] => port_aduc_afalina:inst8.ADUC_ADR[7]
MPU_ADDR[7] => Three_ctrl_k:inst6.ADDR[7]
MPU_ADDR[7] => MUX32:inst26.SEL[7]
MPU_D[0] <= LPM_BUSTRI:inst52.tridata[0]
MPU_D[1] <= LPM_BUSTRI:inst52.tridata[1]
MPU_D[2] <= LPM_BUSTRI:inst52.tridata[2]
MPU_D[3] <= LPM_BUSTRI:inst52.tridata[3]
MPU_D[4] <= LPM_BUSTRI:inst52.tridata[4]
MPU_D[5] <= LPM_BUSTRI:inst52.tridata[5]
MPU_D[6] <= LPM_BUSTRI:inst52.tridata[6]
MPU_D[7] <= LPM_BUSTRI:inst52.tridata[7]
RS485_TXD <= inst14.DB_MAX_OUTPUT_PORT_TYPE
RS485_MODE <= inst13.DB_MAX_OUTPUT_PORT_TYPE
RS485_PV <= inst82.DB_MAX_OUTPUT_PORT_TYPE
PSEN <= MPU_MODE.DB_MAX_OUTPUT_PORT_TYPE
MPU_MODE => PSEN.DATAIN
CHOICE_CCD[0] <= TV[0].DB_MAX_OUTPUT_PORT_TYPE
CHOICE_CCD[1] <= TV[1].DB_MAX_OUTPUT_PORT_TYPE
CHOICE_CCD[2] <= TV[2].DB_MAX_OUTPUT_PORT_TYPE
CHOICE_CCD[3] <= TV[3].DB_MAX_OUTPUT_PORT_TYPE
CHOICE_CCD[4] <= TV[4].DB_MAX_OUTPUT_PORT_TYPE
CHOICE_CCD[5] <= TV[5].DB_MAX_OUTPUT_PORT_TYPE
CHOICE_CCD[6] <= TV[6].DB_MAX_OUTPUT_PORT_TYPE
CHOICE_CCD[7] <= TV[7].DB_MAX_OUTPUT_PORT_TYPE
HD => Three_ctrl_k:inst6.nCSYNC
CLAMP[0] <= Three_ctrl_k:inst6.CLAMP[0]
CLAMP[1] <= Three_ctrl_k:inst6.CLAMP[1]
CLAMP[2] <= Three_ctrl_k:inst6.CLAMP[2]
CLAMP[3] <= Three_ctrl_k:inst6.CLAMP[3]
CLAMP[4] <= Three_ctrl_k:inst6.CLAMP[4]
CLAMP[5] <= Three_ctrl_k:inst6.CLAMP[5]
CLAMP[6] <= Three_ctrl_k:inst6.CLAMP[6]
CLAMP[7] <= Three_ctrl_k:inst6.CLAMP[7]
CLK_SHIFT[0] <= Three_ctrl_k:inst6.CLK_SHIFT[0]
CLK_SHIFT[1] <= Three_ctrl_k:inst6.CLK_SHIFT[1]
CLK_SHIFT[2] <= Three_ctrl_k:inst6.CLK_SHIFT[2]
CLK_SHIFT[3] <= Three_ctrl_k:inst6.CLK_SHIFT[3]
CLK_SHIFT[4] <= Three_ctrl_k:inst6.CLK_SHIFT[4]
CLK_SHIFT[5] <= Three_ctrl_k:inst6.CLK_SHIFT[5]
CLK_SHIFT[6] <= Three_ctrl_k:inst6.CLK_SHIFT[6]
CLK_SHIFT[7] <= Three_ctrl_k:inst6.CLK_SHIFT[7]
CONTROL[0] <= Three_ctrl_k:inst6.CROSS[0]
CONTROL[1] <= Three_ctrl_k:inst6.CROSS[1]
CONTROL[2] <= Three_ctrl_k:inst6.CROSS[2]
CONTROL[3] <= Three_ctrl_k:inst6.CROSS[3]
CONTROL[4] <= Three_ctrl_k:inst6.CROSS[4]
CONTROL[5] <= Three_ctrl_k:inst6.CROSS[5]
CONTROL[6] <= Three_ctrl_k:inst6.CROSS[6]
CONTROL[7] <= Three_ctrl_k:inst6.CROSS[7]
GAIN[0] <= Three_ctrl_k:inst6.GAIN[0]
GAIN[1] <= Three_ctrl_k:inst6.GAIN[1]
GAIN[2] <= Three_ctrl_k:inst6.GAIN[2]
GAIN[3] <= Three_ctrl_k:inst6.GAIN[3]
GAIN[4] <= Three_ctrl_k:inst6.GAIN[4]
GAIN[5] <= Three_ctrl_k:inst6.GAIN[5]
GAIN[6] <= Three_ctrl_k:inst6.GAIN[6]
GAIN[7] <= Three_ctrl_k:inst6.GAIN[7]
GAIN[8] <= Three_ctrl_k:inst6.GAIN[8]
GAIN[9] <= Three_ctrl_k:inst6.GAIN[9]
SHUTTER[0] <= Three_ctrl_k:inst6.SHUTTER[0]
SHUTTER[1] <= Three_ctrl_k:inst6.SHUTTER[1]
SHUTTER[2] <= Three_ctrl_k:inst6.SHUTTER[2]
SHUTTER[3] <= Three_ctrl_k:inst6.SHUTTER[3]
SHUTTER[4] <= Three_ctrl_k:inst6.SHUTTER[4]
SHUTTER[5] <= Three_ctrl_k:inst6.SHUTTER[5]
SHUTTER[6] <= Three_ctrl_k:inst6.SHUTTER[6]
SHUTTER[7] <= Three_ctrl_k:inst6.SHUTTER[7]
SHUTTER[8] <= Three_ctrl_k:inst6.SHUTTER[8]
SHUTTER[9] <= Three_ctrl_k:inst6.SHUTTER[9]
SHUTTER[10] <= Three_ctrl_k:inst6.SHUTTER[10]
SHUTTER[11] <= Three_ctrl_k:inst6.SHUTTER[11]
SHP_SHIFT[0] <= Three_ctrl_k:inst6.SHP_SHIFT[0]
SHP_SHIFT[1] <= Three_ctrl_k:inst6.SHP_SHIFT[1]
SHP_SHIFT[2] <= Three_ctrl_k:inst6.SHP_SHIFT[2]
SHP_SHIFT[3] <= Three_ctrl_k:inst6.SHP_SHIFT[3]
SHP_SHIFT[4] <= Three_ctrl_k:inst6.SHP_SHIFT[4]
SHP_SHIFT[5] <= Three_ctrl_k:inst6.SHP_SHIFT[5]
SHP_SHIFT[6] <= Three_ctrl_k:inst6.SHP_SHIFT[6]
SHP_SHIFT[7] <= Three_ctrl_k:inst6.SHP_SHIFT[7]
SHD_SHIFT[0] <= Three_ctrl_k:inst6.SHD_SHIFT[0]
SHD_SHIFT[1] <= Three_ctrl_k:inst6.SHD_SHIFT[1]
SHD_SHIFT[2] <= Three_ctrl_k:inst6.SHD_SHIFT[2]
SHD_SHIFT[3] <= Three_ctrl_k:inst6.SHD_SHIFT[3]
SHD_SHIFT[4] <= Three_ctrl_k:inst6.SHD_SHIFT[4]
SHD_SHIFT[5] <= Three_ctrl_k:inst6.SHD_SHIFT[5]
SHD_SHIFT[6] <= Three_ctrl_k:inst6.SHD_SHIFT[6]
SHD_SHIFT[7] <= Three_ctrl_k:inst6.SHD_SHIFT[7]
RG_SHIFT[0] <= Three_ctrl_k:inst6.RG_SHIFT[0]
RG_SHIFT[1] <= Three_ctrl_k:inst6.RG_SHIFT[1]
RG_SHIFT[2] <= Three_ctrl_k:inst6.RG_SHIFT[2]
RG_SHIFT[3] <= Three_ctrl_k:inst6.RG_SHIFT[3]
RG_SHIFT[4] <= Three_ctrl_k:inst6.RG_SHIFT[4]
RG_SHIFT[5] <= Three_ctrl_k:inst6.RG_SHIFT[5]
RG_SHIFT[6] <= Three_ctrl_k:inst6.RG_SHIFT[6]
RG_SHIFT[7] <= Three_ctrl_k:inst6.RG_SHIFT[7]
VD => ~NO_FANOUT~
ALE => ~NO_FANOUT~


|afalina_tvk|AduC842:AduC|mpu_reset:inst1
RESET <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK_INT => LPM_COUNTER:2.clock
RESET_EXT => inst.IN1
RESET_INT <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|mpu_reset:inst1|LPM_COUNTER:2
clock => cntr_bei:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_bei:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_bei:auto_generated.q[0]
q[1] <= cntr_bei:auto_generated.q[1]
q[2] <= cntr_bei:auto_generated.q[2]
q[3] <= cntr_bei:auto_generated.q[3]
q[4] <= cntr_bei:auto_generated.q[4]
q[5] <= cntr_bei:auto_generated.q[5]
q[6] <= cntr_bei:auto_generated.q[6]
q[7] <= cntr_bei:auto_generated.q[7]
q[8] <= cntr_bei:auto_generated.q[8]
q[9] <= cntr_bei:auto_generated.q[9]
q[10] <= cntr_bei:auto_generated.q[10]
q[11] <= cntr_bei:auto_generated.q[11]
q[12] <= cntr_bei:auto_generated.q[12]
q[13] <= cntr_bei:auto_generated.q[13]
q[14] <= cntr_bei:auto_generated.q[14]
q[15] <= cntr_bei:auto_generated.q[15]
q[16] <= cntr_bei:auto_generated.q[16]
q[17] <= cntr_bei:auto_generated.q[17]
q[18] <= cntr_bei:auto_generated.q[18]
q[19] <= cntr_bei:auto_generated.q[19]
q[20] <= cntr_bei:auto_generated.q[20]
q[21] <= cntr_bei:auto_generated.q[21]
q[22] <= cntr_bei:auto_generated.q[22]
q[23] <= cntr_bei:auto_generated.q[23]
q[24] <= cntr_bei:auto_generated.q[24]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|mpu_reset:inst1|LPM_COUNTER:2|cntr_bei:auto_generated
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= counter_reg_bit[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= counter_reg_bit[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= counter_reg_bit[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= counter_reg_bit[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= counter_reg_bit[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= counter_reg_bit[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= counter_reg_bit[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= counter_reg_bit[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= counter_reg_bit[24].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4
DIR_485 <= inst.DB_MAX_OUTPUT_PORT_TYPE
CPU_CS => rs_ports_me_108:124.CPU_CS
CPU_WR => rs_ports_me_108:124.WR
CPU_WR => tr_me_108_string:78.WE_IN
CPU_WR => 72.IN0
CPU_A[0] => rs_ports_me_108:124.CPU_A[0]
CPU_A[0] => BUSMUX:132.sel
CPU_A[0] => BUSMUX:134.sel
CPU_A[0] => BUSMUX:136.sel
CPU_A[1] => rs_ports_me_108:124.CPU_A[1]
CPU_A[1] => BUSMUX:133.sel
CPU_A[2] => rs_ports_me_108:124.CPU_A[2]
CPU_A[2] => BUSMUX:135.sel
CPU_D[0] => rs_ports_me_108:124.D[0]
CPU_D[1] => rs_ports_me_108:124.D[1]
CPU_D[2] => rs_ports_me_108:124.D[2]
CPU_D[3] => rs_ports_me_108:124.D[3]
CPU_D[4] => rs_ports_me_108:124.D[4]
CPU_D[5] => rs_ports_me_108:124.D[5]
CPU_D[6] => rs_ports_me_108:124.D[6]
CPU_D[7] => rs_ports_me_108:124.D[7]
MEM_CS => tr_me_108_string:78.CS_MEM
CPU_CLK => 38.CLK
CPU_CLK => LPM_COUNTER:39.clock
CPU_CLK => tr_me_108_string:78.CPU_CLK
CPU_CLK => me_108_rs_flags0:130.CPU_CLK
RESET => tr_me_108_string:78.RESET
RXD_OK <= rs485_rec_string:inst5.RXD_OK
RXD_485 => inst2.IN0
TXD_485 <= tr_me_108_string:78.SER_OUT
REC_ADR_EN <= rec_byte_me_108:90.REC_ADR_EN
REC_DATA_EN <= rec_byte_me_108:90.REC_DATA_EN
MEM_A[0] => rs485_rec_string:inst5.RD_ADDR[0]
MEM_A[0] => tr_me_108_string:78.AIN[0]
MEM_A[1] => rs485_rec_string:inst5.RD_ADDR[1]
MEM_A[1] => tr_me_108_string:78.AIN[1]
MEM_A[2] => rs485_rec_string:inst5.RD_ADDR[2]
MEM_A[2] => tr_me_108_string:78.AIN[2]
MEM_A[3] => rs485_rec_string:inst5.RD_ADDR[3]
MEM_A[3] => tr_me_108_string:78.AIN[3]
MEM_A[4] => rs485_rec_string:inst5.RD_ADDR[4]
MEM_A[4] => tr_me_108_string:78.AIN[4]
MEM_A[5] => rs485_rec_string:inst5.RD_ADDR[5]
MEM_A[5] => tr_me_108_string:78.AIN[5]
MEM_A[6] => rs485_rec_string:inst5.RD_ADDR[6]
MEM_A[6] => tr_me_108_string:78.AIN[6]
MEM_A[7] => rs485_rec_string:inst5.RD_ADDR[7]
MEM_A[7] => tr_me_108_string:78.AIN[7]
MEM_D[0] => tr_me_108_string:78.DIN[0]
MEM_D[1] => tr_me_108_string:78.DIN[1]
MEM_D[2] => tr_me_108_string:78.DIN[2]
MEM_D[3] => tr_me_108_string:78.DIN[3]
MEM_D[4] => tr_me_108_string:78.DIN[4]
MEM_D[5] => tr_me_108_string:78.DIN[5]
MEM_D[6] => tr_me_108_string:78.DIN[6]
MEM_D[7] => tr_me_108_string:78.DIN[7]
WREN <= <GND>
RXD_ERROR <= inst6.DB_MAX_OUTPUT_PORT_TYPE
CPU_INT <= rs485_rec_string:inst5.RXD_OK
NEW_BYTE_LOAD <= tr_me_108_string:78.new_byte_load
TRLOAD <= tr_me_108_string:78.TRLOAD
COM_FT <= tr_me_108_string:78.COM_FT
TEXN <= <GND>
COM_MEM_DATA[0] <= BUSMUX:125.result[0]
COM_MEM_DATA[1] <= BUSMUX:125.result[1]
COM_MEM_DATA[2] <= BUSMUX:125.result[2]
COM_MEM_DATA[3] <= BUSMUX:125.result[3]
COM_MEM_DATA[4] <= BUSMUX:125.result[4]
COM_MEM_DATA[5] <= BUSMUX:125.result[5]
COM_MEM_DATA[6] <= BUSMUX:125.result[6]
COM_MEM_DATA[7] <= BUSMUX:125.result[7]
TRDATA[0] <= tr_me_108_string:78.RAM_D[0]
TRDATA[1] <= tr_me_108_string:78.RAM_D[1]
TRDATA[2] <= tr_me_108_string:78.RAM_D[2]
TRDATA[3] <= tr_me_108_string:78.RAM_D[3]
TRDATA[4] <= tr_me_108_string:78.RAM_D[4]
TRDATA[5] <= tr_me_108_string:78.RAM_D[5]
TRDATA[6] <= tr_me_108_string:78.RAM_D[6]
TRDATA[7] <= tr_me_108_string:78.RAM_D[7]
COM_PORT_DATA[0] <= BUSMUX:135.result[0]
COM_PORT_DATA[1] <= BUSMUX:135.result[1]
COM_PORT_DATA[2] <= BUSMUX:135.result[2]
COM_PORT_DATA[3] <= BUSMUX:135.result[3]
COM_PORT_DATA[4] <= BUSMUX:135.result[4]
COM_PORT_DATA[5] <= BUSMUX:135.result[5]
COM_PORT_DATA[6] <= BUSMUX:135.result[6]
COM_PORT_DATA[7] <= BUSMUX:135.result[7]
CPU_RD => me_108_rs_flags0:130.CPU_RD
NBYTE[0] <= rs485_rec_string:inst5.NBYTE[0]
NBYTE[1] <= rs485_rec_string:inst5.NBYTE[1]
NBYTE[2] <= rs485_rec_string:inst5.NBYTE[2]
NBYTE[3] <= rs485_rec_string:inst5.NBYTE[3]
NBYTE[4] <= rs485_rec_string:inst5.NBYTE[4]
NBYTE[5] <= rs485_rec_string:inst5.NBYTE[5]
NBYTE[6] <= rs485_rec_string:inst5.NBYTE[6]
SUMM_CTRL7 <= rs485_rec_string:inst5.SUMM_CTRL[7]
SUMM_CTRL6 <= rs485_rec_string:inst5.SUMM_CTRL[6]
SUMM_CTRL5 <= rs485_rec_string:inst5.SUMM_CTRL[5]
SUMM_CTRL4 <= rs485_rec_string:inst5.SUMM_CTRL[4]
SUMM_CTRL3 <= rs485_rec_string:inst5.SUMM_CTRL[3]
SUMM_CTRL2 <= rs485_rec_string:inst5.SUMM_CTRL[2]
SUMM_CTRL1 <= rs485_rec_string:inst5.SUMM_CTRL[1]
SUMM_CTRL0 <= rs485_rec_string:inst5.SUMM_CTRL[0]
TR_NBYTE[0] <= tr_me_108_string:78.TR_NBYTE[0]
TR_NBYTE[1] <= tr_me_108_string:78.TR_NBYTE[1]
TR_NBYTE[2] <= tr_me_108_string:78.TR_NBYTE[2]
TR_NBYTE[3] <= tr_me_108_string:78.TR_NBYTE[3]
TR_NBYTE[4] <= tr_me_108_string:78.TR_NBYTE[4]
TR_NBYTE[5] <= tr_me_108_string:78.TR_NBYTE[5]
TR_NBYTE[6] <= tr_me_108_string:78.TR_NBYTE[6]
TR_NBYTE[7] <= tr_me_108_string:78.TR_NBYTE[7]
CVBEO1_OK => ~NO_FANOUT~


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124
COM_FILT0_[0] <= LPM_FF:4.q[0]
COM_FILT0_[1] <= LPM_FF:4.q[1]
COM_FILT0_[2] <= LPM_FF:4.q[2]
COM_FILT0_[3] <= LPM_FF:4.q[3]
COM_FILT0_[4] <= LPM_FF:4.q[4]
COM_FILT0_[5] <= LPM_FF:4.q[5]
COM_FILT0_[6] <= LPM_FF:4.q[6]
COM_FILT0_[7] <= LPM_FF:4.q[7]
CS[0] <= LPM_DECODE:23.eq[0]
CS[1] <= LPM_DECODE:23.eq[1]
CS[2] <= LPM_DECODE:23.eq[2]
CS[3] <= LPM_DECODE:23.eq[3]
CS[4] <= LPM_DECODE:23.eq[4]
CS[5] <= LPM_DECODE:23.eq[5]
CS[6] <= LPM_DECODE:23.eq[6]
CS[7] <= LPM_DECODE:23.eq[7]
CPU_CS => LPM_DECODE:23.enable
CPU_A[0] => LPM_DECODE:23.data[0]
CPU_A[1] => LPM_DECODE:23.data[1]
CPU_A[2] => LPM_DECODE:23.data[2]
NUM_CHANEL[0] => LPM_DECODE:24.data[0]
NUM_CHANEL[1] => LPM_DECODE:24.data[1]
WR => LPM_FF:4.clock
WR => LPM_FF:5.clock
WR => LPM_FF:6.clock
WR => LPM_FF:7.clock
WR => LPM_FF:8.clock
WR => LPM_FF:9.clock
WR => LPM_FF:14.clock
WR => LPM_FF:15.clock
WR => LPM_FF:2.clock
WR => LPM_FF:3.clock
WR => LPM_FF:12.clock
WR => LPM_FF:13.clock
WR => LPM_FF:10.clock
WR => LPM_FF:11.clock
WR => LPM_FF:20.clock
WR => LPM_FF:21.clock
D[0] => LPM_FF:4.data[0]
D[0] => LPM_FF:5.data[0]
D[0] => LPM_FF:6.data[0]
D[0] => LPM_FF:7.data[0]
D[0] => LPM_FF:8.data[0]
D[0] => LPM_FF:9.data[0]
D[0] => LPM_FF:14.data[0]
D[0] => LPM_FF:15.data[0]
D[0] => LPM_FF:2.data[0]
D[0] => LPM_FF:3.data[0]
D[0] => LPM_FF:12.data[0]
D[0] => LPM_FF:13.data[0]
D[0] => LPM_FF:10.data[0]
D[0] => LPM_FF:11.data[0]
D[0] => LPM_FF:20.data[0]
D[0] => LPM_FF:21.data[0]
D[1] => LPM_FF:4.data[1]
D[1] => LPM_FF:5.data[1]
D[1] => LPM_FF:6.data[1]
D[1] => LPM_FF:7.data[1]
D[1] => LPM_FF:8.data[1]
D[1] => LPM_FF:9.data[1]
D[1] => LPM_FF:14.data[1]
D[1] => LPM_FF:15.data[1]
D[1] => LPM_FF:2.data[1]
D[1] => LPM_FF:3.data[1]
D[1] => LPM_FF:12.data[1]
D[1] => LPM_FF:13.data[1]
D[1] => LPM_FF:10.data[1]
D[1] => LPM_FF:11.data[1]
D[1] => LPM_FF:20.data[1]
D[1] => LPM_FF:21.data[1]
D[2] => LPM_FF:4.data[2]
D[2] => LPM_FF:5.data[2]
D[2] => LPM_FF:6.data[2]
D[2] => LPM_FF:7.data[2]
D[2] => LPM_FF:8.data[2]
D[2] => LPM_FF:9.data[2]
D[2] => LPM_FF:14.data[2]
D[2] => LPM_FF:15.data[2]
D[2] => LPM_FF:2.data[2]
D[2] => LPM_FF:3.data[2]
D[2] => LPM_FF:12.data[2]
D[2] => LPM_FF:13.data[2]
D[2] => LPM_FF:10.data[2]
D[2] => LPM_FF:11.data[2]
D[2] => LPM_FF:20.data[2]
D[2] => LPM_FF:21.data[2]
D[3] => LPM_FF:4.data[3]
D[3] => LPM_FF:5.data[3]
D[3] => LPM_FF:6.data[3]
D[3] => LPM_FF:7.data[3]
D[3] => LPM_FF:8.data[3]
D[3] => LPM_FF:9.data[3]
D[3] => LPM_FF:14.data[3]
D[3] => LPM_FF:15.data[3]
D[3] => LPM_FF:2.data[3]
D[3] => LPM_FF:3.data[3]
D[3] => LPM_FF:12.data[3]
D[3] => LPM_FF:13.data[3]
D[3] => LPM_FF:10.data[3]
D[3] => LPM_FF:11.data[3]
D[3] => LPM_FF:20.data[3]
D[3] => LPM_FF:21.data[3]
D[4] => LPM_FF:4.data[4]
D[4] => LPM_FF:5.data[4]
D[4] => LPM_FF:6.data[4]
D[4] => LPM_FF:7.data[4]
D[4] => LPM_FF:8.data[4]
D[4] => LPM_FF:9.data[4]
D[4] => LPM_FF:14.data[4]
D[4] => LPM_FF:15.data[4]
D[4] => LPM_FF:2.data[4]
D[4] => LPM_FF:3.data[4]
D[4] => LPM_FF:12.data[4]
D[4] => LPM_FF:13.data[4]
D[4] => LPM_FF:10.data[4]
D[4] => LPM_FF:11.data[4]
D[4] => LPM_FF:20.data[4]
D[4] => LPM_FF:21.data[4]
D[5] => LPM_FF:4.data[5]
D[5] => LPM_FF:5.data[5]
D[5] => LPM_FF:6.data[5]
D[5] => LPM_FF:7.data[5]
D[5] => LPM_FF:8.data[5]
D[5] => LPM_FF:9.data[5]
D[5] => LPM_FF:14.data[5]
D[5] => LPM_FF:15.data[5]
D[5] => LPM_FF:2.data[5]
D[5] => LPM_FF:3.data[5]
D[5] => LPM_FF:12.data[5]
D[5] => LPM_FF:13.data[5]
D[5] => LPM_FF:10.data[5]
D[5] => LPM_FF:11.data[5]
D[5] => LPM_FF:20.data[5]
D[5] => LPM_FF:21.data[5]
D[6] => LPM_FF:4.data[6]
D[6] => LPM_FF:5.data[6]
D[6] => LPM_FF:6.data[6]
D[6] => LPM_FF:7.data[6]
D[6] => LPM_FF:8.data[6]
D[6] => LPM_FF:9.data[6]
D[6] => LPM_FF:14.data[6]
D[6] => LPM_FF:15.data[6]
D[6] => LPM_FF:2.data[6]
D[6] => LPM_FF:3.data[6]
D[6] => LPM_FF:12.data[6]
D[6] => LPM_FF:13.data[6]
D[6] => LPM_FF:10.data[6]
D[6] => LPM_FF:11.data[6]
D[6] => LPM_FF:20.data[6]
D[6] => LPM_FF:21.data[6]
D[7] => LPM_FF:4.data[7]
D[7] => LPM_FF:5.data[7]
D[7] => LPM_FF:6.data[7]
D[7] => LPM_FF:7.data[7]
D[7] => LPM_FF:8.data[7]
D[7] => LPM_FF:9.data[7]
D[7] => LPM_FF:14.data[7]
D[7] => LPM_FF:15.data[7]
D[7] => LPM_FF:2.data[7]
D[7] => LPM_FF:3.data[7]
D[7] => LPM_FF:12.data[7]
D[7] => LPM_FF:13.data[7]
D[7] => LPM_FF:10.data[7]
D[7] => LPM_FF:11.data[7]
D[7] => LPM_FF:20.data[7]
D[7] => LPM_FF:21.data[7]
COM_FILT1_[0] <= LPM_FF:5.q[0]
COM_FILT1_[1] <= LPM_FF:5.q[1]
COM_FILT1_[2] <= LPM_FF:5.q[2]
COM_FILT1_[3] <= LPM_FF:5.q[3]
COM_FILT1_[4] <= LPM_FF:5.q[4]
COM_FILT1_[5] <= LPM_FF:5.q[5]
COM_FILT1_[6] <= LPM_FF:5.q[6]
COM_FILT1_[7] <= LPM_FF:5.q[7]
COM_FILT2_[0] <= LPM_FF:6.q[0]
COM_FILT2_[1] <= LPM_FF:6.q[1]
COM_FILT2_[2] <= LPM_FF:6.q[2]
COM_FILT2_[3] <= LPM_FF:6.q[3]
COM_FILT2_[4] <= LPM_FF:6.q[4]
COM_FILT2_[5] <= LPM_FF:6.q[5]
COM_FILT2_[6] <= LPM_FF:6.q[6]
COM_FILT2_[7] <= LPM_FF:6.q[7]
COM_FILT3_[0] <= LPM_FF:7.q[0]
COM_FILT3_[1] <= LPM_FF:7.q[1]
COM_FILT3_[2] <= LPM_FF:7.q[2]
COM_FILT3_[3] <= LPM_FF:7.q[3]
COM_FILT3_[4] <= LPM_FF:7.q[4]
COM_FILT3_[5] <= LPM_FF:7.q[5]
COM_FILT3_[6] <= LPM_FF:7.q[6]
COM_FILT3_[7] <= LPM_FF:7.q[7]
COM_MOT0_[0] <= LPM_FF:8.q[0]
COM_MOT0_[1] <= LPM_FF:8.q[1]
COM_MOT0_[2] <= LPM_FF:8.q[2]
COM_MOT0_[3] <= LPM_FF:8.q[3]
COM_MOT0_[4] <= LPM_FF:8.q[4]
COM_MOT0_[5] <= LPM_FF:8.q[5]
COM_MOT0_[6] <= LPM_FF:8.q[6]
COM_MOT0_[7] <= LPM_FF:8.q[7]
VIDEO_MUX[0] => LPM_DECODE:27.data[0]
VIDEO_MUX[1] => LPM_DECODE:27.data[1]
COM_MOT1_[0] <= LPM_FF:9.q[0]
COM_MOT1_[1] <= LPM_FF:9.q[1]
COM_MOT1_[2] <= LPM_FF:9.q[2]
COM_MOT1_[3] <= LPM_FF:9.q[3]
COM_MOT1_[4] <= LPM_FF:9.q[4]
COM_MOT1_[5] <= LPM_FF:9.q[5]
COM_MOT1_[6] <= LPM_FF:9.q[6]
COM_MOT1_[7] <= LPM_FF:9.q[7]
COM_MOT2_[0] <= LPM_FF:14.q[0]
COM_MOT2_[1] <= LPM_FF:14.q[1]
COM_MOT2_[2] <= LPM_FF:14.q[2]
COM_MOT2_[3] <= LPM_FF:14.q[3]
COM_MOT2_[4] <= LPM_FF:14.q[4]
COM_MOT2_[5] <= LPM_FF:14.q[5]
COM_MOT2_[6] <= LPM_FF:14.q[6]
COM_MOT2_[7] <= LPM_FF:14.q[7]
COM_MOT3_[0] <= LPM_FF:15.q[0]
COM_MOT3_[1] <= LPM_FF:15.q[1]
COM_MOT3_[2] <= LPM_FF:15.q[2]
COM_MOT3_[3] <= LPM_FF:15.q[3]
COM_MOT3_[4] <= LPM_FF:15.q[4]
COM_MOT3_[5] <= LPM_FF:15.q[5]
COM_MOT3_[6] <= LPM_FF:15.q[6]
COM_MOT3_[7] <= LPM_FF:15.q[7]
P0_[0] <= LPM_FF:2.q[0]
P0_[1] <= LPM_FF:2.q[1]
P0_[2] <= LPM_FF:2.q[2]
P0_[3] <= LPM_FF:2.q[3]
P0_[4] <= LPM_FF:2.q[4]
P0_[5] <= LPM_FF:2.q[5]
P0_[6] <= LPM_FF:2.q[6]
P0_[7] <= LPM_FF:2.q[7]
P1_[0] <= LPM_FF:3.q[0]
P1_[1] <= LPM_FF:3.q[1]
P1_[2] <= LPM_FF:3.q[2]
P1_[3] <= LPM_FF:3.q[3]
P1_[4] <= LPM_FF:3.q[4]
P1_[5] <= LPM_FF:3.q[5]
P1_[6] <= LPM_FF:3.q[6]
P1_[7] <= LPM_FF:3.q[7]
P2_[0] <= LPM_FF:12.q[0]
P2_[1] <= LPM_FF:12.q[1]
P2_[2] <= LPM_FF:12.q[2]
P2_[3] <= LPM_FF:12.q[3]
P2_[4] <= LPM_FF:12.q[4]
P2_[5] <= LPM_FF:12.q[5]
P2_[6] <= LPM_FF:12.q[6]
P2_[7] <= LPM_FF:12.q[7]
P3_[0] <= LPM_FF:13.q[0]
P3_[1] <= LPM_FF:13.q[1]
P3_[2] <= LPM_FF:13.q[2]
P3_[3] <= LPM_FF:13.q[3]
P3_[4] <= LPM_FF:13.q[4]
P3_[5] <= LPM_FF:13.q[5]
P3_[6] <= LPM_FF:13.q[6]
P3_[7] <= LPM_FF:13.q[7]
P4_[0] <= LPM_FF:10.q[0]
P4_[1] <= LPM_FF:10.q[1]
P4_[2] <= LPM_FF:10.q[2]
P4_[3] <= LPM_FF:10.q[3]
P4_[4] <= LPM_FF:10.q[4]
P4_[5] <= LPM_FF:10.q[5]
P4_[6] <= LPM_FF:10.q[6]
P4_[7] <= LPM_FF:10.q[7]
P5_[0] <= LPM_FF:11.q[0]
P5_[1] <= LPM_FF:11.q[1]
P5_[2] <= LPM_FF:11.q[2]
P5_[3] <= LPM_FF:11.q[3]
P5_[4] <= LPM_FF:11.q[4]
P5_[5] <= LPM_FF:11.q[5]
P5_[6] <= LPM_FF:11.q[6]
P5_[7] <= LPM_FF:11.q[7]
P6_[0] <= LPM_FF:20.q[0]
P6_[1] <= LPM_FF:20.q[1]
P6_[2] <= LPM_FF:20.q[2]
P6_[3] <= LPM_FF:20.q[3]
P6_[4] <= LPM_FF:20.q[4]
P6_[5] <= LPM_FF:20.q[5]
P6_[6] <= LPM_FF:20.q[6]
P6_[7] <= LPM_FF:20.q[7]
P7_[0] <= LPM_FF:21.q[0]
P7_[1] <= LPM_FF:21.q[1]
P7_[2] <= LPM_FF:21.q[2]
P7_[3] <= LPM_FF:21.q[3]
P7_[4] <= LPM_FF:21.q[4]
P7_[5] <= LPM_FF:21.q[5]
P7_[6] <= LPM_FF:21.q[6]
P7_[7] <= LPM_FF:21.q[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_FF:4
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_DECODE:24
data[0] => decode_7uf:auto_generated.data[0]
data[1] => decode_7uf:auto_generated.data[1]
enable => decode_7uf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_7uf:auto_generated.eq[0]
eq[1] <= decode_7uf:auto_generated.eq[1]
eq[2] <= decode_7uf:auto_generated.eq[2]
eq[3] <= decode_7uf:auto_generated.eq[3]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_DECODE:24|decode_7uf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode30w[1].IN1
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_DECODE:23
data[0] => decode_cuf:auto_generated.data[0]
data[1] => decode_cuf:auto_generated.data[1]
data[2] => decode_cuf:auto_generated.data[2]
enable => decode_cuf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_cuf:auto_generated.eq[0]
eq[1] <= decode_cuf:auto_generated.eq[1]
eq[2] <= decode_cuf:auto_generated.eq[2]
eq[3] <= decode_cuf:auto_generated.eq[3]
eq[4] <= decode_cuf:auto_generated.eq[4]
eq[5] <= decode_cuf:auto_generated.eq[5]
eq[6] <= decode_cuf:auto_generated.eq[6]
eq[7] <= decode_cuf:auto_generated.eq[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_DECODE:23|decode_cuf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode38w[1].IN1
data[0] => w_anode58w[1].IN1
data[0] => w_anode78w[1].IN1
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_FF:5
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_FF:6
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_FF:7
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_FF:8
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_DECODE:27
data[0] => decode_7uf:auto_generated.data[0]
data[1] => decode_7uf:auto_generated.data[1]
enable => decode_7uf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_7uf:auto_generated.eq[0]
eq[1] <= decode_7uf:auto_generated.eq[1]
eq[2] <= decode_7uf:auto_generated.eq[2]
eq[3] <= decode_7uf:auto_generated.eq[3]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_DECODE:27|decode_7uf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode30w[1].IN1
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_FF:9
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_FF:14
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_FF:15
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_FF:2
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_FF:3
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_FF:12
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_FF:13
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_FF:10
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_FF:11
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_FF:20
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|LPM_FF:21
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78
LOAD_ABLE <= 77.DB_MAX_OUTPUT_PORT_TYPE
DELAY[0] <= LPM_COUNTER:75.q[0]
DELAY[1] <= LPM_COUNTER:75.q[1]
DELAY[2] <= LPM_COUNTER:75.q[2]
DELAY[3] <= LPM_COUNTER:75.q[3]
DELAY[4] <= LPM_COUNTER:75.q[4]
DELAY[5] <= LPM_COUNTER:75.q[5]
DELAY[6] <= LPM_COUNTER:75.q[6]
DELAY[7] <= LPM_COUNTER:75.q[7]
COM_FT <= 87.DB_MAX_OUTPUT_PORT_TYPE
MAIN_CLK => LPM_COUNTER:17.clock
MAIN_CLK => inst.CLK
REQ_TR => LPM_COUNTER:75.aset
REQ_TR => 81.IN0
REQ_TR => LPM_FF:6.aclr
TR_NBYTE[0] <= LPM_COUNTER:19.q[0]
TR_NBYTE[1] <= LPM_COUNTER:19.q[1]
TR_NBYTE[2] <= LPM_COUNTER:19.q[2]
TR_NBYTE[3] <= LPM_COUNTER:19.q[3]
TR_NBYTE[4] <= LPM_COUNTER:19.q[4]
TR_NBYTE[5] <= LPM_COUNTER:19.q[5]
TR_NBYTE[6] <= LPM_COUNTER:19.q[6]
TR_NBYTE[7] <= LPM_COUNTER:19.q[7]
new_byte_load <= LPM_COUNTER:20.cout
LAST_BYTE[0] => LPM_COMPARE:53.datab[0]
LAST_BYTE[1] => LPM_COMPARE:53.datab[1]
LAST_BYTE[2] => LPM_COMPARE:53.datab[2]
LAST_BYTE[3] => LPM_COMPARE:53.datab[3]
LAST_BYTE[4] => LPM_COMPARE:53.datab[4]
LAST_BYTE[5] => LPM_COMPARE:53.datab[5]
LAST_BYTE[6] => LPM_COMPARE:53.datab[6]
LAST_BYTE[7] => LPM_COMPARE:53.datab[7]
TRANS_485 <= 134.DB_MAX_OUTPUT_PORT_TYPE
TRLOAD <= 45.DB_MAX_OUTPUT_PORT_TYPE
SER_OUT <= 129.DB_MAX_OUTPUT_PORT_TYPE
FIRST_BYTE_EN <= LPM_COMPARE:62.aeb
RAM_D[0] <= RAM2PORT:inst2.q[0]
RAM_D[1] <= RAM2PORT:inst2.q[1]
RAM_D[2] <= RAM2PORT:inst2.q[2]
RAM_D[3] <= RAM2PORT:inst2.q[3]
RAM_D[4] <= RAM2PORT:inst2.q[4]
RAM_D[5] <= RAM2PORT:inst2.q[5]
RAM_D[6] <= RAM2PORT:inst2.q[6]
RAM_D[7] <= RAM2PORT:inst2.q[7]
CPU_CLK => 103.CLK
CPU_CLK => 104.CLK
CPU_CLK => RAM2PORT:inst2.wrclock
WE_IN => 103.DATAIN
CS_MEM => RAM2PORT:inst2.wrclocken
DIN[0] => RAM2PORT:inst2.data[0]
DIN[1] => RAM2PORT:inst2.data[1]
DIN[2] => RAM2PORT:inst2.data[2]
DIN[3] => RAM2PORT:inst2.data[3]
DIN[4] => RAM2PORT:inst2.data[4]
DIN[5] => RAM2PORT:inst2.data[5]
DIN[6] => RAM2PORT:inst2.data[6]
DIN[7] => RAM2PORT:inst2.data[7]
AIN[0] => BUSMUX:101.datab[0]
AIN[0] => RAM2PORT:inst2.wraddress[0]
AIN[1] => BUSMUX:101.datab[1]
AIN[1] => RAM2PORT:inst2.wraddress[1]
AIN[2] => BUSMUX:101.datab[2]
AIN[2] => RAM2PORT:inst2.wraddress[2]
AIN[3] => BUSMUX:101.datab[3]
AIN[3] => RAM2PORT:inst2.wraddress[3]
AIN[4] => BUSMUX:101.datab[4]
AIN[4] => RAM2PORT:inst2.wraddress[4]
AIN[5] => BUSMUX:101.datab[5]
AIN[5] => RAM2PORT:inst2.wraddress[5]
AIN[6] => BUSMUX:101.datab[6]
AIN[6] => RAM2PORT:inst2.wraddress[6]
AIN[7] => BUSMUX:101.datab[7]
AIN[7] => RAM2PORT:inst2.wraddress[7]
WRE <= 106.DB_MAX_OUTPUT_PORT_TYPE
RESET => ~NO_FANOUT~


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_COUNTER:75
clock => cntr_uak:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_uak:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => cntr_uak:auto_generated.aset
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_uak:auto_generated.q[0]
q[1] <= cntr_uak:auto_generated.q[1]
q[2] <= cntr_uak:auto_generated.q[2]
q[3] <= cntr_uak:auto_generated.q[3]
q[4] <= cntr_uak:auto_generated.q[4]
q[5] <= cntr_uak:auto_generated.q[5]
q[6] <= cntr_uak:auto_generated.q[6]
q[7] <= cntr_uak:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_COUNTER:75|cntr_uak:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= safe_q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= safe_q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= safe_q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= safe_q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= safe_q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= safe_q[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_COUNTER:17
clock => cntr_muh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_muh:auto_generated.q[0]
q[1] <= cntr_muh:auto_generated.q[1]
q[2] <= cntr_muh:auto_generated.q[2]
q[3] <= cntr_muh:auto_generated.q[3]
q[4] <= cntr_muh:auto_generated.q[4]
q[5] <= cntr_muh:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_COUNTER:17|cntr_muh:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_COMPARE:53
dataa[0] => cmpr_tnd:auto_generated.dataa[0]
dataa[1] => cmpr_tnd:auto_generated.dataa[1]
dataa[2] => cmpr_tnd:auto_generated.dataa[2]
dataa[3] => cmpr_tnd:auto_generated.dataa[3]
dataa[4] => cmpr_tnd:auto_generated.dataa[4]
dataa[5] => cmpr_tnd:auto_generated.dataa[5]
dataa[6] => cmpr_tnd:auto_generated.dataa[6]
dataa[7] => cmpr_tnd:auto_generated.dataa[7]
datab[0] => cmpr_tnd:auto_generated.datab[0]
datab[1] => cmpr_tnd:auto_generated.datab[1]
datab[2] => cmpr_tnd:auto_generated.datab[2]
datab[3] => cmpr_tnd:auto_generated.datab[3]
datab[4] => cmpr_tnd:auto_generated.datab[4]
datab[5] => cmpr_tnd:auto_generated.datab[5]
datab[6] => cmpr_tnd:auto_generated.datab[6]
datab[7] => cmpr_tnd:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tnd:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_COMPARE:53|cmpr_tnd:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_COUNTER:19
clock => cntr_sfj:auto_generated.clock
clk_en => cntr_sfj:auto_generated.clk_en
cnt_en => cntr_sfj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_sfj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_sfj:auto_generated.q[0]
q[1] <= cntr_sfj:auto_generated.q[1]
q[2] <= cntr_sfj:auto_generated.q[2]
q[3] <= cntr_sfj:auto_generated.q[3]
q[4] <= cntr_sfj:auto_generated.q[4]
q[5] <= cntr_sfj:auto_generated.q[5]
q[6] <= cntr_sfj:auto_generated.q[6]
q[7] <= cntr_sfj:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_COUNTER:19|cntr_sfj:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_COUNTER:20
clock => cntr_ekj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
cout <= cntr_ekj:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_COUNTER:20|cntr_ekj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_COUNTER:122
clock => cntr_mci:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_mci:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_mci:auto_generated.q[0]
q[1] <= cntr_mci:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_COUNTER:122|cntr_mci:auto_generated
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_COMPARE:120
dataa[0] => cmpr_tnd:auto_generated.dataa[0]
dataa[1] => cmpr_tnd:auto_generated.dataa[1]
dataa[2] => cmpr_tnd:auto_generated.dataa[2]
dataa[3] => cmpr_tnd:auto_generated.dataa[3]
dataa[4] => cmpr_tnd:auto_generated.dataa[4]
dataa[5] => cmpr_tnd:auto_generated.dataa[5]
dataa[6] => cmpr_tnd:auto_generated.dataa[6]
dataa[7] => cmpr_tnd:auto_generated.dataa[7]
datab[0] => cmpr_tnd:auto_generated.datab[0]
datab[1] => cmpr_tnd:auto_generated.datab[1]
datab[2] => cmpr_tnd:auto_generated.datab[2]
datab[3] => cmpr_tnd:auto_generated.datab[3]
datab[4] => cmpr_tnd:auto_generated.datab[4]
datab[5] => cmpr_tnd:auto_generated.datab[5]
datab[6] => cmpr_tnd:auto_generated.datab[6]
datab[7] => cmpr_tnd:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tnd:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_COMPARE:120|cmpr_tnd:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_CONSTANT:121
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_SHIFTREG:21
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
q[0] <= q[0]~10.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~9.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~8.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~7.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~6.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~4.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~3.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~2.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~1.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~0.DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_COMPARE:62
dataa[0] => cmpr_tnd:auto_generated.dataa[0]
dataa[1] => cmpr_tnd:auto_generated.dataa[1]
dataa[2] => cmpr_tnd:auto_generated.dataa[2]
dataa[3] => cmpr_tnd:auto_generated.dataa[3]
dataa[4] => cmpr_tnd:auto_generated.dataa[4]
dataa[5] => cmpr_tnd:auto_generated.dataa[5]
dataa[6] => cmpr_tnd:auto_generated.dataa[6]
dataa[7] => cmpr_tnd:auto_generated.dataa[7]
datab[0] => cmpr_tnd:auto_generated.datab[0]
datab[1] => cmpr_tnd:auto_generated.datab[1]
datab[2] => cmpr_tnd:auto_generated.datab[2]
datab[3] => cmpr_tnd:auto_generated.datab[3]
datab[4] => cmpr_tnd:auto_generated.datab[4]
datab[5] => cmpr_tnd:auto_generated.datab[5]
datab[6] => cmpr_tnd:auto_generated.datab[6]
datab[7] => cmpr_tnd:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tnd:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_COMPARE:62|cmpr_tnd:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_CONSTANT:63
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|BUSMUX:15
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|BUSMUX:15|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|BUSMUX:15|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wrclock => altsyncram:altsyncram_component.clock0
wrclocken => altsyncram:altsyncram_component.clocken0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component
wren_a => altsyncram_9vl1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9vl1:auto_generated.data_a[0]
data_a[1] => altsyncram_9vl1:auto_generated.data_a[1]
data_a[2] => altsyncram_9vl1:auto_generated.data_a[2]
data_a[3] => altsyncram_9vl1:auto_generated.data_a[3]
data_a[4] => altsyncram_9vl1:auto_generated.data_a[4]
data_a[5] => altsyncram_9vl1:auto_generated.data_a[5]
data_a[6] => altsyncram_9vl1:auto_generated.data_a[6]
data_a[7] => altsyncram_9vl1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_9vl1:auto_generated.address_a[0]
address_a[1] => altsyncram_9vl1:auto_generated.address_a[1]
address_a[2] => altsyncram_9vl1:auto_generated.address_a[2]
address_a[3] => altsyncram_9vl1:auto_generated.address_a[3]
address_a[4] => altsyncram_9vl1:auto_generated.address_a[4]
address_a[5] => altsyncram_9vl1:auto_generated.address_a[5]
address_a[6] => altsyncram_9vl1:auto_generated.address_a[6]
address_a[7] => altsyncram_9vl1:auto_generated.address_a[7]
address_b[0] => altsyncram_9vl1:auto_generated.address_b[0]
address_b[1] => altsyncram_9vl1:auto_generated.address_b[1]
address_b[2] => altsyncram_9vl1:auto_generated.address_b[2]
address_b[3] => altsyncram_9vl1:auto_generated.address_b[3]
address_b[4] => altsyncram_9vl1:auto_generated.address_b[4]
address_b[5] => altsyncram_9vl1:auto_generated.address_b[5]
address_b[6] => altsyncram_9vl1:auto_generated.address_b[6]
address_b[7] => altsyncram_9vl1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9vl1:auto_generated.clock0
clock1 => altsyncram_9vl1:auto_generated.clock1
clocken0 => altsyncram_9vl1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_9vl1:auto_generated.q_b[0]
q_b[1] <= altsyncram_9vl1:auto_generated.q_b[1]
q_b[2] <= altsyncram_9vl1:auto_generated.q_b[2]
q_b[3] <= altsyncram_9vl1:auto_generated.q_b[3]
q_b[4] <= altsyncram_9vl1:auto_generated.q_b[4]
q_b[5] <= altsyncram_9vl1:auto_generated.q_b[5]
q_b[6] <= altsyncram_9vl1:auto_generated.q_b[6]
q_b[7] <= altsyncram_9vl1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|BUSMUX:101
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|BUSMUX:101|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|BUSMUX:101|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_FF:6
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|sum2:116
A[0] => C_OUT~0.IN0
A[1] => C_OUT~1.IN0
A[2] => C_OUT~2.IN0
A[3] => C_OUT~3.IN0
A[4] => C_OUT~4.IN0
A[5] => C_OUT~5.IN0
A[6] => C_OUT~6.IN0
A[7] => C_OUT~7.IN0
B[0] => C_OUT~0.IN1
B[1] => C_OUT~1.IN1
B[2] => C_OUT~2.IN1
B[3] => C_OUT~3.IN1
B[4] => C_OUT~4.IN1
B[5] => C_OUT~5.IN1
B[6] => C_OUT~6.IN1
B[7] => C_OUT~7.IN1
C[0] <= C_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C_OUT~7.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|LPM_CONSTANT:74
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|LPM_COUNTER:39
clock => cntr_b8j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_b8j:auto_generated.sload
data[0] => cntr_b8j:auto_generated.data[0]
data[1] => cntr_b8j:auto_generated.data[1]
data[2] => cntr_b8j:auto_generated.data[2]
data[3] => cntr_b8j:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
cout <= cntr_b8j:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|LPM_COUNTER:39|cntr_b8j:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|21mux:74
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5
REC_FT => cvbeo1_byte1.CLK
REC_FT => wren.CLK
REC_FT => sum_ctrl[7].CLK
REC_FT => sum_ctrl[6].CLK
REC_FT => sum_ctrl[5].CLK
REC_FT => sum_ctrl[4].CLK
REC_FT => sum_ctrl[3].CLK
REC_FT => sum_ctrl[2].CLK
REC_FT => sum_ctrl[1].CLK
REC_FT => sum_ctrl[0].CLK
REC_FT => ctrl_summ_ok.CLK
REC_FT => num_byte[7].CLK
REC_FT => num_byte[6].CLK
REC_FT => num_byte[5].CLK
REC_FT => num_byte[4].CLK
REC_FT => num_byte[3].CLK
REC_FT => num_byte[2].CLK
REC_FT => num_byte[1].CLK
REC_FT => num_byte[0].CLK
REC_FT => cvbeo1_byte_end.CLK
REC_FT => cvdff1.CLK
REC_FT => cvdff2.CLK
REC_FT => dff1.CLK
REC_FT => dff2.CLK
REC_FT => RAM2PORTRX:RAM2.clock
RESET => cvbeo1_byte_end~0.OUTPUTSELECT
RESET => num_byte~23.OUTPUTSELECT
RESET => num_byte~22.OUTPUTSELECT
RESET => num_byte~21.OUTPUTSELECT
RESET => num_byte~20.OUTPUTSELECT
RESET => num_byte~19.OUTPUTSELECT
RESET => num_byte~18.OUTPUTSELECT
RESET => num_byte~17.OUTPUTSELECT
RESET => num_byte~16.OUTPUTSELECT
RESET => ctrl_summ_ok~0.OUTPUTSELECT
RESET => sum_ctrl~31.OUTPUTSELECT
RESET => sum_ctrl~30.OUTPUTSELECT
RESET => sum_ctrl~29.OUTPUTSELECT
RESET => sum_ctrl~28.OUTPUTSELECT
RESET => sum_ctrl~27.OUTPUTSELECT
RESET => sum_ctrl~26.OUTPUTSELECT
RESET => sum_ctrl~25.OUTPUTSELECT
RESET => sum_ctrl~24.OUTPUTSELECT
RESET => cvbeo1_byte1~1.OUTPUTSELECT
REC_DATE[0] => RAM2PORTRX:RAM2.data[0]
REC_DATE[0] => sum_ctrl~0.IN1
REC_DATE[0] => Equal0.IN15
REC_DATE[1] => RAM2PORTRX:RAM2.data[1]
REC_DATE[1] => sum_ctrl~1.IN1
REC_DATE[1] => Equal0.IN14
REC_DATE[2] => RAM2PORTRX:RAM2.data[2]
REC_DATE[2] => sum_ctrl~2.IN1
REC_DATE[2] => Equal0.IN13
REC_DATE[3] => RAM2PORTRX:RAM2.data[3]
REC_DATE[3] => sum_ctrl~3.IN1
REC_DATE[3] => Equal0.IN12
REC_DATE[4] => RAM2PORTRX:RAM2.data[4]
REC_DATE[4] => sum_ctrl~4.IN1
REC_DATE[4] => Equal0.IN11
REC_DATE[5] => RAM2PORTRX:RAM2.data[5]
REC_DATE[5] => sum_ctrl~5.IN1
REC_DATE[5] => Equal0.IN10
REC_DATE[6] => RAM2PORTRX:RAM2.data[6]
REC_DATE[6] => sum_ctrl~6.IN1
REC_DATE[6] => Equal0.IN9
REC_DATE[7] => RAM2PORTRX:RAM2.data[7]
REC_DATE[7] => sum_ctrl~7.IN1
REC_DATE[7] => Equal0.IN8
RD_ADDR[0] => RAM2PORTRX:RAM2.rdaddress[0]
RD_ADDR[1] => RAM2PORTRX:RAM2.rdaddress[1]
RD_ADDR[2] => RAM2PORTRX:RAM2.rdaddress[2]
RD_ADDR[3] => RAM2PORTRX:RAM2.rdaddress[3]
RD_ADDR[4] => RAM2PORTRX:RAM2.rdaddress[4]
RD_ADDR[5] => RAM2PORTRX:RAM2.rdaddress[5]
RD_ADDR[6] => RAM2PORTRX:RAM2.rdaddress[6]
RD_ADDR[7] => ~NO_FANOUT~
REC_ADDR_EN => cvbeo1_byte1~0.DATAB
REC_DATE_EN => wren.DATAIN
REC_DATE_EN => ena.IN1
A7 => RAM2PORTRX:RAM2.wraddress[7]
NA7 => RAM2PORTRX:RAM2.rdaddress[7]
RXDATA[0] <= RAM2PORTRX:RAM2.q[0]
RXDATA[1] <= RAM2PORTRX:RAM2.q[1]
RXDATA[2] <= RAM2PORTRX:RAM2.q[2]
RXDATA[3] <= RAM2PORTRX:RAM2.q[3]
RXDATA[4] <= RAM2PORTRX:RAM2.q[4]
RXDATA[5] <= RAM2PORTRX:RAM2.q[5]
RXDATA[6] <= RAM2PORTRX:RAM2.q[6]
RXDATA[7] <= RAM2PORTRX:RAM2.q[7]
LAST_BYTE[0] => Equal2.IN7
LAST_BYTE[1] => Equal2.IN6
LAST_BYTE[2] => Equal2.IN5
LAST_BYTE[3] => Equal2.IN4
LAST_BYTE[4] => Equal2.IN3
LAST_BYTE[5] => Equal2.IN2
LAST_BYTE[6] => Equal2.IN1
LAST_BYTE[7] => Equal2.IN0
NBYTE[0] <= num_byte[0].DB_MAX_OUTPUT_PORT_TYPE
NBYTE[1] <= num_byte[1].DB_MAX_OUTPUT_PORT_TYPE
NBYTE[2] <= num_byte[2].DB_MAX_OUTPUT_PORT_TYPE
NBYTE[3] <= num_byte[3].DB_MAX_OUTPUT_PORT_TYPE
NBYTE[4] <= num_byte[4].DB_MAX_OUTPUT_PORT_TYPE
NBYTE[5] <= num_byte[5].DB_MAX_OUTPUT_PORT_TYPE
NBYTE[6] <= num_byte[6].DB_MAX_OUTPUT_PORT_TYPE
NBYTE[7] <= num_byte[7].DB_MAX_OUTPUT_PORT_TYPE
RXD_ERROR <= <GND>
RXD_OK <= RXD_OK~1.DB_MAX_OUTPUT_PORT_TYPE
SUMM_CTRL[0] <= sum_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
SUMM_CTRL[1] <= sum_ctrl[1].DB_MAX_OUTPUT_PORT_TYPE
SUMM_CTRL[2] <= sum_ctrl[2].DB_MAX_OUTPUT_PORT_TYPE
SUMM_CTRL[3] <= sum_ctrl[3].DB_MAX_OUTPUT_PORT_TYPE
SUMM_CTRL[4] <= sum_ctrl[4].DB_MAX_OUTPUT_PORT_TYPE
SUMM_CTRL[5] <= sum_ctrl[5].DB_MAX_OUTPUT_PORT_TYPE
SUMM_CTRL[6] <= sum_ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
SUMM_CTRL[7] <= sum_ctrl[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component
wren_a => altsyncram_mqe1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mqe1:auto_generated.data_a[0]
data_a[1] => altsyncram_mqe1:auto_generated.data_a[1]
data_a[2] => altsyncram_mqe1:auto_generated.data_a[2]
data_a[3] => altsyncram_mqe1:auto_generated.data_a[3]
data_a[4] => altsyncram_mqe1:auto_generated.data_a[4]
data_a[5] => altsyncram_mqe1:auto_generated.data_a[5]
data_a[6] => altsyncram_mqe1:auto_generated.data_a[6]
data_a[7] => altsyncram_mqe1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_mqe1:auto_generated.address_a[0]
address_a[1] => altsyncram_mqe1:auto_generated.address_a[1]
address_a[2] => altsyncram_mqe1:auto_generated.address_a[2]
address_a[3] => altsyncram_mqe1:auto_generated.address_a[3]
address_a[4] => altsyncram_mqe1:auto_generated.address_a[4]
address_a[5] => altsyncram_mqe1:auto_generated.address_a[5]
address_a[6] => altsyncram_mqe1:auto_generated.address_a[6]
address_a[7] => altsyncram_mqe1:auto_generated.address_a[7]
address_b[0] => altsyncram_mqe1:auto_generated.address_b[0]
address_b[1] => altsyncram_mqe1:auto_generated.address_b[1]
address_b[2] => altsyncram_mqe1:auto_generated.address_b[2]
address_b[3] => altsyncram_mqe1:auto_generated.address_b[3]
address_b[4] => altsyncram_mqe1:auto_generated.address_b[4]
address_b[5] => altsyncram_mqe1:auto_generated.address_b[5]
address_b[6] => altsyncram_mqe1:auto_generated.address_b[6]
address_b[7] => altsyncram_mqe1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mqe1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_mqe1:auto_generated.q_b[0]
q_b[1] <= altsyncram_mqe1:auto_generated.q_b[1]
q_b[2] <= altsyncram_mqe1:auto_generated.q_b[2]
q_b[3] <= altsyncram_mqe1:auto_generated.q_b[3]
q_b[4] <= altsyncram_mqe1:auto_generated.q_b[4]
q_b[5] <= altsyncram_mqe1:auto_generated.q_b[5]
q_b[6] <= altsyncram_mqe1:auto_generated.q_b[6]
q_b[7] <= altsyncram_mqe1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90
REC_DATA_EN <= 54.DB_MAX_OUTPUT_PORT_TYPE
REC_FT <= 21.DB_MAX_OUTPUT_PORT_TYPE
MAIN_A[0] <= LPM_COUNTER:66.q[0]
MAIN_A[1] <= LPM_COUNTER:66.q[1]
MAIN_A[2] <= LPM_COUNTER:66.q[2]
MAIN_A[3] <= LPM_COUNTER:66.q[3]
MAIN_CLK => LPM_COUNTER:66.clock
MAIN_CLK => mod5_bin:49.CLOCK
REC_BYTE_START <= 42.DB_MAX_OUTPUT_PORT_TYPE
REC_BYTE_END <= 38.DB_MAX_OUTPUT_PORT_TYPE
RXD => 22.DATAIN
RXD => 23.IN0
RXD => mod5_bin:49.BIN_IN
REC_ENABLE <= 31.DB_MAX_OUTPUT_PORT_TYPE
RECDATE_EN <= 43.DB_MAX_OUTPUT_PORT_TYPE
out_mod5_bin <= mod5_bin:49.BIN_OUT
REC_ADR_EN <= LPM_FF:55.q[9]
REC_DATE[0] <= LPM_FF:55.q[1]
REC_DATE[1] <= LPM_FF:55.q[2]
REC_DATE[2] <= LPM_FF:55.q[3]
REC_DATE[3] <= LPM_FF:55.q[4]
REC_DATE[4] <= LPM_FF:55.q[5]
REC_DATE[5] <= LPM_FF:55.q[6]
REC_DATE[6] <= LPM_FF:55.q[7]
REC_DATE[7] <= LPM_FF:55.q[8]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|LPM_FF:55
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|LPM_COUNTER:66
clock => cntr_oah:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_oah:auto_generated.q[0]
q[1] <= cntr_oah:auto_generated.q[1]
q[2] <= cntr_oah:auto_generated.q[2]
q[3] <= cntr_oah:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|LPM_COUNTER:66|cntr_oah:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|LPM_COUNTER:26
clock => cntr_97k:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_97k:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => cntr_97k:auto_generated.cin
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
cout <= cntr_97k:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|LPM_COUNTER:26|cntr_97k:auto_generated
cin => time_to_clear.IN1
cin => counter_comb_bita0.CIN
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|LPM_COUNTER:25
clock => cntr_2kk:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_2kk:auto_generated.sload
data[0] => cntr_2kk:auto_generated.data[0]
data[1] => cntr_2kk:auto_generated.data[1]
data[2] => cntr_2kk:auto_generated.data[2]
data[3] => cntr_2kk:auto_generated.data[3]
data[4] => cntr_2kk:auto_generated.data[4]
data[5] => cntr_2kk:auto_generated.data[5]
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
cout <= cntr_2kk:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|LPM_COUNTER:25|cntr_2kk:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|LPM_CONSTANT:27
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|LPM_SHIFTREG:28
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|mod5_bin:49
BIN_OUT <= 11.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 11.CLK
CLOCK => LPM_SHIFTREG:8.clock
BIN_IN => LPM_SHIFTREG:8.shiftin
S0[0] <= 4.DB_MAX_OUTPUT_PORT_TYPE
S0[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
S1[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
S1[1] <= 7.DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT_notdff <= LPM_ADD_SUB:3.cout


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|mod5_bin:49|LPM_ADD_SUB:3
dataa[0] => add_sub_pbc:auto_generated.dataa[0]
dataa[1] => add_sub_pbc:auto_generated.dataa[1]
datab[0] => add_sub_pbc:auto_generated.datab[0]
datab[1] => add_sub_pbc:auto_generated.datab[1]
cin => add_sub_pbc:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= <GND>
result[1] <= <GND>
cout <= add_sub_pbc:auto_generated.cout
overflow <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|mod5_bin:49|LPM_ADD_SUB:3|add_sub_pbc:auto_generated
cin => sum_eqn[0].IN1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|mod5_bin:49|LPM_SHIFTREG:8
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:125
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:125|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:125|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:135
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:135|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:135|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:133
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:133|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:133|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:132
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:132|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:132|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130
NEW_D_OK <= 98.DB_MAX_OUTPUT_PORT_TYPE
CPU_CLK => 98.CLK
CPU_CLK => 99.CLK
CPU_RD => 11.CLK
CPU_RD => 32.CLK
CPU_RD => 80.IN0
CPU_RD => 77.IN0
CS => 11.ENA
CS => 32.ENA
CS => 78.IN0
CS => 76.IN0
COM_CLK => 70.CLK
COM_CLK => 87.CLK
COM_CLK => LPM_COUNTER:59.clock
COM_CLK => LPM_COUNTER:83.clock
COM_CLK => LPM_COUNTER:79.clock
COM_CLK => LPM_COUNTER:75.clock
RXD_OK => 70.ENA
RXD_OK => 63.IN0
RXD_OK => LPM_COUNTER:75.clk_en
RXD_ERROR => 87.ENA
RXD_ERROR => 63.IN1
RXD_ERROR => LPM_COUNTER:79.clk_en
NEW_D_ER <= 99.DB_MAX_OUTPUT_PORT_TYPE
NOT_RS <= NOT1.DB_MAX_OUTPUT_PORT_TYPE
ER_TIMER[0] => LPM_COUNTER:55.data[0]
ER_TIMER[1] => LPM_COUNTER:55.data[1]
ER_TIMER[2] => LPM_COUNTER:55.data[2]
ER_TIMER[3] => LPM_COUNTER:55.data[3]
ER_TIMER[4] => LPM_COUNTER:55.data[4]
ER_TIMER[5] => LPM_COUNTER:55.data[5]
ER_TIMER[6] => LPM_COUNTER:55.data[6]
ER_TIMER[7] => LPM_COUNTER:55.data[7]
ER_CNT[0] <= LPM_COUNTER:79.q[0]
ER_CNT[1] <= LPM_COUNTER:79.q[1]
ER_CNT[2] <= LPM_COUNTER:79.q[2]
ER_CNT[3] <= LPM_COUNTER:79.q[3]
ER_CNT[4] <= LPM_COUNTER:79.q[4]
ER_CNT[5] <= LPM_COUNTER:79.q[5]
ER_CNT[6] <= LPM_COUNTER:79.q[6]
ER_CNT[7] <= LPM_COUNTER:79.q[7]
OK_CNT[0] <= LPM_COUNTER:75.q[0]
OK_CNT[1] <= LPM_COUNTER:75.q[1]
OK_CNT[2] <= LPM_COUNTER:75.q[2]
OK_CNT[3] <= LPM_COUNTER:75.q[3]
OK_CNT[4] <= LPM_COUNTER:75.q[4]
OK_CNT[5] <= LPM_COUNTER:75.q[5]
OK_CNT[6] <= LPM_COUNTER:75.q[6]
OK_CNT[7] <= LPM_COUNTER:75.q[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|LPM_COUNTER:55
clock => cntr_h7l:auto_generated.clock
clk_en => cntr_h7l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => cntr_h7l:auto_generated.aset
aconst => ~NO_FANOUT~
aload => cntr_h7l:auto_generated.aload
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => cntr_h7l:auto_generated.data[0]
data[1] => cntr_h7l:auto_generated.data[1]
data[2] => cntr_h7l:auto_generated.data[2]
data[3] => cntr_h7l:auto_generated.data[3]
data[4] => cntr_h7l:auto_generated.data[4]
data[5] => cntr_h7l:auto_generated.data[5]
data[6] => cntr_h7l:auto_generated.data[6]
data[7] => cntr_h7l:auto_generated.data[7]
data[8] => cntr_h7l:auto_generated.data[8]
cin => ~NO_FANOUT~
q[0] <= cntr_h7l:auto_generated.q[0]
q[1] <= cntr_h7l:auto_generated.q[1]
q[2] <= cntr_h7l:auto_generated.q[2]
q[3] <= cntr_h7l:auto_generated.q[3]
q[4] <= cntr_h7l:auto_generated.q[4]
q[5] <= cntr_h7l:auto_generated.q[5]
q[6] <= cntr_h7l:auto_generated.q[6]
q[7] <= cntr_h7l:auto_generated.q[7]
q[8] <= cntr_h7l:auto_generated.q[8]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|LPM_COUNTER:55|cntr_h7l:auto_generated
aload => aclr_actual.IN1
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= safe_q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= safe_q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= safe_q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= safe_q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= safe_q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= safe_q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= safe_q[8].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|LPM_COUNTER:59
clock => cntr_35k:auto_generated.clock
clk_en => cntr_35k:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_35k:auto_generated.q[0]
q[1] <= cntr_35k:auto_generated.q[1]
q[2] <= cntr_35k:auto_generated.q[2]
q[3] <= cntr_35k:auto_generated.q[3]
q[4] <= cntr_35k:auto_generated.q[4]
q[5] <= cntr_35k:auto_generated.q[5]
q[6] <= cntr_35k:auto_generated.q[6]
q[7] <= cntr_35k:auto_generated.q[7]
q[8] <= cntr_35k:auto_generated.q[8]
q[9] <= cntr_35k:auto_generated.q[9]
q[10] <= cntr_35k:auto_generated.q[10]
q[11] <= cntr_35k:auto_generated.q[11]
q[12] <= cntr_35k:auto_generated.q[12]
q[13] <= cntr_35k:auto_generated.q[13]
q[14] <= cntr_35k:auto_generated.q[14]
q[15] <= cntr_35k:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|LPM_COUNTER:59|cntr_35k:auto_generated
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|LPM_COUNTER:83
clock => cntr_mkj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
cout <= cntr_mkj:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|LPM_COUNTER:83|cntr_mkj:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|LPM_COUNTER:79
clock => cntr_jqi:auto_generated.clock
clk_en => cntr_jqi:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_jqi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_jqi:auto_generated.q[0]
q[1] <= cntr_jqi:auto_generated.q[1]
q[2] <= cntr_jqi:auto_generated.q[2]
q[3] <= cntr_jqi:auto_generated.q[3]
q[4] <= cntr_jqi:auto_generated.q[4]
q[5] <= cntr_jqi:auto_generated.q[5]
q[6] <= cntr_jqi:auto_generated.q[6]
q[7] <= cntr_jqi:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|LPM_COUNTER:79|cntr_jqi:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|LPM_COUNTER:75
clock => cntr_jqi:auto_generated.clock
clk_en => cntr_jqi:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_jqi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_jqi:auto_generated.q[0]
q[1] <= cntr_jqi:auto_generated.q[1]
q[2] <= cntr_jqi:auto_generated.q[2]
q[3] <= cntr_jqi:auto_generated.q[3]
q[4] <= cntr_jqi:auto_generated.q[4]
q[5] <= cntr_jqi:auto_generated.q[5]
q[6] <= cntr_jqi:auto_generated.q[6]
q[7] <= cntr_jqi:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|LPM_COUNTER:75|cntr_jqi:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:134
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:134|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:134|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:136
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:136|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|BUSMUX:136|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|LPM_CONSTANT:142
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|LPM_CONSTANT:143
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|me_108_rs485_top_all:inst4|LPM_CONSTANT:144
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|port_aduc_afalina:inst8
MEM_DATA_CS <= ADUC_CS[2].DB_MAX_OUTPUT_PORT_TYPE
BLOCK_CS[0] <= LPM_DECODE:3.eq[0]
BLOCK_CS[1] <= LPM_DECODE:3.eq[1]
BLOCK_CS[2] <= LPM_DECODE:3.eq[2]
BLOCK_CS[3] <= LPM_DECODE:3.eq[3]
BLOCK_CS[4] <= LPM_DECODE:3.eq[4]
BLOCK_CS[5] <= LPM_DECODE:3.eq[5]
BLOCK_CS[6] <= LPM_DECODE:3.eq[6]
BLOCK_CS[7] <= LPM_DECODE:3.eq[7]
BLOCK_CS[8] <= LPM_DECODE:3.eq[8]
BLOCK_CS[9] <= LPM_DECODE:3.eq[9]
BLOCK_CS[10] <= LPM_DECODE:3.eq[10]
BLOCK_CS[11] <= LPM_DECODE:3.eq[11]
BLOCK_CS[12] <= LPM_DECODE:3.eq[12]
BLOCK_CS[13] <= LPM_DECODE:3.eq[13]
BLOCK_CS[14] <= LPM_DECODE:3.eq[14]
BLOCK_CS[15] <= LPM_DECODE:3.eq[15]
BLOCK_CS[16] <= LPM_DECODE:3.eq[16]
BLOCK_CS[17] <= LPM_DECODE:3.eq[17]
BLOCK_CS[18] <= LPM_DECODE:3.eq[18]
BLOCK_CS[19] <= LPM_DECODE:3.eq[19]
BLOCK_CS[20] <= LPM_DECODE:3.eq[20]
BLOCK_CS[21] <= LPM_DECODE:3.eq[21]
BLOCK_CS[22] <= LPM_DECODE:3.eq[22]
BLOCK_CS[23] <= LPM_DECODE:3.eq[23]
BLOCK_CS[24] <= LPM_DECODE:3.eq[24]
BLOCK_CS[25] <= LPM_DECODE:3.eq[25]
BLOCK_CS[26] <= LPM_DECODE:3.eq[26]
BLOCK_CS[27] <= LPM_DECODE:3.eq[27]
BLOCK_CS[28] <= LPM_DECODE:3.eq[28]
BLOCK_CS[29] <= LPM_DECODE:3.eq[29]
BLOCK_CS[30] <= LPM_DECODE:3.eq[30]
BLOCK_CS[31] <= LPM_DECODE:3.eq[31]
ADUC_ADR[0] => LPM_DECODE:31.data[0]
ADUC_ADR[1] => LPM_DECODE:31.data[1]
ADUC_ADR[2] => LPM_DECODE:31.data[2]
ADUC_ADR[3] => LPM_DECODE:3.data[0]
ADUC_ADR[4] => LPM_DECODE:3.data[1]
ADUC_ADR[5] => LPM_DECODE:3.data[2]
ADUC_ADR[6] => LPM_DECODE:3.data[3]
ADUC_ADR[7] => LPM_DECODE:3.data[4]
MEM_A[0] <= LPM_FF:18.q[0]
MEM_A[1] <= LPM_FF:18.q[1]
MEM_A[2] <= LPM_FF:18.q[2]
MEM_A[3] <= LPM_FF:18.q[3]
MEM_A[4] <= LPM_FF:18.q[4]
MEM_A[5] <= LPM_FF:18.q[5]
MEM_A[6] <= LPM_FF:18.q[6]
MEM_A[7] <= LPM_FF:18.q[7]
MEM_A[8] <= LPM_FF:20.q[0]
MEM_A[9] <= LPM_FF:20.q[1]
MEM_A[10] <= LPM_FF:20.q[2]
MEM_A[11] <= LPM_FF:20.q[3]
MEM_A[12] <= LPM_FF:20.q[4]
MEM_A[13] <= LPM_FF:20.q[5]
MEM_A[14] <= LPM_FF:20.q[6]
MEM_A[15] <= LPM_FF:20.q[7]
MPU_WR => LPM_FF:18.clock
MPU_WR => LPM_FF:20.clock
MPU_WR => inst3.IN0
MPU_WR => inst.IN0
MPU_WR => LPM_FF:23.clock
MPU_WR => LPM_FF:22.clock
ADUC_D[0] => LPM_FF:18.data[0]
ADUC_D[0] => LPM_FF:20.data[0]
ADUC_D[0] => LPM_FF:23.data[0]
ADUC_D[0] => LPM_FF:22.data[0]
ADUC_D[0] => MEM_D[0].DATAIN
ADUC_D[1] => LPM_FF:18.data[1]
ADUC_D[1] => LPM_FF:20.data[1]
ADUC_D[1] => LPM_FF:23.data[1]
ADUC_D[1] => LPM_FF:22.data[1]
ADUC_D[1] => MEM_D[1].DATAIN
ADUC_D[2] => LPM_FF:18.data[2]
ADUC_D[2] => LPM_FF:20.data[2]
ADUC_D[2] => LPM_FF:23.data[2]
ADUC_D[2] => LPM_FF:22.data[2]
ADUC_D[2] => MEM_D[2].DATAIN
ADUC_D[3] => LPM_FF:18.data[3]
ADUC_D[3] => LPM_FF:20.data[3]
ADUC_D[3] => LPM_FF:23.data[3]
ADUC_D[3] => LPM_FF:22.data[3]
ADUC_D[3] => MEM_D[3].DATAIN
ADUC_D[4] => LPM_FF:18.data[4]
ADUC_D[4] => LPM_FF:20.data[4]
ADUC_D[4] => LPM_FF:23.data[4]
ADUC_D[4] => LPM_FF:22.data[4]
ADUC_D[4] => MEM_D[4].DATAIN
ADUC_D[5] => LPM_FF:18.data[5]
ADUC_D[5] => LPM_FF:20.data[5]
ADUC_D[5] => LPM_FF:23.data[5]
ADUC_D[5] => LPM_FF:22.data[5]
ADUC_D[5] => MEM_D[5].DATAIN
ADUC_D[6] => LPM_FF:18.data[6]
ADUC_D[6] => LPM_FF:20.data[6]
ADUC_D[6] => LPM_FF:23.data[6]
ADUC_D[6] => LPM_FF:22.data[6]
ADUC_D[6] => MEM_D[6].DATAIN
ADUC_D[7] => LPM_FF:18.data[7]
ADUC_D[7] => LPM_FF:20.data[7]
ADUC_D[7] => LPM_FF:23.data[7]
ADUC_D[7] => LPM_FF:22.data[7]
ADUC_D[7] => MEM_D[7].DATAIN
MEM_A_INC[0] <= LPM_COUNTER:144.q[0]
MEM_A_INC[1] <= LPM_COUNTER:144.q[1]
MEM_A_INC[2] <= LPM_COUNTER:144.q[2]
MEM_A_INC[3] <= LPM_COUNTER:144.q[3]
MEM_A_INC[4] <= LPM_COUNTER:144.q[4]
MEM_A_INC[5] <= LPM_COUNTER:144.q[5]
MEM_A_INC[6] <= LPM_COUNTER:144.q[6]
MEM_A_INC[7] <= LPM_COUNTER:144.q[7]
MEM_A_INC[8] <= LPM_COUNTER:144.q[8]
MEM_A_INC[9] <= LPM_COUNTER:144.q[9]
MEM_A_INC[10] <= LPM_COUNTER:144.q[10]
MEM_A_INC[11] <= LPM_COUNTER:144.q[11]
MEM_A_INC[12] <= LPM_COUNTER:144.q[12]
MEM_A_INC[13] <= LPM_COUNTER:144.q[13]
MEM_A_INC[14] <= LPM_COUNTER:144.q[14]
MEM_A_INC[15] <= LPM_COUNTER:144.q[15]
FT_SYS => 86.CLK
FT_SYS => 80.CLK
FT_SYS => 79.CLK
FT_SYS => 92.CLK
FT_SYS => 76.CLK
FT_SYS => 75.CLK
FT_SYS => LPM_COUNTER:144.clock
MPU_RD => inst.IN1
MEM_CS[0] <= LPM_DECODE:4.eq[0]
MEM_CS[1] <= LPM_DECODE:4.eq[1]
MEM_CS[2] <= LPM_DECODE:4.eq[2]
MEM_CS[3] <= LPM_DECODE:4.eq[3]
MEM_CS[4] <= LPM_DECODE:4.eq[4]
MEM_CS[5] <= LPM_DECODE:4.eq[5]
MEM_CS[6] <= LPM_DECODE:4.eq[6]
MEM_CS[7] <= LPM_DECODE:4.eq[7]
MEM_CS[8] <= LPM_DECODE:4.eq[8]
MEM_CS[9] <= LPM_DECODE:4.eq[9]
MEM_CS[10] <= LPM_DECODE:4.eq[10]
MEM_CS[11] <= LPM_DECODE:4.eq[11]
MEM_CS[12] <= LPM_DECODE:4.eq[12]
MEM_CS[13] <= LPM_DECODE:4.eq[13]
MEM_CS[14] <= LPM_DECODE:4.eq[14]
MEM_CS[15] <= LPM_DECODE:4.eq[15]
MEM_CS[16] <= LPM_DECODE:4.eq[16]
MEM_CS[17] <= LPM_DECODE:4.eq[17]
MEM_CS[18] <= LPM_DECODE:4.eq[18]
MEM_CS[19] <= LPM_DECODE:4.eq[19]
MEM_CS[20] <= LPM_DECODE:4.eq[20]
MEM_CS[21] <= LPM_DECODE:4.eq[21]
MEM_CS[22] <= LPM_DECODE:4.eq[22]
MEM_CS[23] <= LPM_DECODE:4.eq[23]
MEM_CS[24] <= LPM_DECODE:4.eq[24]
MEM_CS[25] <= LPM_DECODE:4.eq[25]
MEM_CS[26] <= LPM_DECODE:4.eq[26]
MEM_CS[27] <= LPM_DECODE:4.eq[27]
MEM_CS[28] <= LPM_DECODE:4.eq[28]
MEM_CS[29] <= LPM_DECODE:4.eq[29]
MEM_CS[30] <= LPM_DECODE:4.eq[30]
MEM_CS[31] <= LPM_DECODE:4.eq[31]
MEM_CS[32] <= LPM_DECODE:4.eq[32]
MEM_CS[33] <= LPM_DECODE:4.eq[33]
MEM_CS[34] <= LPM_DECODE:4.eq[34]
MEM_CS[35] <= LPM_DECODE:4.eq[35]
MEM_CS[36] <= LPM_DECODE:4.eq[36]
MEM_CS[37] <= LPM_DECODE:4.eq[37]
MEM_CS[38] <= LPM_DECODE:4.eq[38]
MEM_CS[39] <= LPM_DECODE:4.eq[39]
MEM_CS[40] <= LPM_DECODE:4.eq[40]
MEM_CS[41] <= LPM_DECODE:4.eq[41]
MEM_CS[42] <= LPM_DECODE:4.eq[42]
MEM_CS[43] <= LPM_DECODE:4.eq[43]
MEM_CS[44] <= LPM_DECODE:4.eq[44]
MEM_CS[45] <= LPM_DECODE:4.eq[45]
MEM_CS[46] <= LPM_DECODE:4.eq[46]
MEM_CS[47] <= LPM_DECODE:4.eq[47]
MEM_CS[48] <= LPM_DECODE:4.eq[48]
MEM_CS[49] <= LPM_DECODE:4.eq[49]
MEM_CS[50] <= LPM_DECODE:4.eq[50]
MEM_CS[51] <= LPM_DECODE:4.eq[51]
MEM_CS[52] <= LPM_DECODE:4.eq[52]
MEM_CS[53] <= LPM_DECODE:4.eq[53]
MEM_CS[54] <= LPM_DECODE:4.eq[54]
MEM_CS[55] <= LPM_DECODE:4.eq[55]
MEM_CS[56] <= LPM_DECODE:4.eq[56]
MEM_CS[57] <= LPM_DECODE:4.eq[57]
MEM_CS[58] <= LPM_DECODE:4.eq[58]
MEM_CS[59] <= LPM_DECODE:4.eq[59]
MEM_CS[60] <= LPM_DECODE:4.eq[60]
MEM_CS[61] <= LPM_DECODE:4.eq[61]
MEM_CS[62] <= LPM_DECODE:4.eq[62]
MEM_CS[63] <= LPM_DECODE:4.eq[63]
MEM_CS[64] <= LPM_DECODE:4.eq[64]
MEM_CS[65] <= LPM_DECODE:4.eq[65]
MEM_CS[66] <= LPM_DECODE:4.eq[66]
MEM_CS[67] <= LPM_DECODE:4.eq[67]
MEM_CS[68] <= LPM_DECODE:4.eq[68]
MEM_CS[69] <= LPM_DECODE:4.eq[69]
MEM_CS[70] <= LPM_DECODE:4.eq[70]
MEM_CS[71] <= LPM_DECODE:4.eq[71]
MEM_CS[72] <= LPM_DECODE:4.eq[72]
MEM_CS[73] <= LPM_DECODE:4.eq[73]
MEM_CS[74] <= LPM_DECODE:4.eq[74]
MEM_CS[75] <= LPM_DECODE:4.eq[75]
MEM_CS[76] <= LPM_DECODE:4.eq[76]
MEM_CS[77] <= LPM_DECODE:4.eq[77]
MEM_CS[78] <= LPM_DECODE:4.eq[78]
MEM_CS[79] <= LPM_DECODE:4.eq[79]
MEM_CS[80] <= LPM_DECODE:4.eq[80]
MEM_CS[81] <= LPM_DECODE:4.eq[81]
MEM_CS[82] <= LPM_DECODE:4.eq[82]
MEM_CS[83] <= LPM_DECODE:4.eq[83]
MEM_CS[84] <= LPM_DECODE:4.eq[84]
MEM_CS[85] <= LPM_DECODE:4.eq[85]
MEM_CS[86] <= LPM_DECODE:4.eq[86]
MEM_CS[87] <= LPM_DECODE:4.eq[87]
MEM_CS[88] <= LPM_DECODE:4.eq[88]
MEM_CS[89] <= LPM_DECODE:4.eq[89]
MEM_CS[90] <= LPM_DECODE:4.eq[90]
MEM_CS[91] <= LPM_DECODE:4.eq[91]
MEM_CS[92] <= LPM_DECODE:4.eq[92]
MEM_CS[93] <= LPM_DECODE:4.eq[93]
MEM_CS[94] <= LPM_DECODE:4.eq[94]
MEM_CS[95] <= LPM_DECODE:4.eq[95]
MEM_CS[96] <= LPM_DECODE:4.eq[96]
MEM_CS[97] <= LPM_DECODE:4.eq[97]
MEM_CS[98] <= LPM_DECODE:4.eq[98]
MEM_CS[99] <= LPM_DECODE:4.eq[99]
MEM_CS[100] <= LPM_DECODE:4.eq[100]
MEM_CS[101] <= LPM_DECODE:4.eq[101]
MEM_CS[102] <= LPM_DECODE:4.eq[102]
MEM_CS[103] <= LPM_DECODE:4.eq[103]
MEM_CS[104] <= LPM_DECODE:4.eq[104]
MEM_CS[105] <= LPM_DECODE:4.eq[105]
MEM_CS[106] <= LPM_DECODE:4.eq[106]
MEM_CS[107] <= LPM_DECODE:4.eq[107]
MEM_CS[108] <= LPM_DECODE:4.eq[108]
MEM_CS[109] <= LPM_DECODE:4.eq[109]
MEM_CS[110] <= LPM_DECODE:4.eq[110]
MEM_CS[111] <= LPM_DECODE:4.eq[111]
MEM_CS[112] <= LPM_DECODE:4.eq[112]
MEM_CS[113] <= LPM_DECODE:4.eq[113]
MEM_CS[114] <= LPM_DECODE:4.eq[114]
MEM_CS[115] <= LPM_DECODE:4.eq[115]
MEM_CS[116] <= LPM_DECODE:4.eq[116]
MEM_CS[117] <= LPM_DECODE:4.eq[117]
MEM_CS[118] <= LPM_DECODE:4.eq[118]
MEM_CS[119] <= LPM_DECODE:4.eq[119]
MEM_CS[120] <= LPM_DECODE:4.eq[120]
MEM_CS[121] <= LPM_DECODE:4.eq[121]
MEM_CS[122] <= LPM_DECODE:4.eq[122]
MEM_CS[123] <= LPM_DECODE:4.eq[123]
MEM_CS[124] <= LPM_DECODE:4.eq[124]
MEM_CS[125] <= LPM_DECODE:4.eq[125]
MEM_CS[126] <= LPM_DECODE:4.eq[126]
MEM_CS[127] <= LPM_DECODE:4.eq[127]
MEM_CS[128] <= LPM_DECODE:4.eq[128]
MEM_CS[129] <= LPM_DECODE:4.eq[129]
MEM_CS[130] <= LPM_DECODE:4.eq[130]
MEM_CS[131] <= LPM_DECODE:4.eq[131]
MEM_CS[132] <= LPM_DECODE:4.eq[132]
MEM_CS[133] <= LPM_DECODE:4.eq[133]
MEM_CS[134] <= LPM_DECODE:4.eq[134]
MEM_CS[135] <= LPM_DECODE:4.eq[135]
MEM_CS[136] <= LPM_DECODE:4.eq[136]
MEM_CS[137] <= LPM_DECODE:4.eq[137]
MEM_CS[138] <= LPM_DECODE:4.eq[138]
MEM_CS[139] <= LPM_DECODE:4.eq[139]
MEM_CS[140] <= LPM_DECODE:4.eq[140]
MEM_CS[141] <= LPM_DECODE:4.eq[141]
MEM_CS[142] <= LPM_DECODE:4.eq[142]
MEM_CS[143] <= LPM_DECODE:4.eq[143]
MEM_CS[144] <= LPM_DECODE:4.eq[144]
MEM_CS[145] <= LPM_DECODE:4.eq[145]
MEM_CS[146] <= LPM_DECODE:4.eq[146]
MEM_CS[147] <= LPM_DECODE:4.eq[147]
MEM_CS[148] <= LPM_DECODE:4.eq[148]
MEM_CS[149] <= LPM_DECODE:4.eq[149]
MEM_CS[150] <= LPM_DECODE:4.eq[150]
MEM_CS[151] <= LPM_DECODE:4.eq[151]
MEM_CS[152] <= LPM_DECODE:4.eq[152]
MEM_CS[153] <= LPM_DECODE:4.eq[153]
MEM_CS[154] <= LPM_DECODE:4.eq[154]
MEM_CS[155] <= LPM_DECODE:4.eq[155]
MEM_CS[156] <= LPM_DECODE:4.eq[156]
MEM_CS[157] <= LPM_DECODE:4.eq[157]
MEM_CS[158] <= LPM_DECODE:4.eq[158]
MEM_CS[159] <= LPM_DECODE:4.eq[159]
MEM_CS[160] <= LPM_DECODE:4.eq[160]
MEM_CS[161] <= LPM_DECODE:4.eq[161]
MEM_CS[162] <= LPM_DECODE:4.eq[162]
MEM_CS[163] <= LPM_DECODE:4.eq[163]
MEM_CS[164] <= LPM_DECODE:4.eq[164]
MEM_CS[165] <= LPM_DECODE:4.eq[165]
MEM_CS[166] <= LPM_DECODE:4.eq[166]
MEM_CS[167] <= LPM_DECODE:4.eq[167]
MEM_CS[168] <= LPM_DECODE:4.eq[168]
MEM_CS[169] <= LPM_DECODE:4.eq[169]
MEM_CS[170] <= LPM_DECODE:4.eq[170]
MEM_CS[171] <= LPM_DECODE:4.eq[171]
MEM_CS[172] <= LPM_DECODE:4.eq[172]
MEM_CS[173] <= LPM_DECODE:4.eq[173]
MEM_CS[174] <= LPM_DECODE:4.eq[174]
MEM_CS[175] <= LPM_DECODE:4.eq[175]
MEM_CS[176] <= LPM_DECODE:4.eq[176]
MEM_CS[177] <= LPM_DECODE:4.eq[177]
MEM_CS[178] <= LPM_DECODE:4.eq[178]
MEM_CS[179] <= LPM_DECODE:4.eq[179]
MEM_CS[180] <= LPM_DECODE:4.eq[180]
MEM_CS[181] <= LPM_DECODE:4.eq[181]
MEM_CS[182] <= LPM_DECODE:4.eq[182]
MEM_CS[183] <= LPM_DECODE:4.eq[183]
MEM_CS[184] <= LPM_DECODE:4.eq[184]
MEM_CS[185] <= LPM_DECODE:4.eq[185]
MEM_CS[186] <= LPM_DECODE:4.eq[186]
MEM_CS[187] <= LPM_DECODE:4.eq[187]
MEM_CS[188] <= LPM_DECODE:4.eq[188]
MEM_CS[189] <= LPM_DECODE:4.eq[189]
MEM_CS[190] <= LPM_DECODE:4.eq[190]
MEM_CS[191] <= LPM_DECODE:4.eq[191]
MEM_CS[192] <= LPM_DECODE:4.eq[192]
MEM_CS[193] <= LPM_DECODE:4.eq[193]
MEM_CS[194] <= LPM_DECODE:4.eq[194]
MEM_CS[195] <= LPM_DECODE:4.eq[195]
MEM_CS[196] <= LPM_DECODE:4.eq[196]
MEM_CS[197] <= LPM_DECODE:4.eq[197]
MEM_CS[198] <= LPM_DECODE:4.eq[198]
MEM_CS[199] <= LPM_DECODE:4.eq[199]
MEM_CS[200] <= LPM_DECODE:4.eq[200]
MEM_CS[201] <= LPM_DECODE:4.eq[201]
MEM_CS[202] <= LPM_DECODE:4.eq[202]
MEM_CS[203] <= LPM_DECODE:4.eq[203]
MEM_CS[204] <= LPM_DECODE:4.eq[204]
MEM_CS[205] <= LPM_DECODE:4.eq[205]
MEM_CS[206] <= LPM_DECODE:4.eq[206]
MEM_CS[207] <= LPM_DECODE:4.eq[207]
MEM_CS[208] <= LPM_DECODE:4.eq[208]
MEM_CS[209] <= LPM_DECODE:4.eq[209]
MEM_CS[210] <= LPM_DECODE:4.eq[210]
MEM_CS[211] <= LPM_DECODE:4.eq[211]
MEM_CS[212] <= LPM_DECODE:4.eq[212]
MEM_CS[213] <= LPM_DECODE:4.eq[213]
MEM_CS[214] <= LPM_DECODE:4.eq[214]
MEM_CS[215] <= LPM_DECODE:4.eq[215]
MEM_CS[216] <= LPM_DECODE:4.eq[216]
MEM_CS[217] <= LPM_DECODE:4.eq[217]
MEM_CS[218] <= LPM_DECODE:4.eq[218]
MEM_CS[219] <= LPM_DECODE:4.eq[219]
MEM_CS[220] <= LPM_DECODE:4.eq[220]
MEM_CS[221] <= LPM_DECODE:4.eq[221]
MEM_CS[222] <= LPM_DECODE:4.eq[222]
MEM_CS[223] <= LPM_DECODE:4.eq[223]
MEM_CS[224] <= LPM_DECODE:4.eq[224]
MEM_CS[225] <= LPM_DECODE:4.eq[225]
MEM_CS[226] <= LPM_DECODE:4.eq[226]
MEM_CS[227] <= LPM_DECODE:4.eq[227]
MEM_CS[228] <= LPM_DECODE:4.eq[228]
MEM_CS[229] <= LPM_DECODE:4.eq[229]
MEM_CS[230] <= LPM_DECODE:4.eq[230]
MEM_CS[231] <= LPM_DECODE:4.eq[231]
MEM_CS[232] <= LPM_DECODE:4.eq[232]
MEM_CS[233] <= LPM_DECODE:4.eq[233]
MEM_CS[234] <= LPM_DECODE:4.eq[234]
MEM_CS[235] <= LPM_DECODE:4.eq[235]
MEM_CS[236] <= LPM_DECODE:4.eq[236]
MEM_CS[237] <= LPM_DECODE:4.eq[237]
MEM_CS[238] <= LPM_DECODE:4.eq[238]
MEM_CS[239] <= LPM_DECODE:4.eq[239]
MEM_CS[240] <= LPM_DECODE:4.eq[240]
MEM_CS[241] <= LPM_DECODE:4.eq[241]
MEM_CS[242] <= LPM_DECODE:4.eq[242]
MEM_CS[243] <= LPM_DECODE:4.eq[243]
MEM_CS[244] <= LPM_DECODE:4.eq[244]
MEM_CS[245] <= LPM_DECODE:4.eq[245]
MEM_CS[246] <= LPM_DECODE:4.eq[246]
MEM_CS[247] <= LPM_DECODE:4.eq[247]
MEM_CS[248] <= LPM_DECODE:4.eq[248]
MEM_CS[249] <= LPM_DECODE:4.eq[249]
MEM_CS[250] <= LPM_DECODE:4.eq[250]
MEM_CS[251] <= LPM_DECODE:4.eq[251]
MEM_CS[252] <= LPM_DECODE:4.eq[252]
MEM_CS[253] <= LPM_DECODE:4.eq[253]
MEM_CS[254] <= LPM_DECODE:4.eq[254]
MEM_CS[255] <= LPM_DECODE:4.eq[255]
MEM_DEFINE[0] <= LPM_FF:23.q[0]
MEM_DEFINE[1] <= LPM_FF:23.q[1]
MEM_DEFINE[2] <= LPM_FF:23.q[2]
MEM_DEFINE[3] <= LPM_FF:23.q[3]
MEM_DEFINE[4] <= LPM_FF:23.q[4]
MEM_DEFINE[5] <= LPM_FF:23.q[5]
MEM_DEFINE[6] <= LPM_FF:23.q[6]
MEM_DEFINE[7] <= LPM_FF:23.q[7]
MEM_D[0] <= ADUC_D[0].DB_MAX_OUTPUT_PORT_TYPE
MEM_D[1] <= ADUC_D[1].DB_MAX_OUTPUT_PORT_TYPE
MEM_D[2] <= ADUC_D[2].DB_MAX_OUTPUT_PORT_TYPE
MEM_D[3] <= ADUC_D[3].DB_MAX_OUTPUT_PORT_TYPE
MEM_D[4] <= ADUC_D[4].DB_MAX_OUTPUT_PORT_TYPE
MEM_D[5] <= ADUC_D[5].DB_MAX_OUTPUT_PORT_TYPE
MEM_D[6] <= ADUC_D[6].DB_MAX_OUTPUT_PORT_TYPE
MEM_D[7] <= ADUC_D[7].DB_MAX_OUTPUT_PORT_TYPE
MEM_D[8] <= LPM_FF:22.q[0]
MEM_D[9] <= LPM_FF:22.q[1]
MEM_D[10] <= LPM_FF:22.q[2]
MEM_D[11] <= LPM_FF:22.q[3]
MEM_D[12] <= LPM_FF:22.q[4]
MEM_D[13] <= LPM_FF:22.q[5]
MEM_D[14] <= LPM_FF:22.q[6]
MEM_D[15] <= LPM_FF:22.q[7]


|afalina_tvk|AduC842:AduC|port_aduc_afalina:inst8|LPM_DECODE:31
data[0] => decode_cuf:auto_generated.data[0]
data[1] => decode_cuf:auto_generated.data[1]
data[2] => decode_cuf:auto_generated.data[2]
enable => decode_cuf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_cuf:auto_generated.eq[0]
eq[1] <= decode_cuf:auto_generated.eq[1]
eq[2] <= decode_cuf:auto_generated.eq[2]
eq[3] <= decode_cuf:auto_generated.eq[3]
eq[4] <= decode_cuf:auto_generated.eq[4]
eq[5] <= decode_cuf:auto_generated.eq[5]
eq[6] <= decode_cuf:auto_generated.eq[6]
eq[7] <= decode_cuf:auto_generated.eq[7]


|afalina_tvk|AduC842:AduC|port_aduc_afalina:inst8|LPM_DECODE:31|decode_cuf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode38w[1].IN1
data[0] => w_anode58w[1].IN1
data[0] => w_anode78w[1].IN1
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|port_aduc_afalina:inst8|LPM_DECODE:3
data[0] => decode_kbf:auto_generated.data[0]
data[1] => decode_kbf:auto_generated.data[1]
data[2] => decode_kbf:auto_generated.data[2]
data[3] => decode_kbf:auto_generated.data[3]
data[4] => decode_kbf:auto_generated.data[4]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_kbf:auto_generated.eq[0]
eq[1] <= decode_kbf:auto_generated.eq[1]
eq[2] <= decode_kbf:auto_generated.eq[2]
eq[3] <= decode_kbf:auto_generated.eq[3]
eq[4] <= decode_kbf:auto_generated.eq[4]
eq[5] <= decode_kbf:auto_generated.eq[5]
eq[6] <= decode_kbf:auto_generated.eq[6]
eq[7] <= decode_kbf:auto_generated.eq[7]
eq[8] <= decode_kbf:auto_generated.eq[8]
eq[9] <= decode_kbf:auto_generated.eq[9]
eq[10] <= decode_kbf:auto_generated.eq[10]
eq[11] <= decode_kbf:auto_generated.eq[11]
eq[12] <= decode_kbf:auto_generated.eq[12]
eq[13] <= decode_kbf:auto_generated.eq[13]
eq[14] <= decode_kbf:auto_generated.eq[14]
eq[15] <= decode_kbf:auto_generated.eq[15]
eq[16] <= decode_kbf:auto_generated.eq[16]
eq[17] <= decode_kbf:auto_generated.eq[17]
eq[18] <= decode_kbf:auto_generated.eq[18]
eq[19] <= decode_kbf:auto_generated.eq[19]
eq[20] <= decode_kbf:auto_generated.eq[20]
eq[21] <= decode_kbf:auto_generated.eq[21]
eq[22] <= decode_kbf:auto_generated.eq[22]
eq[23] <= decode_kbf:auto_generated.eq[23]
eq[24] <= decode_kbf:auto_generated.eq[24]
eq[25] <= decode_kbf:auto_generated.eq[25]
eq[26] <= decode_kbf:auto_generated.eq[26]
eq[27] <= decode_kbf:auto_generated.eq[27]
eq[28] <= decode_kbf:auto_generated.eq[28]
eq[29] <= decode_kbf:auto_generated.eq[29]
eq[30] <= decode_kbf:auto_generated.eq[30]
eq[31] <= decode_kbf:auto_generated.eq[31]


|afalina_tvk|AduC842:AduC|port_aduc_afalina:inst8|LPM_DECODE:3|decode_kbf:auto_generated
data[0] => w_anode127w[1].IN1
data[0] => w_anode147w[1].IN1
data[0] => w_anode167w[1].IN1
data[0] => w_anode187w[1].IN1
data[0] => w_anode219w[1].IN1
data[0] => w_anode239w[1].IN1
data[0] => w_anode259w[1].IN1
data[0] => w_anode279w[1].IN1
data[0] => w_anode311w[1].IN1
data[0] => w_anode331w[1].IN1
data[0] => w_anode34w[1].IN1
data[0] => w_anode351w[1].IN1
data[0] => w_anode371w[1].IN1
data[0] => w_anode54w[1].IN1
data[0] => w_anode74w[1].IN1
data[0] => w_anode94w[1].IN1
data[1] => w_anode137w[2].IN1
data[1] => w_anode147w[2].IN1
data[1] => w_anode177w[2].IN1
data[1] => w_anode187w[2].IN1
data[1] => w_anode229w[2].IN1
data[1] => w_anode239w[2].IN1
data[1] => w_anode269w[2].IN1
data[1] => w_anode279w[2].IN1
data[1] => w_anode321w[2].IN1
data[1] => w_anode331w[2].IN1
data[1] => w_anode361w[2].IN1
data[1] => w_anode371w[2].IN1
data[1] => w_anode44w[2].IN1
data[1] => w_anode54w[2].IN1
data[1] => w_anode84w[2].IN1
data[1] => w_anode94w[2].IN1
data[2] => w_anode157w[3].IN1
data[2] => w_anode167w[3].IN1
data[2] => w_anode177w[3].IN1
data[2] => w_anode187w[3].IN1
data[2] => w_anode249w[3].IN1
data[2] => w_anode259w[3].IN1
data[2] => w_anode269w[3].IN1
data[2] => w_anode279w[3].IN1
data[2] => w_anode341w[3].IN1
data[2] => w_anode351w[3].IN1
data[2] => w_anode361w[3].IN1
data[2] => w_anode371w[3].IN1
data[2] => w_anode64w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode84w[3].IN1
data[2] => w_anode94w[3].IN1
data[3] => w_anode106w[1].IN1
data[3] => w_anode290w[1].IN1
data[4] => w_anode198w[2].IN1
data[4] => w_anode290w[2].IN1
eq[0] <= w_anode17w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode34w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode44w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode54w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode64w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode84w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode94w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode116w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode208w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode219w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode239w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode249w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode259w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode269w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode279w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode311w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode321w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode331w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode341w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode351w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode361w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode371w[3].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|port_aduc_afalina:inst8|LPM_FF:18
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|port_aduc_afalina:inst8|LPM_FF:20
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|port_aduc_afalina:inst8|LPM_COUNTER:144
clock => cntr_odj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_odj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_odj:auto_generated.sload
data[0] => cntr_odj:auto_generated.data[0]
data[1] => cntr_odj:auto_generated.data[1]
data[2] => cntr_odj:auto_generated.data[2]
data[3] => cntr_odj:auto_generated.data[3]
data[4] => cntr_odj:auto_generated.data[4]
data[5] => cntr_odj:auto_generated.data[5]
data[6] => cntr_odj:auto_generated.data[6]
data[7] => cntr_odj:auto_generated.data[7]
data[8] => cntr_odj:auto_generated.data[8]
data[9] => cntr_odj:auto_generated.data[9]
data[10] => cntr_odj:auto_generated.data[10]
data[11] => cntr_odj:auto_generated.data[11]
data[12] => cntr_odj:auto_generated.data[12]
data[13] => cntr_odj:auto_generated.data[13]
data[14] => cntr_odj:auto_generated.data[14]
data[15] => cntr_odj:auto_generated.data[15]
cin => ~NO_FANOUT~
q[0] <= cntr_odj:auto_generated.q[0]
q[1] <= cntr_odj:auto_generated.q[1]
q[2] <= cntr_odj:auto_generated.q[2]
q[3] <= cntr_odj:auto_generated.q[3]
q[4] <= cntr_odj:auto_generated.q[4]
q[5] <= cntr_odj:auto_generated.q[5]
q[6] <= cntr_odj:auto_generated.q[6]
q[7] <= cntr_odj:auto_generated.q[7]
q[8] <= cntr_odj:auto_generated.q[8]
q[9] <= cntr_odj:auto_generated.q[9]
q[10] <= cntr_odj:auto_generated.q[10]
q[11] <= cntr_odj:auto_generated.q[11]
q[12] <= cntr_odj:auto_generated.q[12]
q[13] <= cntr_odj:auto_generated.q[13]
q[14] <= cntr_odj:auto_generated.q[14]
q[15] <= cntr_odj:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|port_aduc_afalina:inst8|LPM_COUNTER:144|cntr_odj:auto_generated
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|port_aduc_afalina:inst8|LPM_DECODE:4
data[0] => decode_fdf:auto_generated.data[0]
data[1] => decode_fdf:auto_generated.data[1]
data[2] => decode_fdf:auto_generated.data[2]
data[3] => decode_fdf:auto_generated.data[3]
data[4] => decode_fdf:auto_generated.data[4]
data[5] => decode_fdf:auto_generated.data[5]
data[6] => decode_fdf:auto_generated.data[6]
data[7] => decode_fdf:auto_generated.data[7]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_fdf:auto_generated.eq[0]
eq[1] <= decode_fdf:auto_generated.eq[1]
eq[2] <= decode_fdf:auto_generated.eq[2]
eq[3] <= decode_fdf:auto_generated.eq[3]
eq[4] <= decode_fdf:auto_generated.eq[4]
eq[5] <= decode_fdf:auto_generated.eq[5]
eq[6] <= decode_fdf:auto_generated.eq[6]
eq[7] <= decode_fdf:auto_generated.eq[7]
eq[8] <= decode_fdf:auto_generated.eq[8]
eq[9] <= decode_fdf:auto_generated.eq[9]
eq[10] <= decode_fdf:auto_generated.eq[10]
eq[11] <= decode_fdf:auto_generated.eq[11]
eq[12] <= decode_fdf:auto_generated.eq[12]
eq[13] <= decode_fdf:auto_generated.eq[13]
eq[14] <= decode_fdf:auto_generated.eq[14]
eq[15] <= decode_fdf:auto_generated.eq[15]
eq[16] <= decode_fdf:auto_generated.eq[16]
eq[17] <= decode_fdf:auto_generated.eq[17]
eq[18] <= decode_fdf:auto_generated.eq[18]
eq[19] <= decode_fdf:auto_generated.eq[19]
eq[20] <= decode_fdf:auto_generated.eq[20]
eq[21] <= decode_fdf:auto_generated.eq[21]
eq[22] <= decode_fdf:auto_generated.eq[22]
eq[23] <= decode_fdf:auto_generated.eq[23]
eq[24] <= decode_fdf:auto_generated.eq[24]
eq[25] <= decode_fdf:auto_generated.eq[25]
eq[26] <= decode_fdf:auto_generated.eq[26]
eq[27] <= decode_fdf:auto_generated.eq[27]
eq[28] <= decode_fdf:auto_generated.eq[28]
eq[29] <= decode_fdf:auto_generated.eq[29]
eq[30] <= decode_fdf:auto_generated.eq[30]
eq[31] <= decode_fdf:auto_generated.eq[31]
eq[32] <= decode_fdf:auto_generated.eq[32]
eq[33] <= decode_fdf:auto_generated.eq[33]
eq[34] <= decode_fdf:auto_generated.eq[34]
eq[35] <= decode_fdf:auto_generated.eq[35]
eq[36] <= decode_fdf:auto_generated.eq[36]
eq[37] <= decode_fdf:auto_generated.eq[37]
eq[38] <= decode_fdf:auto_generated.eq[38]
eq[39] <= decode_fdf:auto_generated.eq[39]
eq[40] <= decode_fdf:auto_generated.eq[40]
eq[41] <= decode_fdf:auto_generated.eq[41]
eq[42] <= decode_fdf:auto_generated.eq[42]
eq[43] <= decode_fdf:auto_generated.eq[43]
eq[44] <= decode_fdf:auto_generated.eq[44]
eq[45] <= decode_fdf:auto_generated.eq[45]
eq[46] <= decode_fdf:auto_generated.eq[46]
eq[47] <= decode_fdf:auto_generated.eq[47]
eq[48] <= decode_fdf:auto_generated.eq[48]
eq[49] <= decode_fdf:auto_generated.eq[49]
eq[50] <= decode_fdf:auto_generated.eq[50]
eq[51] <= decode_fdf:auto_generated.eq[51]
eq[52] <= decode_fdf:auto_generated.eq[52]
eq[53] <= decode_fdf:auto_generated.eq[53]
eq[54] <= decode_fdf:auto_generated.eq[54]
eq[55] <= decode_fdf:auto_generated.eq[55]
eq[56] <= decode_fdf:auto_generated.eq[56]
eq[57] <= decode_fdf:auto_generated.eq[57]
eq[58] <= decode_fdf:auto_generated.eq[58]
eq[59] <= decode_fdf:auto_generated.eq[59]
eq[60] <= decode_fdf:auto_generated.eq[60]
eq[61] <= decode_fdf:auto_generated.eq[61]
eq[62] <= decode_fdf:auto_generated.eq[62]
eq[63] <= decode_fdf:auto_generated.eq[63]
eq[64] <= decode_fdf:auto_generated.eq[64]
eq[65] <= decode_fdf:auto_generated.eq[65]
eq[66] <= decode_fdf:auto_generated.eq[66]
eq[67] <= decode_fdf:auto_generated.eq[67]
eq[68] <= decode_fdf:auto_generated.eq[68]
eq[69] <= decode_fdf:auto_generated.eq[69]
eq[70] <= decode_fdf:auto_generated.eq[70]
eq[71] <= decode_fdf:auto_generated.eq[71]
eq[72] <= decode_fdf:auto_generated.eq[72]
eq[73] <= decode_fdf:auto_generated.eq[73]
eq[74] <= decode_fdf:auto_generated.eq[74]
eq[75] <= decode_fdf:auto_generated.eq[75]
eq[76] <= decode_fdf:auto_generated.eq[76]
eq[77] <= decode_fdf:auto_generated.eq[77]
eq[78] <= decode_fdf:auto_generated.eq[78]
eq[79] <= decode_fdf:auto_generated.eq[79]
eq[80] <= decode_fdf:auto_generated.eq[80]
eq[81] <= decode_fdf:auto_generated.eq[81]
eq[82] <= decode_fdf:auto_generated.eq[82]
eq[83] <= decode_fdf:auto_generated.eq[83]
eq[84] <= decode_fdf:auto_generated.eq[84]
eq[85] <= decode_fdf:auto_generated.eq[85]
eq[86] <= decode_fdf:auto_generated.eq[86]
eq[87] <= decode_fdf:auto_generated.eq[87]
eq[88] <= decode_fdf:auto_generated.eq[88]
eq[89] <= decode_fdf:auto_generated.eq[89]
eq[90] <= decode_fdf:auto_generated.eq[90]
eq[91] <= decode_fdf:auto_generated.eq[91]
eq[92] <= decode_fdf:auto_generated.eq[92]
eq[93] <= decode_fdf:auto_generated.eq[93]
eq[94] <= decode_fdf:auto_generated.eq[94]
eq[95] <= decode_fdf:auto_generated.eq[95]
eq[96] <= decode_fdf:auto_generated.eq[96]
eq[97] <= decode_fdf:auto_generated.eq[97]
eq[98] <= decode_fdf:auto_generated.eq[98]
eq[99] <= decode_fdf:auto_generated.eq[99]
eq[100] <= decode_fdf:auto_generated.eq[100]
eq[101] <= decode_fdf:auto_generated.eq[101]
eq[102] <= decode_fdf:auto_generated.eq[102]
eq[103] <= decode_fdf:auto_generated.eq[103]
eq[104] <= decode_fdf:auto_generated.eq[104]
eq[105] <= decode_fdf:auto_generated.eq[105]
eq[106] <= decode_fdf:auto_generated.eq[106]
eq[107] <= decode_fdf:auto_generated.eq[107]
eq[108] <= decode_fdf:auto_generated.eq[108]
eq[109] <= decode_fdf:auto_generated.eq[109]
eq[110] <= decode_fdf:auto_generated.eq[110]
eq[111] <= decode_fdf:auto_generated.eq[111]
eq[112] <= decode_fdf:auto_generated.eq[112]
eq[113] <= decode_fdf:auto_generated.eq[113]
eq[114] <= decode_fdf:auto_generated.eq[114]
eq[115] <= decode_fdf:auto_generated.eq[115]
eq[116] <= decode_fdf:auto_generated.eq[116]
eq[117] <= decode_fdf:auto_generated.eq[117]
eq[118] <= decode_fdf:auto_generated.eq[118]
eq[119] <= decode_fdf:auto_generated.eq[119]
eq[120] <= decode_fdf:auto_generated.eq[120]
eq[121] <= decode_fdf:auto_generated.eq[121]
eq[122] <= decode_fdf:auto_generated.eq[122]
eq[123] <= decode_fdf:auto_generated.eq[123]
eq[124] <= decode_fdf:auto_generated.eq[124]
eq[125] <= decode_fdf:auto_generated.eq[125]
eq[126] <= decode_fdf:auto_generated.eq[126]
eq[127] <= decode_fdf:auto_generated.eq[127]
eq[128] <= decode_fdf:auto_generated.eq[128]
eq[129] <= decode_fdf:auto_generated.eq[129]
eq[130] <= decode_fdf:auto_generated.eq[130]
eq[131] <= decode_fdf:auto_generated.eq[131]
eq[132] <= decode_fdf:auto_generated.eq[132]
eq[133] <= decode_fdf:auto_generated.eq[133]
eq[134] <= decode_fdf:auto_generated.eq[134]
eq[135] <= decode_fdf:auto_generated.eq[135]
eq[136] <= decode_fdf:auto_generated.eq[136]
eq[137] <= decode_fdf:auto_generated.eq[137]
eq[138] <= decode_fdf:auto_generated.eq[138]
eq[139] <= decode_fdf:auto_generated.eq[139]
eq[140] <= decode_fdf:auto_generated.eq[140]
eq[141] <= decode_fdf:auto_generated.eq[141]
eq[142] <= decode_fdf:auto_generated.eq[142]
eq[143] <= decode_fdf:auto_generated.eq[143]
eq[144] <= decode_fdf:auto_generated.eq[144]
eq[145] <= decode_fdf:auto_generated.eq[145]
eq[146] <= decode_fdf:auto_generated.eq[146]
eq[147] <= decode_fdf:auto_generated.eq[147]
eq[148] <= decode_fdf:auto_generated.eq[148]
eq[149] <= decode_fdf:auto_generated.eq[149]
eq[150] <= decode_fdf:auto_generated.eq[150]
eq[151] <= decode_fdf:auto_generated.eq[151]
eq[152] <= decode_fdf:auto_generated.eq[152]
eq[153] <= decode_fdf:auto_generated.eq[153]
eq[154] <= decode_fdf:auto_generated.eq[154]
eq[155] <= decode_fdf:auto_generated.eq[155]
eq[156] <= decode_fdf:auto_generated.eq[156]
eq[157] <= decode_fdf:auto_generated.eq[157]
eq[158] <= decode_fdf:auto_generated.eq[158]
eq[159] <= decode_fdf:auto_generated.eq[159]
eq[160] <= decode_fdf:auto_generated.eq[160]
eq[161] <= decode_fdf:auto_generated.eq[161]
eq[162] <= decode_fdf:auto_generated.eq[162]
eq[163] <= decode_fdf:auto_generated.eq[163]
eq[164] <= decode_fdf:auto_generated.eq[164]
eq[165] <= decode_fdf:auto_generated.eq[165]
eq[166] <= decode_fdf:auto_generated.eq[166]
eq[167] <= decode_fdf:auto_generated.eq[167]
eq[168] <= decode_fdf:auto_generated.eq[168]
eq[169] <= decode_fdf:auto_generated.eq[169]
eq[170] <= decode_fdf:auto_generated.eq[170]
eq[171] <= decode_fdf:auto_generated.eq[171]
eq[172] <= decode_fdf:auto_generated.eq[172]
eq[173] <= decode_fdf:auto_generated.eq[173]
eq[174] <= decode_fdf:auto_generated.eq[174]
eq[175] <= decode_fdf:auto_generated.eq[175]
eq[176] <= decode_fdf:auto_generated.eq[176]
eq[177] <= decode_fdf:auto_generated.eq[177]
eq[178] <= decode_fdf:auto_generated.eq[178]
eq[179] <= decode_fdf:auto_generated.eq[179]
eq[180] <= decode_fdf:auto_generated.eq[180]
eq[181] <= decode_fdf:auto_generated.eq[181]
eq[182] <= decode_fdf:auto_generated.eq[182]
eq[183] <= decode_fdf:auto_generated.eq[183]
eq[184] <= decode_fdf:auto_generated.eq[184]
eq[185] <= decode_fdf:auto_generated.eq[185]
eq[186] <= decode_fdf:auto_generated.eq[186]
eq[187] <= decode_fdf:auto_generated.eq[187]
eq[188] <= decode_fdf:auto_generated.eq[188]
eq[189] <= decode_fdf:auto_generated.eq[189]
eq[190] <= decode_fdf:auto_generated.eq[190]
eq[191] <= decode_fdf:auto_generated.eq[191]
eq[192] <= decode_fdf:auto_generated.eq[192]
eq[193] <= decode_fdf:auto_generated.eq[193]
eq[194] <= decode_fdf:auto_generated.eq[194]
eq[195] <= decode_fdf:auto_generated.eq[195]
eq[196] <= decode_fdf:auto_generated.eq[196]
eq[197] <= decode_fdf:auto_generated.eq[197]
eq[198] <= decode_fdf:auto_generated.eq[198]
eq[199] <= decode_fdf:auto_generated.eq[199]
eq[200] <= decode_fdf:auto_generated.eq[200]
eq[201] <= decode_fdf:auto_generated.eq[201]
eq[202] <= decode_fdf:auto_generated.eq[202]
eq[203] <= decode_fdf:auto_generated.eq[203]
eq[204] <= decode_fdf:auto_generated.eq[204]
eq[205] <= decode_fdf:auto_generated.eq[205]
eq[206] <= decode_fdf:auto_generated.eq[206]
eq[207] <= decode_fdf:auto_generated.eq[207]
eq[208] <= decode_fdf:auto_generated.eq[208]
eq[209] <= decode_fdf:auto_generated.eq[209]
eq[210] <= decode_fdf:auto_generated.eq[210]
eq[211] <= decode_fdf:auto_generated.eq[211]
eq[212] <= decode_fdf:auto_generated.eq[212]
eq[213] <= decode_fdf:auto_generated.eq[213]
eq[214] <= decode_fdf:auto_generated.eq[214]
eq[215] <= decode_fdf:auto_generated.eq[215]
eq[216] <= decode_fdf:auto_generated.eq[216]
eq[217] <= decode_fdf:auto_generated.eq[217]
eq[218] <= decode_fdf:auto_generated.eq[218]
eq[219] <= decode_fdf:auto_generated.eq[219]
eq[220] <= decode_fdf:auto_generated.eq[220]
eq[221] <= decode_fdf:auto_generated.eq[221]
eq[222] <= decode_fdf:auto_generated.eq[222]
eq[223] <= decode_fdf:auto_generated.eq[223]
eq[224] <= decode_fdf:auto_generated.eq[224]
eq[225] <= decode_fdf:auto_generated.eq[225]
eq[226] <= decode_fdf:auto_generated.eq[226]
eq[227] <= decode_fdf:auto_generated.eq[227]
eq[228] <= decode_fdf:auto_generated.eq[228]
eq[229] <= decode_fdf:auto_generated.eq[229]
eq[230] <= decode_fdf:auto_generated.eq[230]
eq[231] <= decode_fdf:auto_generated.eq[231]
eq[232] <= decode_fdf:auto_generated.eq[232]
eq[233] <= decode_fdf:auto_generated.eq[233]
eq[234] <= decode_fdf:auto_generated.eq[234]
eq[235] <= decode_fdf:auto_generated.eq[235]
eq[236] <= decode_fdf:auto_generated.eq[236]
eq[237] <= decode_fdf:auto_generated.eq[237]
eq[238] <= decode_fdf:auto_generated.eq[238]
eq[239] <= decode_fdf:auto_generated.eq[239]
eq[240] <= decode_fdf:auto_generated.eq[240]
eq[241] <= decode_fdf:auto_generated.eq[241]
eq[242] <= decode_fdf:auto_generated.eq[242]
eq[243] <= decode_fdf:auto_generated.eq[243]
eq[244] <= decode_fdf:auto_generated.eq[244]
eq[245] <= decode_fdf:auto_generated.eq[245]
eq[246] <= decode_fdf:auto_generated.eq[246]
eq[247] <= decode_fdf:auto_generated.eq[247]
eq[248] <= decode_fdf:auto_generated.eq[248]
eq[249] <= decode_fdf:auto_generated.eq[249]
eq[250] <= decode_fdf:auto_generated.eq[250]
eq[251] <= decode_fdf:auto_generated.eq[251]
eq[252] <= decode_fdf:auto_generated.eq[252]
eq[253] <= decode_fdf:auto_generated.eq[253]
eq[254] <= decode_fdf:auto_generated.eq[254]
eq[255] <= decode_fdf:auto_generated.eq[255]


|afalina_tvk|AduC842:AduC|port_aduc_afalina:inst8|LPM_DECODE:4|decode_fdf:auto_generated
data[0] => w_anode1580w[1].IN1
data[0] => w_anode1600w[1].IN1
data[0] => w_anode1620w[1].IN1
data[0] => w_anode1640w[1].IN1
data[0] => w_anode1674w[1].IN1
data[0] => w_anode1694w[1].IN1
data[0] => w_anode1714w[1].IN1
data[0] => w_anode1734w[1].IN1
data[0] => w_anode1767w[1].IN1
data[0] => w_anode1787w[1].IN1
data[0] => w_anode1807w[1].IN1
data[0] => w_anode1827w[1].IN1
data[0] => w_anode1860w[1].IN1
data[0] => w_anode1880w[1].IN1
data[0] => w_anode1900w[1].IN1
data[0] => w_anode1920w[1].IN1
data[0] => w_anode1953w[1].IN1
data[0] => w_anode1973w[1].IN1
data[0] => w_anode1993w[1].IN1
data[0] => w_anode2013w[1].IN1
data[0] => w_anode2046w[1].IN1
data[0] => w_anode2066w[1].IN1
data[0] => w_anode2086w[1].IN1
data[0] => w_anode2106w[1].IN1
data[0] => w_anode2139w[1].IN1
data[0] => w_anode2159w[1].IN1
data[0] => w_anode2179w[1].IN1
data[0] => w_anode2199w[1].IN1
data[0] => w_anode2232w[1].IN1
data[0] => w_anode2252w[1].IN1
data[0] => w_anode2272w[1].IN1
data[0] => w_anode2292w[1].IN1
data[0] => w_anode113w[1].IN1
data[0] => w_anode147w[1].IN1
data[0] => w_anode167w[1].IN1
data[0] => w_anode187w[1].IN1
data[0] => w_anode207w[1].IN1
data[0] => w_anode240w[1].IN1
data[0] => w_anode260w[1].IN1
data[0] => w_anode280w[1].IN1
data[0] => w_anode300w[1].IN1
data[0] => w_anode333w[1].IN1
data[0] => w_anode353w[1].IN1
data[0] => w_anode373w[1].IN1
data[0] => w_anode393w[1].IN1
data[0] => w_anode426w[1].IN1
data[0] => w_anode446w[1].IN1
data[0] => w_anode466w[1].IN1
data[0] => w_anode486w[1].IN1
data[0] => w_anode519w[1].IN1
data[0] => w_anode539w[1].IN1
data[0] => w_anode53w[1].IN1
data[0] => w_anode559w[1].IN1
data[0] => w_anode579w[1].IN1
data[0] => w_anode612w[1].IN1
data[0] => w_anode632w[1].IN1
data[0] => w_anode652w[1].IN1
data[0] => w_anode672w[1].IN1
data[0] => w_anode705w[1].IN1
data[0] => w_anode725w[1].IN1
data[0] => w_anode73w[1].IN1
data[0] => w_anode745w[1].IN1
data[0] => w_anode765w[1].IN1
data[0] => w_anode93w[1].IN1
data[0] => w_anode2343w[1].IN1
data[0] => w_anode2363w[1].IN1
data[0] => w_anode2383w[1].IN1
data[0] => w_anode2403w[1].IN1
data[0] => w_anode2437w[1].IN1
data[0] => w_anode2457w[1].IN1
data[0] => w_anode2477w[1].IN1
data[0] => w_anode2497w[1].IN1
data[0] => w_anode2530w[1].IN1
data[0] => w_anode2550w[1].IN1
data[0] => w_anode2570w[1].IN1
data[0] => w_anode2590w[1].IN1
data[0] => w_anode2623w[1].IN1
data[0] => w_anode2643w[1].IN1
data[0] => w_anode2663w[1].IN1
data[0] => w_anode2683w[1].IN1
data[0] => w_anode2716w[1].IN1
data[0] => w_anode2736w[1].IN1
data[0] => w_anode2756w[1].IN1
data[0] => w_anode2776w[1].IN1
data[0] => w_anode2809w[1].IN1
data[0] => w_anode2829w[1].IN1
data[0] => w_anode2849w[1].IN1
data[0] => w_anode2869w[1].IN1
data[0] => w_anode2902w[1].IN1
data[0] => w_anode2922w[1].IN1
data[0] => w_anode2942w[1].IN1
data[0] => w_anode2962w[1].IN1
data[0] => w_anode2995w[1].IN1
data[0] => w_anode3015w[1].IN1
data[0] => w_anode3035w[1].IN1
data[0] => w_anode3055w[1].IN1
data[0] => w_anode1004w[1].IN1
data[0] => w_anode1024w[1].IN1
data[0] => w_anode1044w[1].IN1
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1097w[1].IN1
data[0] => w_anode1117w[1].IN1
data[0] => w_anode1137w[1].IN1
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1190w[1].IN1
data[0] => w_anode1210w[1].IN1
data[0] => w_anode1230w[1].IN1
data[0] => w_anode1250w[1].IN1
data[0] => w_anode1283w[1].IN1
data[0] => w_anode1303w[1].IN1
data[0] => w_anode1323w[1].IN1
data[0] => w_anode1343w[1].IN1
data[0] => w_anode1376w[1].IN1
data[0] => w_anode1396w[1].IN1
data[0] => w_anode1416w[1].IN1
data[0] => w_anode1436w[1].IN1
data[0] => w_anode1469w[1].IN1
data[0] => w_anode1489w[1].IN1
data[0] => w_anode1509w[1].IN1
data[0] => w_anode1529w[1].IN1
data[0] => w_anode817w[1].IN1
data[0] => w_anode837w[1].IN1
data[0] => w_anode857w[1].IN1
data[0] => w_anode877w[1].IN1
data[0] => w_anode911w[1].IN1
data[0] => w_anode931w[1].IN1
data[0] => w_anode951w[1].IN1
data[0] => w_anode971w[1].IN1
data[1] => w_anode1590w[2].IN1
data[1] => w_anode1600w[2].IN1
data[1] => w_anode1630w[2].IN1
data[1] => w_anode1640w[2].IN1
data[1] => w_anode1684w[2].IN1
data[1] => w_anode1694w[2].IN1
data[1] => w_anode1724w[2].IN1
data[1] => w_anode1734w[2].IN1
data[1] => w_anode1777w[2].IN1
data[1] => w_anode1787w[2].IN1
data[1] => w_anode1817w[2].IN1
data[1] => w_anode1827w[2].IN1
data[1] => w_anode1870w[2].IN1
data[1] => w_anode1880w[2].IN1
data[1] => w_anode1910w[2].IN1
data[1] => w_anode1920w[2].IN1
data[1] => w_anode1963w[2].IN1
data[1] => w_anode1973w[2].IN1
data[1] => w_anode2003w[2].IN1
data[1] => w_anode2013w[2].IN1
data[1] => w_anode2056w[2].IN1
data[1] => w_anode2066w[2].IN1
data[1] => w_anode2096w[2].IN1
data[1] => w_anode2106w[2].IN1
data[1] => w_anode2149w[2].IN1
data[1] => w_anode2159w[2].IN1
data[1] => w_anode2189w[2].IN1
data[1] => w_anode2199w[2].IN1
data[1] => w_anode2242w[2].IN1
data[1] => w_anode2252w[2].IN1
data[1] => w_anode2282w[2].IN1
data[1] => w_anode2292w[2].IN1
data[1] => w_anode103w[2].IN1
data[1] => w_anode113w[2].IN1
data[1] => w_anode157w[2].IN1
data[1] => w_anode167w[2].IN1
data[1] => w_anode197w[2].IN1
data[1] => w_anode207w[2].IN1
data[1] => w_anode250w[2].IN1
data[1] => w_anode260w[2].IN1
data[1] => w_anode290w[2].IN1
data[1] => w_anode300w[2].IN1
data[1] => w_anode343w[2].IN1
data[1] => w_anode353w[2].IN1
data[1] => w_anode383w[2].IN1
data[1] => w_anode393w[2].IN1
data[1] => w_anode436w[2].IN1
data[1] => w_anode446w[2].IN1
data[1] => w_anode476w[2].IN1
data[1] => w_anode486w[2].IN1
data[1] => w_anode529w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode569w[2].IN1
data[1] => w_anode579w[2].IN1
data[1] => w_anode622w[2].IN1
data[1] => w_anode632w[2].IN1
data[1] => w_anode63w[2].IN1
data[1] => w_anode662w[2].IN1
data[1] => w_anode672w[2].IN1
data[1] => w_anode715w[2].IN1
data[1] => w_anode725w[2].IN1
data[1] => w_anode73w[2].IN1
data[1] => w_anode755w[2].IN1
data[1] => w_anode765w[2].IN1
data[1] => w_anode2353w[2].IN1
data[1] => w_anode2363w[2].IN1
data[1] => w_anode2393w[2].IN1
data[1] => w_anode2403w[2].IN1
data[1] => w_anode2447w[2].IN1
data[1] => w_anode2457w[2].IN1
data[1] => w_anode2487w[2].IN1
data[1] => w_anode2497w[2].IN1
data[1] => w_anode2540w[2].IN1
data[1] => w_anode2550w[2].IN1
data[1] => w_anode2580w[2].IN1
data[1] => w_anode2590w[2].IN1
data[1] => w_anode2633w[2].IN1
data[1] => w_anode2643w[2].IN1
data[1] => w_anode2673w[2].IN1
data[1] => w_anode2683w[2].IN1
data[1] => w_anode2726w[2].IN1
data[1] => w_anode2736w[2].IN1
data[1] => w_anode2766w[2].IN1
data[1] => w_anode2776w[2].IN1
data[1] => w_anode2819w[2].IN1
data[1] => w_anode2829w[2].IN1
data[1] => w_anode2859w[2].IN1
data[1] => w_anode2869w[2].IN1
data[1] => w_anode2912w[2].IN1
data[1] => w_anode2922w[2].IN1
data[1] => w_anode2952w[2].IN1
data[1] => w_anode2962w[2].IN1
data[1] => w_anode3005w[2].IN1
data[1] => w_anode3015w[2].IN1
data[1] => w_anode3045w[2].IN1
data[1] => w_anode3055w[2].IN1
data[1] => w_anode1014w[2].IN1
data[1] => w_anode1024w[2].IN1
data[1] => w_anode1054w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1107w[2].IN1
data[1] => w_anode1117w[2].IN1
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1157w[2].IN1
data[1] => w_anode1200w[2].IN1
data[1] => w_anode1210w[2].IN1
data[1] => w_anode1240w[2].IN1
data[1] => w_anode1250w[2].IN1
data[1] => w_anode1293w[2].IN1
data[1] => w_anode1303w[2].IN1
data[1] => w_anode1333w[2].IN1
data[1] => w_anode1343w[2].IN1
data[1] => w_anode1386w[2].IN1
data[1] => w_anode1396w[2].IN1
data[1] => w_anode1426w[2].IN1
data[1] => w_anode1436w[2].IN1
data[1] => w_anode1479w[2].IN1
data[1] => w_anode1489w[2].IN1
data[1] => w_anode1519w[2].IN1
data[1] => w_anode1529w[2].IN1
data[1] => w_anode827w[2].IN1
data[1] => w_anode837w[2].IN1
data[1] => w_anode867w[2].IN1
data[1] => w_anode877w[2].IN1
data[1] => w_anode921w[2].IN1
data[1] => w_anode931w[2].IN1
data[1] => w_anode961w[2].IN1
data[1] => w_anode971w[2].IN1
data[2] => w_anode1610w[3].IN1
data[2] => w_anode1620w[3].IN1
data[2] => w_anode1630w[3].IN1
data[2] => w_anode1640w[3].IN1
data[2] => w_anode1704w[3].IN1
data[2] => w_anode1714w[3].IN1
data[2] => w_anode1724w[3].IN1
data[2] => w_anode1734w[3].IN1
data[2] => w_anode1797w[3].IN1
data[2] => w_anode1807w[3].IN1
data[2] => w_anode1817w[3].IN1
data[2] => w_anode1827w[3].IN1
data[2] => w_anode1890w[3].IN1
data[2] => w_anode1900w[3].IN1
data[2] => w_anode1910w[3].IN1
data[2] => w_anode1920w[3].IN1
data[2] => w_anode1983w[3].IN1
data[2] => w_anode1993w[3].IN1
data[2] => w_anode2003w[3].IN1
data[2] => w_anode2013w[3].IN1
data[2] => w_anode2076w[3].IN1
data[2] => w_anode2086w[3].IN1
data[2] => w_anode2096w[3].IN1
data[2] => w_anode2106w[3].IN1
data[2] => w_anode2169w[3].IN1
data[2] => w_anode2179w[3].IN1
data[2] => w_anode2189w[3].IN1
data[2] => w_anode2199w[3].IN1
data[2] => w_anode2262w[3].IN1
data[2] => w_anode2272w[3].IN1
data[2] => w_anode2282w[3].IN1
data[2] => w_anode2292w[3].IN1
data[2] => w_anode103w[3].IN1
data[2] => w_anode113w[3].IN1
data[2] => w_anode177w[3].IN1
data[2] => w_anode187w[3].IN1
data[2] => w_anode197w[3].IN1
data[2] => w_anode207w[3].IN1
data[2] => w_anode270w[3].IN1
data[2] => w_anode280w[3].IN1
data[2] => w_anode290w[3].IN1
data[2] => w_anode300w[3].IN1
data[2] => w_anode363w[3].IN1
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode456w[3].IN1
data[2] => w_anode466w[3].IN1
data[2] => w_anode476w[3].IN1
data[2] => w_anode486w[3].IN1
data[2] => w_anode549w[3].IN1
data[2] => w_anode559w[3].IN1
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode642w[3].IN1
data[2] => w_anode652w[3].IN1
data[2] => w_anode662w[3].IN1
data[2] => w_anode672w[3].IN1
data[2] => w_anode735w[3].IN1
data[2] => w_anode745w[3].IN1
data[2] => w_anode755w[3].IN1
data[2] => w_anode765w[3].IN1
data[2] => w_anode83w[3].IN1
data[2] => w_anode93w[3].IN1
data[2] => w_anode2373w[3].IN1
data[2] => w_anode2383w[3].IN1
data[2] => w_anode2393w[3].IN1
data[2] => w_anode2403w[3].IN1
data[2] => w_anode2467w[3].IN1
data[2] => w_anode2477w[3].IN1
data[2] => w_anode2487w[3].IN1
data[2] => w_anode2497w[3].IN1
data[2] => w_anode2560w[3].IN1
data[2] => w_anode2570w[3].IN1
data[2] => w_anode2580w[3].IN1
data[2] => w_anode2590w[3].IN1
data[2] => w_anode2653w[3].IN1
data[2] => w_anode2663w[3].IN1
data[2] => w_anode2673w[3].IN1
data[2] => w_anode2683w[3].IN1
data[2] => w_anode2746w[3].IN1
data[2] => w_anode2756w[3].IN1
data[2] => w_anode2766w[3].IN1
data[2] => w_anode2776w[3].IN1
data[2] => w_anode2839w[3].IN1
data[2] => w_anode2849w[3].IN1
data[2] => w_anode2859w[3].IN1
data[2] => w_anode2869w[3].IN1
data[2] => w_anode2932w[3].IN1
data[2] => w_anode2942w[3].IN1
data[2] => w_anode2952w[3].IN1
data[2] => w_anode2962w[3].IN1
data[2] => w_anode3025w[3].IN1
data[2] => w_anode3035w[3].IN1
data[2] => w_anode3045w[3].IN1
data[2] => w_anode3055w[3].IN1
data[2] => w_anode1034w[3].IN1
data[2] => w_anode1044w[3].IN1
data[2] => w_anode1054w[3].IN1
data[2] => w_anode1064w[3].IN1
data[2] => w_anode1127w[3].IN1
data[2] => w_anode1137w[3].IN1
data[2] => w_anode1147w[3].IN1
data[2] => w_anode1157w[3].IN1
data[2] => w_anode1220w[3].IN1
data[2] => w_anode1230w[3].IN1
data[2] => w_anode1240w[3].IN1
data[2] => w_anode1250w[3].IN1
data[2] => w_anode1313w[3].IN1
data[2] => w_anode1323w[3].IN1
data[2] => w_anode1333w[3].IN1
data[2] => w_anode1343w[3].IN1
data[2] => w_anode1406w[3].IN1
data[2] => w_anode1416w[3].IN1
data[2] => w_anode1426w[3].IN1
data[2] => w_anode1436w[3].IN1
data[2] => w_anode1499w[3].IN1
data[2] => w_anode1509w[3].IN1
data[2] => w_anode1519w[3].IN1
data[2] => w_anode1529w[3].IN1
data[2] => w_anode847w[3].IN1
data[2] => w_anode857w[3].IN1
data[2] => w_anode867w[3].IN1
data[2] => w_anode877w[3].IN1
data[2] => w_anode941w[3].IN1
data[2] => w_anode951w[3].IN1
data[2] => w_anode961w[3].IN1
data[2] => w_anode971w[3].IN1
data[3] => w_anode1075w[1].IN1
data[3] => w_anode125w[1].IN1
data[3] => w_anode1261w[1].IN1
data[3] => w_anode1447w[1].IN1
data[3] => w_anode1652w[1].IN1
data[3] => w_anode1838w[1].IN1
data[3] => w_anode2024w[1].IN1
data[3] => w_anode2210w[1].IN1
data[3] => w_anode2415w[1].IN1
data[3] => w_anode2601w[1].IN1
data[3] => w_anode2787w[1].IN1
data[3] => w_anode2973w[1].IN1
data[3] => w_anode311w[1].IN1
data[3] => w_anode497w[1].IN1
data[3] => w_anode683w[1].IN1
data[3] => w_anode889w[1].IN1
data[4] => w_anode1075w[2].IN1
data[4] => w_anode1354w[2].IN1
data[4] => w_anode1447w[2].IN1
data[4] => w_anode1745w[2].IN1
data[4] => w_anode1838w[2].IN1
data[4] => w_anode2117w[2].IN1
data[4] => w_anode218w[2].IN1
data[4] => w_anode2210w[2].IN1
data[4] => w_anode2508w[2].IN1
data[4] => w_anode2601w[2].IN1
data[4] => w_anode2880w[2].IN1
data[4] => w_anode2973w[2].IN1
data[4] => w_anode311w[2].IN1
data[4] => w_anode590w[2].IN1
data[4] => w_anode683w[2].IN1
data[4] => w_anode982w[2].IN1
data[5] => w_anode1168w[3].IN1
data[5] => w_anode1261w[3].IN1
data[5] => w_anode1354w[3].IN1
data[5] => w_anode1447w[3].IN1
data[5] => w_anode1931w[3].IN1
data[5] => w_anode2024w[3].IN1
data[5] => w_anode2117w[3].IN1
data[5] => w_anode2210w[3].IN1
data[5] => w_anode2694w[3].IN1
data[5] => w_anode2787w[3].IN1
data[5] => w_anode2880w[3].IN1
data[5] => w_anode2973w[3].IN1
data[5] => w_anode404w[3].IN1
data[5] => w_anode497w[3].IN1
data[5] => w_anode590w[3].IN1
data[5] => w_anode683w[3].IN1
data[6] => w_anode2304w[1].IN1
data[6] => w_anode778w[1].IN1
data[7] => w_anode1541w[2].IN1
data[7] => w_anode2304w[2].IN1
eq[0] <= w_anode36w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode53w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode73w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode83w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode93w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode103w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode113w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode136w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode260w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode270w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode280w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode290w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode322w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode415w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode446w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode456w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode466w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode476w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode486w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode601w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode622w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode632w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode642w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode652w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode662w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode672w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode745w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode755w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode765w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode800w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode837w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode847w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode857w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode867w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode877w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode921w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[75] <= w_anode931w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[76] <= w_anode941w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[77] <= w_anode951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[78] <= w_anode961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[79] <= w_anode971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[80] <= w_anode993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[81] <= w_anode1004w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[82] <= w_anode1014w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[83] <= w_anode1024w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[84] <= w_anode1034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[85] <= w_anode1044w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[86] <= w_anode1054w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[87] <= w_anode1064w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[88] <= w_anode1086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[89] <= w_anode1097w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[90] <= w_anode1107w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[91] <= w_anode1117w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[92] <= w_anode1127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[93] <= w_anode1137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[94] <= w_anode1147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[95] <= w_anode1157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[96] <= w_anode1179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[97] <= w_anode1190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[98] <= w_anode1200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[99] <= w_anode1210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[100] <= w_anode1220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[101] <= w_anode1230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[102] <= w_anode1240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[103] <= w_anode1250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[104] <= w_anode1272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[105] <= w_anode1283w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[106] <= w_anode1293w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[107] <= w_anode1303w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[108] <= w_anode1313w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[109] <= w_anode1323w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[110] <= w_anode1333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[111] <= w_anode1343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[112] <= w_anode1365w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[113] <= w_anode1376w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[114] <= w_anode1386w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[115] <= w_anode1396w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[116] <= w_anode1406w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[117] <= w_anode1416w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[118] <= w_anode1426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[119] <= w_anode1436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[120] <= w_anode1458w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[121] <= w_anode1469w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[122] <= w_anode1479w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[123] <= w_anode1489w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[124] <= w_anode1499w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[125] <= w_anode1509w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[126] <= w_anode1519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[127] <= w_anode1529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[128] <= w_anode1563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[129] <= w_anode1580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[130] <= w_anode1590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[131] <= w_anode1600w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[132] <= w_anode1610w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[133] <= w_anode1620w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[134] <= w_anode1630w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[135] <= w_anode1640w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[136] <= w_anode1663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[137] <= w_anode1674w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[138] <= w_anode1684w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[139] <= w_anode1694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[140] <= w_anode1704w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[141] <= w_anode1714w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[142] <= w_anode1724w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[143] <= w_anode1734w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[144] <= w_anode1756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[145] <= w_anode1767w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[146] <= w_anode1777w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[147] <= w_anode1787w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[148] <= w_anode1797w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[149] <= w_anode1807w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[150] <= w_anode1817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[151] <= w_anode1827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[152] <= w_anode1849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[153] <= w_anode1860w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[154] <= w_anode1870w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[155] <= w_anode1880w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[156] <= w_anode1890w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[157] <= w_anode1900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[158] <= w_anode1910w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[159] <= w_anode1920w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[160] <= w_anode1942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[161] <= w_anode1953w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[162] <= w_anode1963w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[163] <= w_anode1973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[164] <= w_anode1983w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[165] <= w_anode1993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[166] <= w_anode2003w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[167] <= w_anode2013w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[168] <= w_anode2035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[169] <= w_anode2046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[170] <= w_anode2056w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[171] <= w_anode2066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[172] <= w_anode2076w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[173] <= w_anode2086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[174] <= w_anode2096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[175] <= w_anode2106w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[176] <= w_anode2128w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[177] <= w_anode2139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[178] <= w_anode2149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[179] <= w_anode2159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[180] <= w_anode2169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[181] <= w_anode2179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[182] <= w_anode2189w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[183] <= w_anode2199w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[184] <= w_anode2221w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[185] <= w_anode2232w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[186] <= w_anode2242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[187] <= w_anode2252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[188] <= w_anode2262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[189] <= w_anode2272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[190] <= w_anode2282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[191] <= w_anode2292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[192] <= w_anode2326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[193] <= w_anode2343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[194] <= w_anode2353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[195] <= w_anode2363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[196] <= w_anode2373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[197] <= w_anode2383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[198] <= w_anode2393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[199] <= w_anode2403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[200] <= w_anode2426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[201] <= w_anode2437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[202] <= w_anode2447w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[203] <= w_anode2457w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[204] <= w_anode2467w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[205] <= w_anode2477w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[206] <= w_anode2487w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[207] <= w_anode2497w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[208] <= w_anode2519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[209] <= w_anode2530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[210] <= w_anode2540w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[211] <= w_anode2550w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[212] <= w_anode2560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[213] <= w_anode2570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[214] <= w_anode2580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[215] <= w_anode2590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[216] <= w_anode2612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[217] <= w_anode2623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[218] <= w_anode2633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[219] <= w_anode2643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[220] <= w_anode2653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[221] <= w_anode2663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[222] <= w_anode2673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[223] <= w_anode2683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[224] <= w_anode2705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[225] <= w_anode2716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[226] <= w_anode2726w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[227] <= w_anode2736w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[228] <= w_anode2746w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[229] <= w_anode2756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[230] <= w_anode2766w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[231] <= w_anode2776w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[232] <= w_anode2798w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[233] <= w_anode2809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[234] <= w_anode2819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[235] <= w_anode2829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[236] <= w_anode2839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[237] <= w_anode2849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[238] <= w_anode2859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[239] <= w_anode2869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[240] <= w_anode2891w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[241] <= w_anode2902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[242] <= w_anode2912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[243] <= w_anode2922w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[244] <= w_anode2932w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[245] <= w_anode2942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[246] <= w_anode2952w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[247] <= w_anode2962w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[248] <= w_anode2984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[249] <= w_anode2995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[250] <= w_anode3005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[251] <= w_anode3015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[252] <= w_anode3025w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[253] <= w_anode3035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[254] <= w_anode3045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[255] <= w_anode3055w[3].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|port_aduc_afalina:inst8|LPM_FF:23
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|port_aduc_afalina:inst8|LPM_FF:22
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6
BITSTREAM <= <GND>
MK_HIST_A <= inst9.DB_MAX_OUTPUT_PORT_TYPE
FT_SYS => inst9.CLK
FT_SYS => m_filter:50.FT_SYS
FT_SYS => m_filter:47.FT_SYS
FT_SYS => m_filter:51.FT_SYS
FT_SYS => m_filter:52.FT_SYS
FT_SYS => m_filter:43.FT_SYS
FT_SYS => m_filter:42.FT_SYS
FT_SYS => m_filter:44.FT_SYS
FT_SYS => m_filter:45.FT_SYS
FT_SYS => inst40.CLK
FT_SYS => inst18.CLK
FT_SYS => inst43.CLK
FT_SYS => inst46.CLK
FT_SYS => inst49.CLK
FT_SYS => 86.CLK
FT_SYS => 80.CLK
FT_SYS => major:inst8.CLK
FT_SYS => 79.CLK
FT_SYS => 92.CLK
FT_SYS => 76.CLK
FT_SYS => 75.CLK
FT_SYS => LPM_COUNTER:144.clock
FT_SYS => aduc_reg:inst2.CLK
FT_SYS => LPM_FF:305.clock
MCU_DATA[0] => inst11.DATAIN
MCU_DATA[0] => LPM_FF:298.data[0]
MCU_DATA[0] => inst19.DATAIN
MCU_DATA[0] => inst21.DATAIN
MCU_DATA[0] => LPM_FF:296.data[0]
MCU_DATA[0] => LPM_FF:295.data[0]
MCU_DATA[0] => LPM_FF:299.data[0]
MCU_DATA[0] => aduc_reg:inst2.DATA_REG[0]
MCU_DATA[0] => LPM_FF:302.data[0]
MCU_DATA[0] => LPM_FF:293.data[0]
MCU_DATA[0] => LPM_FF:294.data[0]
MCU_DATA[0] => LPM_FF:300.data[0]
MCU_DATA[0] => LPM_FF:301.data[0]
MCU_DATA[1] => LPM_FF:298.data[1]
MCU_DATA[1] => LPM_FF:296.data[1]
MCU_DATA[1] => LPM_FF:295.data[1]
MCU_DATA[1] => LPM_FF:299.data[1]
MCU_DATA[1] => aduc_reg:inst2.DATA_REG[1]
MCU_DATA[1] => LPM_FF:302.data[1]
MCU_DATA[1] => LPM_FF:293.data[1]
MCU_DATA[1] => LPM_FF:294.data[1]
MCU_DATA[1] => LPM_FF:297.data[0]
MCU_DATA[1] => LPM_FF:300.data[1]
MCU_DATA[1] => LPM_FF:301.data[1]
MCU_DATA[1] => LPM_FF:303.data[0]
MCU_DATA[1] => LPM_FF:304.data[0]
MCU_DATA[2] => LPM_FF:296.data[2]
MCU_DATA[2] => LPM_FF:295.data[2]
MCU_DATA[2] => LPM_FF:299.data[2]
MCU_DATA[2] => aduc_reg:inst2.DATA_REG[2]
MCU_DATA[2] => LPM_FF:302.data[2]
MCU_DATA[2] => LPM_FF:293.data[2]
MCU_DATA[2] => LPM_FF:294.data[2]
MCU_DATA[2] => LPM_FF:297.data[1]
MCU_DATA[2] => LPM_FF:300.data[2]
MCU_DATA[2] => LPM_FF:301.data[2]
MCU_DATA[2] => LPM_FF:303.data[1]
MCU_DATA[2] => LPM_FF:304.data[1]
MCU_DATA[3] => LPM_FF:296.data[3]
MCU_DATA[3] => LPM_FF:295.data[3]
MCU_DATA[3] => LPM_FF:299.data[3]
MCU_DATA[3] => aduc_reg:inst2.DATA_REG[3]
MCU_DATA[3] => LPM_FF:302.data[3]
MCU_DATA[3] => LPM_FF:293.data[3]
MCU_DATA[3] => LPM_FF:294.data[3]
MCU_DATA[3] => LPM_FF:297.data[2]
MCU_DATA[3] => LPM_FF:300.data[3]
MCU_DATA[3] => LPM_FF:301.data[3]
MCU_DATA[3] => LPM_FF:303.data[2]
MCU_DATA[3] => LPM_FF:304.data[2]
MCU_DATA[4] => LPM_FF:296.data[4]
MCU_DATA[4] => LPM_FF:295.data[4]
MCU_DATA[4] => LPM_FF:299.data[4]
MCU_DATA[4] => aduc_reg:inst2.DATA_REG[4]
MCU_DATA[4] => LPM_FF:302.data[4]
MCU_DATA[4] => LPM_FF:293.data[4]
MCU_DATA[4] => LPM_FF:294.data[4]
MCU_DATA[4] => LPM_FF:297.data[3]
MCU_DATA[4] => LPM_FF:300.data[4]
MCU_DATA[4] => LPM_FF:301.data[4]
MCU_DATA[4] => LPM_FF:303.data[3]
MCU_DATA[4] => LPM_FF:304.data[3]
MCU_DATA[5] => LPM_FF:296.data[5]
MCU_DATA[5] => LPM_FF:295.data[5]
MCU_DATA[5] => LPM_FF:299.data[5]
MCU_DATA[5] => aduc_reg:inst2.DATA_REG[5]
MCU_DATA[5] => LPM_FF:302.data[5]
MCU_DATA[5] => LPM_FF:293.data[5]
MCU_DATA[5] => LPM_FF:294.data[5]
MCU_DATA[5] => LPM_FF:297.data[4]
MCU_DATA[5] => LPM_FF:300.data[5]
MCU_DATA[5] => LPM_FF:301.data[5]
MCU_DATA[5] => LPM_FF:303.data[4]
MCU_DATA[5] => LPM_FF:304.data[4]
MCU_DATA[6] => LPM_FF:296.data[6]
MCU_DATA[6] => LPM_FF:295.data[6]
MCU_DATA[6] => LPM_FF:299.data[6]
MCU_DATA[6] => aduc_reg:inst2.DATA_REG[6]
MCU_DATA[6] => LPM_FF:302.data[6]
MCU_DATA[6] => LPM_FF:293.data[6]
MCU_DATA[6] => LPM_FF:294.data[6]
MCU_DATA[6] => LPM_FF:297.data[5]
MCU_DATA[6] => LPM_FF:300.data[6]
MCU_DATA[6] => LPM_FF:301.data[6]
MCU_DATA[6] => LPM_FF:303.data[5]
MCU_DATA[6] => LPM_FF:304.data[5]
MCU_DATA[7] => LPM_FF:296.data[7]
MCU_DATA[7] => inst20.DATAIN
MCU_DATA[7] => inst45.DATAIN
MCU_DATA[7] => inst48.DATAIN
MCU_DATA[7] => LPM_FF:295.data[7]
MCU_DATA[7] => LPM_FF:299.data[7]
MCU_DATA[7] => aduc_reg:inst2.DATA_REG[7]
MCU_DATA[7] => LPM_FF:302.data[7]
MCU_DATA[7] => LPM_FF:293.data[7]
MCU_DATA[7] => LPM_FF:294.data[7]
MCU_DATA[7] => LPM_FF:300.data[7]
MCU_DATA[7] => LPM_FF:301.data[7]
MCU_WR => aduc_reg:inst2.WR
MCU_WR => inst11.CLK
MCU_WR => LPM_FF:298.clock
MCU_WR => inst19.CLK
MCU_WR => inst21.CLK
MCU_WR => LPM_FF:296.clock
MCU_WR => inst20.CLK
MCU_WR => inst45.CLK
MCU_WR => inst48.CLK
MCU_WR => LPM_FF:295.clock
MCU_WR => major:inst8.DATA_IN
MCU_WR => LPM_FF:299.clock
MCU_WR => LPM_FF:302.clock
MCU_WR => LPM_FF:293.clock
MCU_WR => LPM_FF:294.clock
MCU_WR => LPM_FF:297.clock
MCU_WR => LPM_FF:300.clock
MCU_WR => LPM_FF:301.clock
MCU_WR => LPM_FF:303.clock
MCU_WR => LPM_FF:304.clock
ADDR[0] => m_filter:43.SYNC_IN
ADDR[0] => aduc_reg:inst2.ADUC_ADDR[0]
ADDR[0] => LPM_FF:302.enable
ADDR[0] => LPM_FF:301.enable
ADDR[1] => m_filter:42.SYNC_IN
ADDR[1] => aduc_reg:inst2.ADUC_ADDR[1]
ADDR[2] => m_filter:44.SYNC_IN
ADDR[2] => aduc_reg:inst2.ADUC_ADDR[2]
ADDR[3] => m_filter:45.SYNC_IN
ADDR[3] => aduc_reg:inst2.ADUC_ADDR[3]
ADDR[4] => m_filter:50.SYNC_IN
ADDR[4] => aduc_reg:inst2.ADUC_ADDR[4]
ADDR[5] => m_filter:47.SYNC_IN
ADDR[5] => aduc_reg:inst2.ADUC_ADDR[5]
ADDR[6] => m_filter:51.SYNC_IN
ADDR[6] => aduc_reg:inst2.ADUC_ADDR[6]
ADDR[7] => m_filter:52.SYNC_IN
ADDR[7] => aduc_reg:inst2.ADUC_ADDR[7]
CHANNEL[0] <= LPM_FF:298.q[0]
CHANNEL[1] <= LPM_FF:298.q[1]
RESET => LPM_FF:298.aset
RESET => LPM_FF:296.aset
MK_HIST_B <= inst40.DB_MAX_OUTPUT_PORT_TYPE
MK_HIST_C <= inst18.DB_MAX_OUTPUT_PORT_TYPE
TPV_EN <= VIDEO_MUX5.DB_MAX_OUTPUT_PORT_TYPE
COLOR_EN2 <= VIDEO_MUX2.DB_MAX_OUTPUT_PORT_TYPE
RDY_RST_A <= inst43.DB_MAX_OUTPUT_PORT_TYPE
RDY_RST_B <= inst46.DB_MAX_OUTPUT_PORT_TYPE
RDY_RST_C <= inst49.DB_MAX_OUTPUT_PORT_TYPE
SEND_C_WORDS <= inst51.DB_MAX_OUTPUT_PORT_TYPE
HIST_DATA <= inst3.DB_MAX_OUTPUT_PORT_TYPE
CLK_INT <= <GND>
TELETEXT_EN <= VIDEO_MUX3.DB_MAX_OUTPUT_PORT_TYPE
ADDR_HIST[0] <= LPM_COUNTER:144.q[0]
ADDR_HIST[1] <= LPM_COUNTER:144.q[1]
ADDR_HIST[2] <= LPM_COUNTER:144.q[2]
ADDR_HIST[3] <= LPM_COUNTER:144.q[3]
ADDR_HIST[4] <= LPM_COUNTER:144.q[4]
ADDR_HIST[5] <= LPM_COUNTER:144.q[5]
ADDR_HIST[6] <= LPM_COUNTER:144.q[6]
ADDR_HIST[7] <= LPM_COUNTER:144.q[7]
MCU_RD => 76.DATAIN
C_WORD[0] <= ZEROS[0].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[1] <= ZEROS[1].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[2] <= ZEROS[2].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[3] <= ZEROS[3].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[4] <= ZEROS[4].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[5] <= ZEROS[5].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[6] <= ZEROS[6].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[7] <= ZEROS[7].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[8] <= ZEROS[8].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[9] <= ZEROS[9].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[10] <= ZEROS[10].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[11] <= ZEROS[11].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[12] <= ZEROS[12].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[13] <= ZEROS[13].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[14] <= ZEROS[14].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[15] <= ZEROS[15].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[16] <= ZEROS[16].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[17] <= ZEROS[17].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[18] <= ZEROS[18].DB_MAX_OUTPUT_PORT_TYPE
C_WORD[19] <= ZEROS[19].DB_MAX_OUTPUT_PORT_TYPE
CLAMP[0] <= aduc_reg:inst2.CLAMP[0]
CLAMP[1] <= aduc_reg:inst2.CLAMP[1]
CLAMP[2] <= aduc_reg:inst2.CLAMP[2]
CLAMP[3] <= aduc_reg:inst2.CLAMP[3]
CLAMP[4] <= aduc_reg:inst2.CLAMP[4]
CLAMP[5] <= aduc_reg:inst2.CLAMP[5]
CLAMP[6] <= aduc_reg:inst2.CLAMP[6]
CLAMP[7] <= aduc_reg:inst2.CLAMP[7]
CLK_SHIFT[0] <= aduc_reg:inst2.CLK_SHIFT[0]
CLK_SHIFT[1] <= aduc_reg:inst2.CLK_SHIFT[1]
CLK_SHIFT[2] <= aduc_reg:inst2.CLK_SHIFT[2]
CLK_SHIFT[3] <= aduc_reg:inst2.CLK_SHIFT[3]
CLK_SHIFT[4] <= aduc_reg:inst2.CLK_SHIFT[4]
CLK_SHIFT[5] <= aduc_reg:inst2.CLK_SHIFT[5]
CLK_SHIFT[6] <= aduc_reg:inst2.CLK_SHIFT[6]
CLK_SHIFT[7] <= aduc_reg:inst2.CLK_SHIFT[7]
COM_PORT_DATA[0] <= aduc_reg:inst2.COM_PORT_DATA[0]
COM_PORT_DATA[1] <= aduc_reg:inst2.COM_PORT_DATA[1]
COM_PORT_DATA[2] <= aduc_reg:inst2.COM_PORT_DATA[2]
COM_PORT_DATA[3] <= aduc_reg:inst2.COM_PORT_DATA[3]
COM_PORT_DATA[4] <= aduc_reg:inst2.COM_PORT_DATA[4]
COM_PORT_DATA[5] <= aduc_reg:inst2.COM_PORT_DATA[5]
COM_PORT_DATA[6] <= aduc_reg:inst2.COM_PORT_DATA[6]
COM_PORT_DATA[7] <= aduc_reg:inst2.COM_PORT_DATA[7]
CROSS[0] <= aduc_reg:inst2.CROSS[0]
CROSS[1] <= aduc_reg:inst2.CROSS[1]
CROSS[2] <= aduc_reg:inst2.CROSS[2]
CROSS[3] <= aduc_reg:inst2.CROSS[3]
CROSS[4] <= aduc_reg:inst2.CROSS[4]
CROSS[5] <= aduc_reg:inst2.CROSS[5]
CROSS[6] <= aduc_reg:inst2.CROSS[6]
CROSS[7] <= aduc_reg:inst2.CROSS[7]
GAIN[0] <= aduc_reg:inst2.GAIN[0]
GAIN[1] <= aduc_reg:inst2.GAIN[1]
GAIN[2] <= aduc_reg:inst2.GAIN[2]
GAIN[3] <= aduc_reg:inst2.GAIN[3]
GAIN[4] <= aduc_reg:inst2.GAIN[4]
GAIN[5] <= aduc_reg:inst2.GAIN[5]
GAIN[6] <= aduc_reg:inst2.GAIN[6]
GAIN[7] <= aduc_reg:inst2.GAIN[7]
GAIN[8] <= aduc_reg:inst2.GAIN[8]
GAIN[9] <= aduc_reg:inst2.GAIN[9]
GAIN[10] <= aduc_reg:inst2.GAIN[10]
GAIN[11] <= aduc_reg:inst2.GAIN[11]
GAIN[12] <= aduc_reg:inst2.GAIN[12]
GAIN[13] <= aduc_reg:inst2.GAIN[13]
GAIN[14] <= aduc_reg:inst2.GAIN[14]
GAIN[15] <= aduc_reg:inst2.GAIN[15]
MASK[0] <= LPM_FF:305.q[0]
MASK[1] <= LPM_FF:305.q[1]
MASK[2] <= LPM_FF:305.q[2]
MASK[3] <= LPM_FF:305.q[3]
MASK[4] <= LPM_FF:305.q[4]
MASK[5] <= LPM_FF:305.q[5]
MASK[6] <= LPM_FF:305.q[6]
MASK[7] <= LPM_FF:305.q[7]
MEM_A[0] <= aduc_reg:inst2.MEM_A[0]
MEM_A[1] <= aduc_reg:inst2.MEM_A[1]
MEM_A[2] <= aduc_reg:inst2.MEM_A[2]
MEM_A[3] <= aduc_reg:inst2.MEM_A[3]
MEM_A[4] <= aduc_reg:inst2.MEM_A[4]
MEM_A[5] <= aduc_reg:inst2.MEM_A[5]
MEM_A[6] <= aduc_reg:inst2.MEM_A[6]
MEM_A[7] <= aduc_reg:inst2.MEM_A[7]
MEM_A[8] <= aduc_reg:inst2.MEM_A[8]
MEM_A[9] <= aduc_reg:inst2.MEM_A[9]
MEM_A[10] <= aduc_reg:inst2.MEM_A[10]
MEM_A[11] <= aduc_reg:inst2.MEM_A[11]
MEM_A[12] <= aduc_reg:inst2.MEM_A[12]
MEM_A[13] <= aduc_reg:inst2.MEM_A[13]
MEM_A[14] <= aduc_reg:inst2.MEM_A[14]
MEM_A[15] <= aduc_reg:inst2.MEM_A[15]
MEM_A_INC[0] <= aduc_reg:inst2.MEM_A_INC[0]
MEM_A_INC[1] <= aduc_reg:inst2.MEM_A_INC[1]
MEM_A_INC[2] <= aduc_reg:inst2.MEM_A_INC[2]
MEM_A_INC[3] <= aduc_reg:inst2.MEM_A_INC[3]
MEM_A_INC[4] <= aduc_reg:inst2.MEM_A_INC[4]
MEM_A_INC[5] <= aduc_reg:inst2.MEM_A_INC[5]
MEM_A_INC[6] <= aduc_reg:inst2.MEM_A_INC[6]
MEM_A_INC[7] <= aduc_reg:inst2.MEM_A_INC[7]
MEM_A_INC[8] <= aduc_reg:inst2.MEM_A_INC[8]
MEM_A_INC[9] <= aduc_reg:inst2.MEM_A_INC[9]
MEM_A_INC[10] <= aduc_reg:inst2.MEM_A_INC[10]
MEM_A_INC[11] <= aduc_reg:inst2.MEM_A_INC[11]
MEM_A_INC[12] <= aduc_reg:inst2.MEM_A_INC[12]
MEM_A_INC[13] <= aduc_reg:inst2.MEM_A_INC[13]
MEM_A_INC[14] <= aduc_reg:inst2.MEM_A_INC[14]
MEM_A_INC[15] <= aduc_reg:inst2.MEM_A_INC[15]
MEM_DEFINE[0] <= aduc_reg:inst2.MEM_DEFINE[0]
MEM_DEFINE[1] <= aduc_reg:inst2.MEM_DEFINE[1]
MEM_DEFINE[2] <= aduc_reg:inst2.MEM_DEFINE[2]
MEM_DEFINE[3] <= aduc_reg:inst2.MEM_DEFINE[3]
MEM_DEFINE[4] <= aduc_reg:inst2.MEM_DEFINE[4]
MEM_DEFINE[5] <= aduc_reg:inst2.MEM_DEFINE[5]
MEM_DEFINE[6] <= aduc_reg:inst2.MEM_DEFINE[6]
MEM_DEFINE[7] <= aduc_reg:inst2.MEM_DEFINE[7]
MPU_D[0] <= aduc_reg:inst2.MPU_D[0]
MPU_D[1] <= aduc_reg:inst2.MPU_D[1]
MPU_D[2] <= aduc_reg:inst2.MPU_D[2]
MPU_D[3] <= aduc_reg:inst2.MPU_D[3]
MPU_D[4] <= aduc_reg:inst2.MPU_D[4]
MPU_D[5] <= aduc_reg:inst2.MPU_D[5]
MPU_D[6] <= aduc_reg:inst2.MPU_D[6]
MPU_D[7] <= aduc_reg:inst2.MPU_D[7]
RD_MEM_D[0] <= aduc_reg:inst2.RD_MEM_D[0]
RD_MEM_D[1] <= aduc_reg:inst2.RD_MEM_D[1]
RD_MEM_D[2] <= aduc_reg:inst2.RD_MEM_D[2]
RD_MEM_D[3] <= aduc_reg:inst2.RD_MEM_D[3]
RD_MEM_D[4] <= aduc_reg:inst2.RD_MEM_D[4]
RD_MEM_D[5] <= aduc_reg:inst2.RD_MEM_D[5]
RD_MEM_D[6] <= aduc_reg:inst2.RD_MEM_D[6]
RD_MEM_D[7] <= aduc_reg:inst2.RD_MEM_D[7]
RG_SHIFT[0] <= aduc_reg:inst2.RG_SHIFT[0]
RG_SHIFT[1] <= aduc_reg:inst2.RG_SHIFT[1]
RG_SHIFT[2] <= aduc_reg:inst2.RG_SHIFT[2]
RG_SHIFT[3] <= aduc_reg:inst2.RG_SHIFT[3]
RG_SHIFT[4] <= aduc_reg:inst2.RG_SHIFT[4]
RG_SHIFT[5] <= aduc_reg:inst2.RG_SHIFT[5]
RG_SHIFT[6] <= aduc_reg:inst2.RG_SHIFT[6]
RG_SHIFT[7] <= aduc_reg:inst2.RG_SHIFT[7]
RS485_MEM_DATA[0] <= aduc_reg:inst2.RS485_MEM_DATA[0]
RS485_MEM_DATA[1] <= aduc_reg:inst2.RS485_MEM_DATA[1]
RS485_MEM_DATA[2] <= aduc_reg:inst2.RS485_MEM_DATA[2]
RS485_MEM_DATA[3] <= aduc_reg:inst2.RS485_MEM_DATA[3]
RS485_MEM_DATA[4] <= aduc_reg:inst2.RS485_MEM_DATA[4]
RS485_MEM_DATA[5] <= aduc_reg:inst2.RS485_MEM_DATA[5]
RS485_MEM_DATA[6] <= aduc_reg:inst2.RS485_MEM_DATA[6]
RS485_MEM_DATA[7] <= aduc_reg:inst2.RS485_MEM_DATA[7]
SHD_SHIFT[0] <= aduc_reg:inst2.SHD_SHIFT[0]
SHD_SHIFT[1] <= aduc_reg:inst2.SHD_SHIFT[1]
SHD_SHIFT[2] <= aduc_reg:inst2.SHD_SHIFT[2]
SHD_SHIFT[3] <= aduc_reg:inst2.SHD_SHIFT[3]
SHD_SHIFT[4] <= aduc_reg:inst2.SHD_SHIFT[4]
SHD_SHIFT[5] <= aduc_reg:inst2.SHD_SHIFT[5]
SHD_SHIFT[6] <= aduc_reg:inst2.SHD_SHIFT[6]
SHD_SHIFT[7] <= aduc_reg:inst2.SHD_SHIFT[7]
SHP_SHIFT[0] <= aduc_reg:inst2.SHP_SHIFT[0]
SHP_SHIFT[1] <= aduc_reg:inst2.SHP_SHIFT[1]
SHP_SHIFT[2] <= aduc_reg:inst2.SHP_SHIFT[2]
SHP_SHIFT[3] <= aduc_reg:inst2.SHP_SHIFT[3]
SHP_SHIFT[4] <= aduc_reg:inst2.SHP_SHIFT[4]
SHP_SHIFT[5] <= aduc_reg:inst2.SHP_SHIFT[5]
SHP_SHIFT[6] <= aduc_reg:inst2.SHP_SHIFT[6]
SHP_SHIFT[7] <= aduc_reg:inst2.SHP_SHIFT[7]
SHUTTER[0] <= aduc_reg:inst2.SHUTTER[0]
SHUTTER[1] <= aduc_reg:inst2.SHUTTER[1]
SHUTTER[2] <= aduc_reg:inst2.SHUTTER[2]
SHUTTER[3] <= aduc_reg:inst2.SHUTTER[3]
SHUTTER[4] <= aduc_reg:inst2.SHUTTER[4]
SHUTTER[5] <= aduc_reg:inst2.SHUTTER[5]
SHUTTER[6] <= aduc_reg:inst2.SHUTTER[6]
SHUTTER[7] <= aduc_reg:inst2.SHUTTER[7]
SHUTTER[8] <= aduc_reg:inst2.SHUTTER[8]
SHUTTER[9] <= aduc_reg:inst2.SHUTTER[9]
SHUTTER[10] <= aduc_reg:inst2.SHUTTER[10]
SHUTTER[11] <= aduc_reg:inst2.SHUTTER[11]
SHUTTER[12] <= aduc_reg:inst2.SHUTTER[12]
SHUTTER[13] <= aduc_reg:inst2.SHUTTER[13]
SHUTTER[14] <= aduc_reg:inst2.SHUTTER[14]
SHUTTER[15] <= aduc_reg:inst2.SHUTTER[15]
TV[0] <= aduc_reg:inst2.TV[0]
TV[1] <= aduc_reg:inst2.TV[1]
TV[2] <= aduc_reg:inst2.TV[2]
TV[3] <= aduc_reg:inst2.TV[3]
TV[4] <= aduc_reg:inst2.TV[4]
TV[5] <= aduc_reg:inst2.TV[5]
TV[6] <= aduc_reg:inst2.TV[6]
TV[7] <= aduc_reg:inst2.TV[7]
VIDEO[0] <= LPM_FF:296.q[0]
VIDEO[1] <= LPM_FF:296.q[1]
VIDEO[2] <= VIDEO_MUX2.DB_MAX_OUTPUT_PORT_TYPE
VIDEO_MUX[0] <= LPM_FF:296.q[0]
VIDEO_MUX[1] <= LPM_FF:296.q[1]
nCSYNC => ~NO_FANOUT~
ODD_FIELD => ~NO_FANOUT~
DONE_A => ~NO_FANOUT~
DONE_B => ~NO_FANOUT~
DONE_C => ~NO_FANOUT~


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_DECODE:inst5
data[0] => decode_fdf:auto_generated.data[0]
data[1] => decode_fdf:auto_generated.data[1]
data[2] => decode_fdf:auto_generated.data[2]
data[3] => decode_fdf:auto_generated.data[3]
data[4] => decode_fdf:auto_generated.data[4]
data[5] => decode_fdf:auto_generated.data[5]
data[6] => decode_fdf:auto_generated.data[6]
data[7] => decode_fdf:auto_generated.data[7]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_fdf:auto_generated.eq[0]
eq[1] <= decode_fdf:auto_generated.eq[1]
eq[2] <= decode_fdf:auto_generated.eq[2]
eq[3] <= decode_fdf:auto_generated.eq[3]
eq[4] <= decode_fdf:auto_generated.eq[4]
eq[5] <= decode_fdf:auto_generated.eq[5]
eq[6] <= decode_fdf:auto_generated.eq[6]
eq[7] <= decode_fdf:auto_generated.eq[7]
eq[8] <= decode_fdf:auto_generated.eq[8]
eq[9] <= decode_fdf:auto_generated.eq[9]
eq[10] <= decode_fdf:auto_generated.eq[10]
eq[11] <= decode_fdf:auto_generated.eq[11]
eq[12] <= decode_fdf:auto_generated.eq[12]
eq[13] <= decode_fdf:auto_generated.eq[13]
eq[14] <= decode_fdf:auto_generated.eq[14]
eq[15] <= decode_fdf:auto_generated.eq[15]
eq[16] <= decode_fdf:auto_generated.eq[16]
eq[17] <= decode_fdf:auto_generated.eq[17]
eq[18] <= decode_fdf:auto_generated.eq[18]
eq[19] <= decode_fdf:auto_generated.eq[19]
eq[20] <= decode_fdf:auto_generated.eq[20]
eq[21] <= decode_fdf:auto_generated.eq[21]
eq[22] <= decode_fdf:auto_generated.eq[22]
eq[23] <= decode_fdf:auto_generated.eq[23]
eq[24] <= decode_fdf:auto_generated.eq[24]
eq[25] <= decode_fdf:auto_generated.eq[25]
eq[26] <= decode_fdf:auto_generated.eq[26]
eq[27] <= decode_fdf:auto_generated.eq[27]
eq[28] <= decode_fdf:auto_generated.eq[28]
eq[29] <= decode_fdf:auto_generated.eq[29]
eq[30] <= decode_fdf:auto_generated.eq[30]
eq[31] <= decode_fdf:auto_generated.eq[31]
eq[32] <= decode_fdf:auto_generated.eq[32]
eq[33] <= decode_fdf:auto_generated.eq[33]
eq[34] <= decode_fdf:auto_generated.eq[34]
eq[35] <= decode_fdf:auto_generated.eq[35]
eq[36] <= decode_fdf:auto_generated.eq[36]
eq[37] <= decode_fdf:auto_generated.eq[37]
eq[38] <= decode_fdf:auto_generated.eq[38]
eq[39] <= decode_fdf:auto_generated.eq[39]
eq[40] <= decode_fdf:auto_generated.eq[40]
eq[41] <= decode_fdf:auto_generated.eq[41]
eq[42] <= decode_fdf:auto_generated.eq[42]
eq[43] <= decode_fdf:auto_generated.eq[43]
eq[44] <= decode_fdf:auto_generated.eq[44]
eq[45] <= decode_fdf:auto_generated.eq[45]
eq[46] <= decode_fdf:auto_generated.eq[46]
eq[47] <= decode_fdf:auto_generated.eq[47]
eq[48] <= decode_fdf:auto_generated.eq[48]
eq[49] <= decode_fdf:auto_generated.eq[49]
eq[50] <= decode_fdf:auto_generated.eq[50]
eq[51] <= decode_fdf:auto_generated.eq[51]
eq[52] <= decode_fdf:auto_generated.eq[52]
eq[53] <= decode_fdf:auto_generated.eq[53]
eq[54] <= decode_fdf:auto_generated.eq[54]
eq[55] <= decode_fdf:auto_generated.eq[55]
eq[56] <= decode_fdf:auto_generated.eq[56]
eq[57] <= decode_fdf:auto_generated.eq[57]
eq[58] <= decode_fdf:auto_generated.eq[58]
eq[59] <= decode_fdf:auto_generated.eq[59]
eq[60] <= decode_fdf:auto_generated.eq[60]
eq[61] <= decode_fdf:auto_generated.eq[61]
eq[62] <= decode_fdf:auto_generated.eq[62]
eq[63] <= decode_fdf:auto_generated.eq[63]
eq[64] <= decode_fdf:auto_generated.eq[64]
eq[65] <= decode_fdf:auto_generated.eq[65]
eq[66] <= decode_fdf:auto_generated.eq[66]
eq[67] <= decode_fdf:auto_generated.eq[67]
eq[68] <= decode_fdf:auto_generated.eq[68]
eq[69] <= decode_fdf:auto_generated.eq[69]
eq[70] <= decode_fdf:auto_generated.eq[70]
eq[71] <= decode_fdf:auto_generated.eq[71]
eq[72] <= decode_fdf:auto_generated.eq[72]
eq[73] <= decode_fdf:auto_generated.eq[73]
eq[74] <= decode_fdf:auto_generated.eq[74]
eq[75] <= decode_fdf:auto_generated.eq[75]
eq[76] <= decode_fdf:auto_generated.eq[76]
eq[77] <= decode_fdf:auto_generated.eq[77]
eq[78] <= decode_fdf:auto_generated.eq[78]
eq[79] <= decode_fdf:auto_generated.eq[79]
eq[80] <= decode_fdf:auto_generated.eq[80]
eq[81] <= decode_fdf:auto_generated.eq[81]
eq[82] <= decode_fdf:auto_generated.eq[82]
eq[83] <= decode_fdf:auto_generated.eq[83]
eq[84] <= decode_fdf:auto_generated.eq[84]
eq[85] <= decode_fdf:auto_generated.eq[85]
eq[86] <= decode_fdf:auto_generated.eq[86]
eq[87] <= decode_fdf:auto_generated.eq[87]
eq[88] <= decode_fdf:auto_generated.eq[88]
eq[89] <= decode_fdf:auto_generated.eq[89]
eq[90] <= decode_fdf:auto_generated.eq[90]
eq[91] <= decode_fdf:auto_generated.eq[91]
eq[92] <= decode_fdf:auto_generated.eq[92]
eq[93] <= decode_fdf:auto_generated.eq[93]
eq[94] <= decode_fdf:auto_generated.eq[94]
eq[95] <= decode_fdf:auto_generated.eq[95]
eq[96] <= decode_fdf:auto_generated.eq[96]
eq[97] <= decode_fdf:auto_generated.eq[97]
eq[98] <= decode_fdf:auto_generated.eq[98]
eq[99] <= decode_fdf:auto_generated.eq[99]
eq[100] <= decode_fdf:auto_generated.eq[100]
eq[101] <= decode_fdf:auto_generated.eq[101]
eq[102] <= decode_fdf:auto_generated.eq[102]
eq[103] <= decode_fdf:auto_generated.eq[103]
eq[104] <= decode_fdf:auto_generated.eq[104]
eq[105] <= decode_fdf:auto_generated.eq[105]
eq[106] <= decode_fdf:auto_generated.eq[106]
eq[107] <= decode_fdf:auto_generated.eq[107]
eq[108] <= decode_fdf:auto_generated.eq[108]
eq[109] <= decode_fdf:auto_generated.eq[109]
eq[110] <= decode_fdf:auto_generated.eq[110]
eq[111] <= decode_fdf:auto_generated.eq[111]
eq[112] <= decode_fdf:auto_generated.eq[112]
eq[113] <= decode_fdf:auto_generated.eq[113]
eq[114] <= decode_fdf:auto_generated.eq[114]
eq[115] <= decode_fdf:auto_generated.eq[115]
eq[116] <= decode_fdf:auto_generated.eq[116]
eq[117] <= decode_fdf:auto_generated.eq[117]
eq[118] <= decode_fdf:auto_generated.eq[118]
eq[119] <= decode_fdf:auto_generated.eq[119]
eq[120] <= decode_fdf:auto_generated.eq[120]
eq[121] <= decode_fdf:auto_generated.eq[121]
eq[122] <= decode_fdf:auto_generated.eq[122]
eq[123] <= decode_fdf:auto_generated.eq[123]
eq[124] <= decode_fdf:auto_generated.eq[124]
eq[125] <= decode_fdf:auto_generated.eq[125]
eq[126] <= decode_fdf:auto_generated.eq[126]
eq[127] <= decode_fdf:auto_generated.eq[127]
eq[128] <= decode_fdf:auto_generated.eq[128]
eq[129] <= decode_fdf:auto_generated.eq[129]
eq[130] <= decode_fdf:auto_generated.eq[130]
eq[131] <= decode_fdf:auto_generated.eq[131]
eq[132] <= decode_fdf:auto_generated.eq[132]
eq[133] <= decode_fdf:auto_generated.eq[133]
eq[134] <= decode_fdf:auto_generated.eq[134]
eq[135] <= decode_fdf:auto_generated.eq[135]
eq[136] <= decode_fdf:auto_generated.eq[136]
eq[137] <= decode_fdf:auto_generated.eq[137]
eq[138] <= decode_fdf:auto_generated.eq[138]
eq[139] <= decode_fdf:auto_generated.eq[139]
eq[140] <= decode_fdf:auto_generated.eq[140]
eq[141] <= decode_fdf:auto_generated.eq[141]
eq[142] <= decode_fdf:auto_generated.eq[142]
eq[143] <= decode_fdf:auto_generated.eq[143]
eq[144] <= decode_fdf:auto_generated.eq[144]
eq[145] <= decode_fdf:auto_generated.eq[145]
eq[146] <= decode_fdf:auto_generated.eq[146]
eq[147] <= decode_fdf:auto_generated.eq[147]
eq[148] <= decode_fdf:auto_generated.eq[148]
eq[149] <= decode_fdf:auto_generated.eq[149]
eq[150] <= decode_fdf:auto_generated.eq[150]
eq[151] <= decode_fdf:auto_generated.eq[151]
eq[152] <= decode_fdf:auto_generated.eq[152]
eq[153] <= decode_fdf:auto_generated.eq[153]
eq[154] <= decode_fdf:auto_generated.eq[154]
eq[155] <= decode_fdf:auto_generated.eq[155]
eq[156] <= decode_fdf:auto_generated.eq[156]
eq[157] <= decode_fdf:auto_generated.eq[157]
eq[158] <= decode_fdf:auto_generated.eq[158]
eq[159] <= decode_fdf:auto_generated.eq[159]
eq[160] <= decode_fdf:auto_generated.eq[160]
eq[161] <= decode_fdf:auto_generated.eq[161]
eq[162] <= decode_fdf:auto_generated.eq[162]
eq[163] <= decode_fdf:auto_generated.eq[163]
eq[164] <= decode_fdf:auto_generated.eq[164]
eq[165] <= decode_fdf:auto_generated.eq[165]
eq[166] <= decode_fdf:auto_generated.eq[166]
eq[167] <= decode_fdf:auto_generated.eq[167]
eq[168] <= decode_fdf:auto_generated.eq[168]
eq[169] <= decode_fdf:auto_generated.eq[169]
eq[170] <= decode_fdf:auto_generated.eq[170]
eq[171] <= decode_fdf:auto_generated.eq[171]
eq[172] <= decode_fdf:auto_generated.eq[172]
eq[173] <= decode_fdf:auto_generated.eq[173]
eq[174] <= decode_fdf:auto_generated.eq[174]
eq[175] <= decode_fdf:auto_generated.eq[175]
eq[176] <= decode_fdf:auto_generated.eq[176]
eq[177] <= decode_fdf:auto_generated.eq[177]
eq[178] <= decode_fdf:auto_generated.eq[178]
eq[179] <= decode_fdf:auto_generated.eq[179]
eq[180] <= decode_fdf:auto_generated.eq[180]
eq[181] <= decode_fdf:auto_generated.eq[181]
eq[182] <= decode_fdf:auto_generated.eq[182]
eq[183] <= decode_fdf:auto_generated.eq[183]
eq[184] <= decode_fdf:auto_generated.eq[184]
eq[185] <= decode_fdf:auto_generated.eq[185]
eq[186] <= decode_fdf:auto_generated.eq[186]
eq[187] <= decode_fdf:auto_generated.eq[187]
eq[188] <= decode_fdf:auto_generated.eq[188]
eq[189] <= decode_fdf:auto_generated.eq[189]
eq[190] <= decode_fdf:auto_generated.eq[190]
eq[191] <= decode_fdf:auto_generated.eq[191]
eq[192] <= decode_fdf:auto_generated.eq[192]
eq[193] <= decode_fdf:auto_generated.eq[193]
eq[194] <= decode_fdf:auto_generated.eq[194]
eq[195] <= decode_fdf:auto_generated.eq[195]
eq[196] <= decode_fdf:auto_generated.eq[196]
eq[197] <= decode_fdf:auto_generated.eq[197]
eq[198] <= decode_fdf:auto_generated.eq[198]
eq[199] <= decode_fdf:auto_generated.eq[199]
eq[200] <= decode_fdf:auto_generated.eq[200]
eq[201] <= decode_fdf:auto_generated.eq[201]
eq[202] <= decode_fdf:auto_generated.eq[202]
eq[203] <= decode_fdf:auto_generated.eq[203]
eq[204] <= decode_fdf:auto_generated.eq[204]
eq[205] <= decode_fdf:auto_generated.eq[205]
eq[206] <= decode_fdf:auto_generated.eq[206]
eq[207] <= decode_fdf:auto_generated.eq[207]
eq[208] <= decode_fdf:auto_generated.eq[208]
eq[209] <= decode_fdf:auto_generated.eq[209]
eq[210] <= decode_fdf:auto_generated.eq[210]
eq[211] <= decode_fdf:auto_generated.eq[211]
eq[212] <= decode_fdf:auto_generated.eq[212]
eq[213] <= decode_fdf:auto_generated.eq[213]
eq[214] <= decode_fdf:auto_generated.eq[214]
eq[215] <= decode_fdf:auto_generated.eq[215]
eq[216] <= decode_fdf:auto_generated.eq[216]
eq[217] <= decode_fdf:auto_generated.eq[217]
eq[218] <= decode_fdf:auto_generated.eq[218]
eq[219] <= decode_fdf:auto_generated.eq[219]
eq[220] <= decode_fdf:auto_generated.eq[220]
eq[221] <= decode_fdf:auto_generated.eq[221]
eq[222] <= decode_fdf:auto_generated.eq[222]
eq[223] <= decode_fdf:auto_generated.eq[223]
eq[224] <= decode_fdf:auto_generated.eq[224]
eq[225] <= decode_fdf:auto_generated.eq[225]
eq[226] <= decode_fdf:auto_generated.eq[226]
eq[227] <= decode_fdf:auto_generated.eq[227]
eq[228] <= decode_fdf:auto_generated.eq[228]
eq[229] <= decode_fdf:auto_generated.eq[229]
eq[230] <= decode_fdf:auto_generated.eq[230]
eq[231] <= decode_fdf:auto_generated.eq[231]
eq[232] <= decode_fdf:auto_generated.eq[232]
eq[233] <= decode_fdf:auto_generated.eq[233]
eq[234] <= decode_fdf:auto_generated.eq[234]
eq[235] <= decode_fdf:auto_generated.eq[235]
eq[236] <= decode_fdf:auto_generated.eq[236]
eq[237] <= decode_fdf:auto_generated.eq[237]
eq[238] <= decode_fdf:auto_generated.eq[238]
eq[239] <= decode_fdf:auto_generated.eq[239]
eq[240] <= decode_fdf:auto_generated.eq[240]
eq[241] <= decode_fdf:auto_generated.eq[241]
eq[242] <= decode_fdf:auto_generated.eq[242]
eq[243] <= decode_fdf:auto_generated.eq[243]
eq[244] <= decode_fdf:auto_generated.eq[244]
eq[245] <= decode_fdf:auto_generated.eq[245]
eq[246] <= decode_fdf:auto_generated.eq[246]
eq[247] <= decode_fdf:auto_generated.eq[247]
eq[248] <= decode_fdf:auto_generated.eq[248]
eq[249] <= decode_fdf:auto_generated.eq[249]
eq[250] <= decode_fdf:auto_generated.eq[250]
eq[251] <= decode_fdf:auto_generated.eq[251]
eq[252] <= decode_fdf:auto_generated.eq[252]
eq[253] <= decode_fdf:auto_generated.eq[253]
eq[254] <= decode_fdf:auto_generated.eq[254]
eq[255] <= decode_fdf:auto_generated.eq[255]


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_DECODE:inst5|decode_fdf:auto_generated
data[0] => w_anode1580w[1].IN1
data[0] => w_anode1600w[1].IN1
data[0] => w_anode1620w[1].IN1
data[0] => w_anode1640w[1].IN1
data[0] => w_anode1674w[1].IN1
data[0] => w_anode1694w[1].IN1
data[0] => w_anode1714w[1].IN1
data[0] => w_anode1734w[1].IN1
data[0] => w_anode1767w[1].IN1
data[0] => w_anode1787w[1].IN1
data[0] => w_anode1807w[1].IN1
data[0] => w_anode1827w[1].IN1
data[0] => w_anode1860w[1].IN1
data[0] => w_anode1880w[1].IN1
data[0] => w_anode1900w[1].IN1
data[0] => w_anode1920w[1].IN1
data[0] => w_anode1953w[1].IN1
data[0] => w_anode1973w[1].IN1
data[0] => w_anode1993w[1].IN1
data[0] => w_anode2013w[1].IN1
data[0] => w_anode2046w[1].IN1
data[0] => w_anode2066w[1].IN1
data[0] => w_anode2086w[1].IN1
data[0] => w_anode2106w[1].IN1
data[0] => w_anode2139w[1].IN1
data[0] => w_anode2159w[1].IN1
data[0] => w_anode2179w[1].IN1
data[0] => w_anode2199w[1].IN1
data[0] => w_anode2232w[1].IN1
data[0] => w_anode2252w[1].IN1
data[0] => w_anode2272w[1].IN1
data[0] => w_anode2292w[1].IN1
data[0] => w_anode113w[1].IN1
data[0] => w_anode147w[1].IN1
data[0] => w_anode167w[1].IN1
data[0] => w_anode187w[1].IN1
data[0] => w_anode207w[1].IN1
data[0] => w_anode240w[1].IN1
data[0] => w_anode260w[1].IN1
data[0] => w_anode280w[1].IN1
data[0] => w_anode300w[1].IN1
data[0] => w_anode333w[1].IN1
data[0] => w_anode353w[1].IN1
data[0] => w_anode373w[1].IN1
data[0] => w_anode393w[1].IN1
data[0] => w_anode426w[1].IN1
data[0] => w_anode446w[1].IN1
data[0] => w_anode466w[1].IN1
data[0] => w_anode486w[1].IN1
data[0] => w_anode519w[1].IN1
data[0] => w_anode539w[1].IN1
data[0] => w_anode53w[1].IN1
data[0] => w_anode559w[1].IN1
data[0] => w_anode579w[1].IN1
data[0] => w_anode612w[1].IN1
data[0] => w_anode632w[1].IN1
data[0] => w_anode652w[1].IN1
data[0] => w_anode672w[1].IN1
data[0] => w_anode705w[1].IN1
data[0] => w_anode725w[1].IN1
data[0] => w_anode73w[1].IN1
data[0] => w_anode745w[1].IN1
data[0] => w_anode765w[1].IN1
data[0] => w_anode93w[1].IN1
data[0] => w_anode2343w[1].IN1
data[0] => w_anode2363w[1].IN1
data[0] => w_anode2383w[1].IN1
data[0] => w_anode2403w[1].IN1
data[0] => w_anode2437w[1].IN1
data[0] => w_anode2457w[1].IN1
data[0] => w_anode2477w[1].IN1
data[0] => w_anode2497w[1].IN1
data[0] => w_anode2530w[1].IN1
data[0] => w_anode2550w[1].IN1
data[0] => w_anode2570w[1].IN1
data[0] => w_anode2590w[1].IN1
data[0] => w_anode2623w[1].IN1
data[0] => w_anode2643w[1].IN1
data[0] => w_anode2663w[1].IN1
data[0] => w_anode2683w[1].IN1
data[0] => w_anode2716w[1].IN1
data[0] => w_anode2736w[1].IN1
data[0] => w_anode2756w[1].IN1
data[0] => w_anode2776w[1].IN1
data[0] => w_anode2809w[1].IN1
data[0] => w_anode2829w[1].IN1
data[0] => w_anode2849w[1].IN1
data[0] => w_anode2869w[1].IN1
data[0] => w_anode2902w[1].IN1
data[0] => w_anode2922w[1].IN1
data[0] => w_anode2942w[1].IN1
data[0] => w_anode2962w[1].IN1
data[0] => w_anode2995w[1].IN1
data[0] => w_anode3015w[1].IN1
data[0] => w_anode3035w[1].IN1
data[0] => w_anode3055w[1].IN1
data[0] => w_anode1004w[1].IN1
data[0] => w_anode1024w[1].IN1
data[0] => w_anode1044w[1].IN1
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1097w[1].IN1
data[0] => w_anode1117w[1].IN1
data[0] => w_anode1137w[1].IN1
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1190w[1].IN1
data[0] => w_anode1210w[1].IN1
data[0] => w_anode1230w[1].IN1
data[0] => w_anode1250w[1].IN1
data[0] => w_anode1283w[1].IN1
data[0] => w_anode1303w[1].IN1
data[0] => w_anode1323w[1].IN1
data[0] => w_anode1343w[1].IN1
data[0] => w_anode1376w[1].IN1
data[0] => w_anode1396w[1].IN1
data[0] => w_anode1416w[1].IN1
data[0] => w_anode1436w[1].IN1
data[0] => w_anode1469w[1].IN1
data[0] => w_anode1489w[1].IN1
data[0] => w_anode1509w[1].IN1
data[0] => w_anode1529w[1].IN1
data[0] => w_anode817w[1].IN1
data[0] => w_anode837w[1].IN1
data[0] => w_anode857w[1].IN1
data[0] => w_anode877w[1].IN1
data[0] => w_anode911w[1].IN1
data[0] => w_anode931w[1].IN1
data[0] => w_anode951w[1].IN1
data[0] => w_anode971w[1].IN1
data[1] => w_anode1590w[2].IN1
data[1] => w_anode1600w[2].IN1
data[1] => w_anode1630w[2].IN1
data[1] => w_anode1640w[2].IN1
data[1] => w_anode1684w[2].IN1
data[1] => w_anode1694w[2].IN1
data[1] => w_anode1724w[2].IN1
data[1] => w_anode1734w[2].IN1
data[1] => w_anode1777w[2].IN1
data[1] => w_anode1787w[2].IN1
data[1] => w_anode1817w[2].IN1
data[1] => w_anode1827w[2].IN1
data[1] => w_anode1870w[2].IN1
data[1] => w_anode1880w[2].IN1
data[1] => w_anode1910w[2].IN1
data[1] => w_anode1920w[2].IN1
data[1] => w_anode1963w[2].IN1
data[1] => w_anode1973w[2].IN1
data[1] => w_anode2003w[2].IN1
data[1] => w_anode2013w[2].IN1
data[1] => w_anode2056w[2].IN1
data[1] => w_anode2066w[2].IN1
data[1] => w_anode2096w[2].IN1
data[1] => w_anode2106w[2].IN1
data[1] => w_anode2149w[2].IN1
data[1] => w_anode2159w[2].IN1
data[1] => w_anode2189w[2].IN1
data[1] => w_anode2199w[2].IN1
data[1] => w_anode2242w[2].IN1
data[1] => w_anode2252w[2].IN1
data[1] => w_anode2282w[2].IN1
data[1] => w_anode2292w[2].IN1
data[1] => w_anode103w[2].IN1
data[1] => w_anode113w[2].IN1
data[1] => w_anode157w[2].IN1
data[1] => w_anode167w[2].IN1
data[1] => w_anode197w[2].IN1
data[1] => w_anode207w[2].IN1
data[1] => w_anode250w[2].IN1
data[1] => w_anode260w[2].IN1
data[1] => w_anode290w[2].IN1
data[1] => w_anode300w[2].IN1
data[1] => w_anode343w[2].IN1
data[1] => w_anode353w[2].IN1
data[1] => w_anode383w[2].IN1
data[1] => w_anode393w[2].IN1
data[1] => w_anode436w[2].IN1
data[1] => w_anode446w[2].IN1
data[1] => w_anode476w[2].IN1
data[1] => w_anode486w[2].IN1
data[1] => w_anode529w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode569w[2].IN1
data[1] => w_anode579w[2].IN1
data[1] => w_anode622w[2].IN1
data[1] => w_anode632w[2].IN1
data[1] => w_anode63w[2].IN1
data[1] => w_anode662w[2].IN1
data[1] => w_anode672w[2].IN1
data[1] => w_anode715w[2].IN1
data[1] => w_anode725w[2].IN1
data[1] => w_anode73w[2].IN1
data[1] => w_anode755w[2].IN1
data[1] => w_anode765w[2].IN1
data[1] => w_anode2353w[2].IN1
data[1] => w_anode2363w[2].IN1
data[1] => w_anode2393w[2].IN1
data[1] => w_anode2403w[2].IN1
data[1] => w_anode2447w[2].IN1
data[1] => w_anode2457w[2].IN1
data[1] => w_anode2487w[2].IN1
data[1] => w_anode2497w[2].IN1
data[1] => w_anode2540w[2].IN1
data[1] => w_anode2550w[2].IN1
data[1] => w_anode2580w[2].IN1
data[1] => w_anode2590w[2].IN1
data[1] => w_anode2633w[2].IN1
data[1] => w_anode2643w[2].IN1
data[1] => w_anode2673w[2].IN1
data[1] => w_anode2683w[2].IN1
data[1] => w_anode2726w[2].IN1
data[1] => w_anode2736w[2].IN1
data[1] => w_anode2766w[2].IN1
data[1] => w_anode2776w[2].IN1
data[1] => w_anode2819w[2].IN1
data[1] => w_anode2829w[2].IN1
data[1] => w_anode2859w[2].IN1
data[1] => w_anode2869w[2].IN1
data[1] => w_anode2912w[2].IN1
data[1] => w_anode2922w[2].IN1
data[1] => w_anode2952w[2].IN1
data[1] => w_anode2962w[2].IN1
data[1] => w_anode3005w[2].IN1
data[1] => w_anode3015w[2].IN1
data[1] => w_anode3045w[2].IN1
data[1] => w_anode3055w[2].IN1
data[1] => w_anode1014w[2].IN1
data[1] => w_anode1024w[2].IN1
data[1] => w_anode1054w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1107w[2].IN1
data[1] => w_anode1117w[2].IN1
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1157w[2].IN1
data[1] => w_anode1200w[2].IN1
data[1] => w_anode1210w[2].IN1
data[1] => w_anode1240w[2].IN1
data[1] => w_anode1250w[2].IN1
data[1] => w_anode1293w[2].IN1
data[1] => w_anode1303w[2].IN1
data[1] => w_anode1333w[2].IN1
data[1] => w_anode1343w[2].IN1
data[1] => w_anode1386w[2].IN1
data[1] => w_anode1396w[2].IN1
data[1] => w_anode1426w[2].IN1
data[1] => w_anode1436w[2].IN1
data[1] => w_anode1479w[2].IN1
data[1] => w_anode1489w[2].IN1
data[1] => w_anode1519w[2].IN1
data[1] => w_anode1529w[2].IN1
data[1] => w_anode827w[2].IN1
data[1] => w_anode837w[2].IN1
data[1] => w_anode867w[2].IN1
data[1] => w_anode877w[2].IN1
data[1] => w_anode921w[2].IN1
data[1] => w_anode931w[2].IN1
data[1] => w_anode961w[2].IN1
data[1] => w_anode971w[2].IN1
data[2] => w_anode1610w[3].IN1
data[2] => w_anode1620w[3].IN1
data[2] => w_anode1630w[3].IN1
data[2] => w_anode1640w[3].IN1
data[2] => w_anode1704w[3].IN1
data[2] => w_anode1714w[3].IN1
data[2] => w_anode1724w[3].IN1
data[2] => w_anode1734w[3].IN1
data[2] => w_anode1797w[3].IN1
data[2] => w_anode1807w[3].IN1
data[2] => w_anode1817w[3].IN1
data[2] => w_anode1827w[3].IN1
data[2] => w_anode1890w[3].IN1
data[2] => w_anode1900w[3].IN1
data[2] => w_anode1910w[3].IN1
data[2] => w_anode1920w[3].IN1
data[2] => w_anode1983w[3].IN1
data[2] => w_anode1993w[3].IN1
data[2] => w_anode2003w[3].IN1
data[2] => w_anode2013w[3].IN1
data[2] => w_anode2076w[3].IN1
data[2] => w_anode2086w[3].IN1
data[2] => w_anode2096w[3].IN1
data[2] => w_anode2106w[3].IN1
data[2] => w_anode2169w[3].IN1
data[2] => w_anode2179w[3].IN1
data[2] => w_anode2189w[3].IN1
data[2] => w_anode2199w[3].IN1
data[2] => w_anode2262w[3].IN1
data[2] => w_anode2272w[3].IN1
data[2] => w_anode2282w[3].IN1
data[2] => w_anode2292w[3].IN1
data[2] => w_anode103w[3].IN1
data[2] => w_anode113w[3].IN1
data[2] => w_anode177w[3].IN1
data[2] => w_anode187w[3].IN1
data[2] => w_anode197w[3].IN1
data[2] => w_anode207w[3].IN1
data[2] => w_anode270w[3].IN1
data[2] => w_anode280w[3].IN1
data[2] => w_anode290w[3].IN1
data[2] => w_anode300w[3].IN1
data[2] => w_anode363w[3].IN1
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode456w[3].IN1
data[2] => w_anode466w[3].IN1
data[2] => w_anode476w[3].IN1
data[2] => w_anode486w[3].IN1
data[2] => w_anode549w[3].IN1
data[2] => w_anode559w[3].IN1
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode642w[3].IN1
data[2] => w_anode652w[3].IN1
data[2] => w_anode662w[3].IN1
data[2] => w_anode672w[3].IN1
data[2] => w_anode735w[3].IN1
data[2] => w_anode745w[3].IN1
data[2] => w_anode755w[3].IN1
data[2] => w_anode765w[3].IN1
data[2] => w_anode83w[3].IN1
data[2] => w_anode93w[3].IN1
data[2] => w_anode2373w[3].IN1
data[2] => w_anode2383w[3].IN1
data[2] => w_anode2393w[3].IN1
data[2] => w_anode2403w[3].IN1
data[2] => w_anode2467w[3].IN1
data[2] => w_anode2477w[3].IN1
data[2] => w_anode2487w[3].IN1
data[2] => w_anode2497w[3].IN1
data[2] => w_anode2560w[3].IN1
data[2] => w_anode2570w[3].IN1
data[2] => w_anode2580w[3].IN1
data[2] => w_anode2590w[3].IN1
data[2] => w_anode2653w[3].IN1
data[2] => w_anode2663w[3].IN1
data[2] => w_anode2673w[3].IN1
data[2] => w_anode2683w[3].IN1
data[2] => w_anode2746w[3].IN1
data[2] => w_anode2756w[3].IN1
data[2] => w_anode2766w[3].IN1
data[2] => w_anode2776w[3].IN1
data[2] => w_anode2839w[3].IN1
data[2] => w_anode2849w[3].IN1
data[2] => w_anode2859w[3].IN1
data[2] => w_anode2869w[3].IN1
data[2] => w_anode2932w[3].IN1
data[2] => w_anode2942w[3].IN1
data[2] => w_anode2952w[3].IN1
data[2] => w_anode2962w[3].IN1
data[2] => w_anode3025w[3].IN1
data[2] => w_anode3035w[3].IN1
data[2] => w_anode3045w[3].IN1
data[2] => w_anode3055w[3].IN1
data[2] => w_anode1034w[3].IN1
data[2] => w_anode1044w[3].IN1
data[2] => w_anode1054w[3].IN1
data[2] => w_anode1064w[3].IN1
data[2] => w_anode1127w[3].IN1
data[2] => w_anode1137w[3].IN1
data[2] => w_anode1147w[3].IN1
data[2] => w_anode1157w[3].IN1
data[2] => w_anode1220w[3].IN1
data[2] => w_anode1230w[3].IN1
data[2] => w_anode1240w[3].IN1
data[2] => w_anode1250w[3].IN1
data[2] => w_anode1313w[3].IN1
data[2] => w_anode1323w[3].IN1
data[2] => w_anode1333w[3].IN1
data[2] => w_anode1343w[3].IN1
data[2] => w_anode1406w[3].IN1
data[2] => w_anode1416w[3].IN1
data[2] => w_anode1426w[3].IN1
data[2] => w_anode1436w[3].IN1
data[2] => w_anode1499w[3].IN1
data[2] => w_anode1509w[3].IN1
data[2] => w_anode1519w[3].IN1
data[2] => w_anode1529w[3].IN1
data[2] => w_anode847w[3].IN1
data[2] => w_anode857w[3].IN1
data[2] => w_anode867w[3].IN1
data[2] => w_anode877w[3].IN1
data[2] => w_anode941w[3].IN1
data[2] => w_anode951w[3].IN1
data[2] => w_anode961w[3].IN1
data[2] => w_anode971w[3].IN1
data[3] => w_anode1075w[1].IN1
data[3] => w_anode125w[1].IN1
data[3] => w_anode1261w[1].IN1
data[3] => w_anode1447w[1].IN1
data[3] => w_anode1652w[1].IN1
data[3] => w_anode1838w[1].IN1
data[3] => w_anode2024w[1].IN1
data[3] => w_anode2210w[1].IN1
data[3] => w_anode2415w[1].IN1
data[3] => w_anode2601w[1].IN1
data[3] => w_anode2787w[1].IN1
data[3] => w_anode2973w[1].IN1
data[3] => w_anode311w[1].IN1
data[3] => w_anode497w[1].IN1
data[3] => w_anode683w[1].IN1
data[3] => w_anode889w[1].IN1
data[4] => w_anode1075w[2].IN1
data[4] => w_anode1354w[2].IN1
data[4] => w_anode1447w[2].IN1
data[4] => w_anode1745w[2].IN1
data[4] => w_anode1838w[2].IN1
data[4] => w_anode2117w[2].IN1
data[4] => w_anode218w[2].IN1
data[4] => w_anode2210w[2].IN1
data[4] => w_anode2508w[2].IN1
data[4] => w_anode2601w[2].IN1
data[4] => w_anode2880w[2].IN1
data[4] => w_anode2973w[2].IN1
data[4] => w_anode311w[2].IN1
data[4] => w_anode590w[2].IN1
data[4] => w_anode683w[2].IN1
data[4] => w_anode982w[2].IN1
data[5] => w_anode1168w[3].IN1
data[5] => w_anode1261w[3].IN1
data[5] => w_anode1354w[3].IN1
data[5] => w_anode1447w[3].IN1
data[5] => w_anode1931w[3].IN1
data[5] => w_anode2024w[3].IN1
data[5] => w_anode2117w[3].IN1
data[5] => w_anode2210w[3].IN1
data[5] => w_anode2694w[3].IN1
data[5] => w_anode2787w[3].IN1
data[5] => w_anode2880w[3].IN1
data[5] => w_anode2973w[3].IN1
data[5] => w_anode404w[3].IN1
data[5] => w_anode497w[3].IN1
data[5] => w_anode590w[3].IN1
data[5] => w_anode683w[3].IN1
data[6] => w_anode2304w[1].IN1
data[6] => w_anode778w[1].IN1
data[7] => w_anode1541w[2].IN1
data[7] => w_anode2304w[2].IN1
eq[0] <= w_anode36w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode53w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode73w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode83w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode93w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode103w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode113w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode136w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode260w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode270w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode280w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode290w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode322w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode415w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode446w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode456w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode466w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode476w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode486w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode601w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode622w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode632w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode642w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode652w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode662w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode672w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode745w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode755w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode765w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode800w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode837w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode847w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode857w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode867w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode877w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode921w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[75] <= w_anode931w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[76] <= w_anode941w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[77] <= w_anode951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[78] <= w_anode961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[79] <= w_anode971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[80] <= w_anode993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[81] <= w_anode1004w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[82] <= w_anode1014w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[83] <= w_anode1024w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[84] <= w_anode1034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[85] <= w_anode1044w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[86] <= w_anode1054w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[87] <= w_anode1064w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[88] <= w_anode1086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[89] <= w_anode1097w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[90] <= w_anode1107w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[91] <= w_anode1117w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[92] <= w_anode1127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[93] <= w_anode1137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[94] <= w_anode1147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[95] <= w_anode1157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[96] <= w_anode1179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[97] <= w_anode1190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[98] <= w_anode1200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[99] <= w_anode1210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[100] <= w_anode1220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[101] <= w_anode1230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[102] <= w_anode1240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[103] <= w_anode1250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[104] <= w_anode1272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[105] <= w_anode1283w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[106] <= w_anode1293w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[107] <= w_anode1303w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[108] <= w_anode1313w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[109] <= w_anode1323w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[110] <= w_anode1333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[111] <= w_anode1343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[112] <= w_anode1365w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[113] <= w_anode1376w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[114] <= w_anode1386w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[115] <= w_anode1396w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[116] <= w_anode1406w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[117] <= w_anode1416w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[118] <= w_anode1426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[119] <= w_anode1436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[120] <= w_anode1458w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[121] <= w_anode1469w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[122] <= w_anode1479w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[123] <= w_anode1489w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[124] <= w_anode1499w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[125] <= w_anode1509w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[126] <= w_anode1519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[127] <= w_anode1529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[128] <= w_anode1563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[129] <= w_anode1580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[130] <= w_anode1590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[131] <= w_anode1600w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[132] <= w_anode1610w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[133] <= w_anode1620w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[134] <= w_anode1630w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[135] <= w_anode1640w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[136] <= w_anode1663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[137] <= w_anode1674w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[138] <= w_anode1684w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[139] <= w_anode1694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[140] <= w_anode1704w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[141] <= w_anode1714w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[142] <= w_anode1724w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[143] <= w_anode1734w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[144] <= w_anode1756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[145] <= w_anode1767w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[146] <= w_anode1777w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[147] <= w_anode1787w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[148] <= w_anode1797w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[149] <= w_anode1807w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[150] <= w_anode1817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[151] <= w_anode1827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[152] <= w_anode1849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[153] <= w_anode1860w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[154] <= w_anode1870w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[155] <= w_anode1880w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[156] <= w_anode1890w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[157] <= w_anode1900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[158] <= w_anode1910w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[159] <= w_anode1920w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[160] <= w_anode1942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[161] <= w_anode1953w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[162] <= w_anode1963w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[163] <= w_anode1973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[164] <= w_anode1983w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[165] <= w_anode1993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[166] <= w_anode2003w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[167] <= w_anode2013w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[168] <= w_anode2035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[169] <= w_anode2046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[170] <= w_anode2056w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[171] <= w_anode2066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[172] <= w_anode2076w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[173] <= w_anode2086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[174] <= w_anode2096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[175] <= w_anode2106w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[176] <= w_anode2128w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[177] <= w_anode2139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[178] <= w_anode2149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[179] <= w_anode2159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[180] <= w_anode2169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[181] <= w_anode2179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[182] <= w_anode2189w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[183] <= w_anode2199w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[184] <= w_anode2221w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[185] <= w_anode2232w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[186] <= w_anode2242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[187] <= w_anode2252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[188] <= w_anode2262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[189] <= w_anode2272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[190] <= w_anode2282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[191] <= w_anode2292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[192] <= w_anode2326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[193] <= w_anode2343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[194] <= w_anode2353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[195] <= w_anode2363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[196] <= w_anode2373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[197] <= w_anode2383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[198] <= w_anode2393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[199] <= w_anode2403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[200] <= w_anode2426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[201] <= w_anode2437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[202] <= w_anode2447w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[203] <= w_anode2457w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[204] <= w_anode2467w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[205] <= w_anode2477w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[206] <= w_anode2487w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[207] <= w_anode2497w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[208] <= w_anode2519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[209] <= w_anode2530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[210] <= w_anode2540w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[211] <= w_anode2550w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[212] <= w_anode2560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[213] <= w_anode2570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[214] <= w_anode2580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[215] <= w_anode2590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[216] <= w_anode2612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[217] <= w_anode2623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[218] <= w_anode2633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[219] <= w_anode2643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[220] <= w_anode2653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[221] <= w_anode2663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[222] <= w_anode2673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[223] <= w_anode2683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[224] <= w_anode2705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[225] <= w_anode2716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[226] <= w_anode2726w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[227] <= w_anode2736w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[228] <= w_anode2746w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[229] <= w_anode2756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[230] <= w_anode2766w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[231] <= w_anode2776w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[232] <= w_anode2798w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[233] <= w_anode2809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[234] <= w_anode2819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[235] <= w_anode2829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[236] <= w_anode2839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[237] <= w_anode2849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[238] <= w_anode2859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[239] <= w_anode2869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[240] <= w_anode2891w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[241] <= w_anode2902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[242] <= w_anode2912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[243] <= w_anode2922w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[244] <= w_anode2932w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[245] <= w_anode2942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[246] <= w_anode2952w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[247] <= w_anode2962w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[248] <= w_anode2984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[249] <= w_anode2995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[250] <= w_anode3005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[251] <= w_anode3015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[252] <= w_anode3025w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[253] <= w_anode3035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[254] <= w_anode3045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[255] <= w_anode3055w[3].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:50
SYNC_FILT <= 20.DB_MAX_OUTPUT_PORT_TYPE
FT_SYS => 20.CLK
FT_SYS => 15.CLK
FT_SYS => 16.CLK
FT_SYS => 17.CLK
FT_SYS => 18.CLK
FT_SYS => 19.CLK
FT_SYS => 25.CLK
SYNC_IN => 25.DATAIN


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:50|LPM_ADD_SUB:1
dataa[0] => add_sub_o1d:auto_generated.dataa[0]
dataa[1] => add_sub_o1d:auto_generated.dataa[1]
datab[0] => add_sub_o1d:auto_generated.datab[0]
datab[1] => add_sub_o1d:auto_generated.datab[1]
cin => add_sub_o1d:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_o1d:auto_generated.result[0]
result[1] <= add_sub_o1d:auto_generated.result[1]
cout <= add_sub_o1d:auto_generated.cout
overflow <= <GND>


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:50|LPM_ADD_SUB:1|add_sub_o1d:auto_generated
cin => sum_eqn[0].IN1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:47
SYNC_FILT <= 20.DB_MAX_OUTPUT_PORT_TYPE
FT_SYS => 20.CLK
FT_SYS => 15.CLK
FT_SYS => 16.CLK
FT_SYS => 17.CLK
FT_SYS => 18.CLK
FT_SYS => 19.CLK
FT_SYS => 25.CLK
SYNC_IN => 25.DATAIN


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:47|LPM_ADD_SUB:1
dataa[0] => add_sub_o1d:auto_generated.dataa[0]
dataa[1] => add_sub_o1d:auto_generated.dataa[1]
datab[0] => add_sub_o1d:auto_generated.datab[0]
datab[1] => add_sub_o1d:auto_generated.datab[1]
cin => add_sub_o1d:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_o1d:auto_generated.result[0]
result[1] <= add_sub_o1d:auto_generated.result[1]
cout <= add_sub_o1d:auto_generated.cout
overflow <= <GND>


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:47|LPM_ADD_SUB:1|add_sub_o1d:auto_generated
cin => sum_eqn[0].IN1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:51
SYNC_FILT <= 20.DB_MAX_OUTPUT_PORT_TYPE
FT_SYS => 20.CLK
FT_SYS => 15.CLK
FT_SYS => 16.CLK
FT_SYS => 17.CLK
FT_SYS => 18.CLK
FT_SYS => 19.CLK
FT_SYS => 25.CLK
SYNC_IN => 25.DATAIN


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:51|LPM_ADD_SUB:1
dataa[0] => add_sub_o1d:auto_generated.dataa[0]
dataa[1] => add_sub_o1d:auto_generated.dataa[1]
datab[0] => add_sub_o1d:auto_generated.datab[0]
datab[1] => add_sub_o1d:auto_generated.datab[1]
cin => add_sub_o1d:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_o1d:auto_generated.result[0]
result[1] <= add_sub_o1d:auto_generated.result[1]
cout <= add_sub_o1d:auto_generated.cout
overflow <= <GND>


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:51|LPM_ADD_SUB:1|add_sub_o1d:auto_generated
cin => sum_eqn[0].IN1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:52
SYNC_FILT <= 20.DB_MAX_OUTPUT_PORT_TYPE
FT_SYS => 20.CLK
FT_SYS => 15.CLK
FT_SYS => 16.CLK
FT_SYS => 17.CLK
FT_SYS => 18.CLK
FT_SYS => 19.CLK
FT_SYS => 25.CLK
SYNC_IN => 25.DATAIN


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:52|LPM_ADD_SUB:1
dataa[0] => add_sub_o1d:auto_generated.dataa[0]
dataa[1] => add_sub_o1d:auto_generated.dataa[1]
datab[0] => add_sub_o1d:auto_generated.datab[0]
datab[1] => add_sub_o1d:auto_generated.datab[1]
cin => add_sub_o1d:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_o1d:auto_generated.result[0]
result[1] <= add_sub_o1d:auto_generated.result[1]
cout <= add_sub_o1d:auto_generated.cout
overflow <= <GND>


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:52|LPM_ADD_SUB:1|add_sub_o1d:auto_generated
cin => sum_eqn[0].IN1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:43
SYNC_FILT <= 20.DB_MAX_OUTPUT_PORT_TYPE
FT_SYS => 20.CLK
FT_SYS => 15.CLK
FT_SYS => 16.CLK
FT_SYS => 17.CLK
FT_SYS => 18.CLK
FT_SYS => 19.CLK
FT_SYS => 25.CLK
SYNC_IN => 25.DATAIN


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:43|LPM_ADD_SUB:1
dataa[0] => add_sub_o1d:auto_generated.dataa[0]
dataa[1] => add_sub_o1d:auto_generated.dataa[1]
datab[0] => add_sub_o1d:auto_generated.datab[0]
datab[1] => add_sub_o1d:auto_generated.datab[1]
cin => add_sub_o1d:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_o1d:auto_generated.result[0]
result[1] <= add_sub_o1d:auto_generated.result[1]
cout <= add_sub_o1d:auto_generated.cout
overflow <= <GND>


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:43|LPM_ADD_SUB:1|add_sub_o1d:auto_generated
cin => sum_eqn[0].IN1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:42
SYNC_FILT <= 20.DB_MAX_OUTPUT_PORT_TYPE
FT_SYS => 20.CLK
FT_SYS => 15.CLK
FT_SYS => 16.CLK
FT_SYS => 17.CLK
FT_SYS => 18.CLK
FT_SYS => 19.CLK
FT_SYS => 25.CLK
SYNC_IN => 25.DATAIN


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:42|LPM_ADD_SUB:1
dataa[0] => add_sub_o1d:auto_generated.dataa[0]
dataa[1] => add_sub_o1d:auto_generated.dataa[1]
datab[0] => add_sub_o1d:auto_generated.datab[0]
datab[1] => add_sub_o1d:auto_generated.datab[1]
cin => add_sub_o1d:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_o1d:auto_generated.result[0]
result[1] <= add_sub_o1d:auto_generated.result[1]
cout <= add_sub_o1d:auto_generated.cout
overflow <= <GND>


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:42|LPM_ADD_SUB:1|add_sub_o1d:auto_generated
cin => sum_eqn[0].IN1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:44
SYNC_FILT <= 20.DB_MAX_OUTPUT_PORT_TYPE
FT_SYS => 20.CLK
FT_SYS => 15.CLK
FT_SYS => 16.CLK
FT_SYS => 17.CLK
FT_SYS => 18.CLK
FT_SYS => 19.CLK
FT_SYS => 25.CLK
SYNC_IN => 25.DATAIN


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:44|LPM_ADD_SUB:1
dataa[0] => add_sub_o1d:auto_generated.dataa[0]
dataa[1] => add_sub_o1d:auto_generated.dataa[1]
datab[0] => add_sub_o1d:auto_generated.datab[0]
datab[1] => add_sub_o1d:auto_generated.datab[1]
cin => add_sub_o1d:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_o1d:auto_generated.result[0]
result[1] <= add_sub_o1d:auto_generated.result[1]
cout <= add_sub_o1d:auto_generated.cout
overflow <= <GND>


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:44|LPM_ADD_SUB:1|add_sub_o1d:auto_generated
cin => sum_eqn[0].IN1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:45
SYNC_FILT <= 20.DB_MAX_OUTPUT_PORT_TYPE
FT_SYS => 20.CLK
FT_SYS => 15.CLK
FT_SYS => 16.CLK
FT_SYS => 17.CLK
FT_SYS => 18.CLK
FT_SYS => 19.CLK
FT_SYS => 25.CLK
SYNC_IN => 25.DATAIN


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:45|LPM_ADD_SUB:1
dataa[0] => add_sub_o1d:auto_generated.dataa[0]
dataa[1] => add_sub_o1d:auto_generated.dataa[1]
datab[0] => add_sub_o1d:auto_generated.datab[0]
datab[1] => add_sub_o1d:auto_generated.datab[1]
cin => add_sub_o1d:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_o1d:auto_generated.result[0]
result[1] <= add_sub_o1d:auto_generated.result[1]
cout <= add_sub_o1d:auto_generated.cout
overflow <= <GND>


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|m_filter:45|LPM_ADD_SUB:1|add_sub_o1d:auto_generated
cin => sum_eqn[0].IN1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_FF:298
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_FF:298|LPM_CONSTANT:ac
result[0] <= <VCC>
result[1] <= <GND>


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_FF:296
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_FF:296|LPM_CONSTANT:ac
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_DECODE:inst15
data[0] => decode_fdf:auto_generated.data[0]
data[1] => decode_fdf:auto_generated.data[1]
data[2] => decode_fdf:auto_generated.data[2]
data[3] => decode_fdf:auto_generated.data[3]
data[4] => decode_fdf:auto_generated.data[4]
data[5] => decode_fdf:auto_generated.data[5]
data[6] => decode_fdf:auto_generated.data[6]
data[7] => decode_fdf:auto_generated.data[7]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_fdf:auto_generated.eq[0]
eq[1] <= decode_fdf:auto_generated.eq[1]
eq[2] <= decode_fdf:auto_generated.eq[2]
eq[3] <= decode_fdf:auto_generated.eq[3]
eq[4] <= decode_fdf:auto_generated.eq[4]
eq[5] <= decode_fdf:auto_generated.eq[5]
eq[6] <= decode_fdf:auto_generated.eq[6]
eq[7] <= decode_fdf:auto_generated.eq[7]
eq[8] <= decode_fdf:auto_generated.eq[8]
eq[9] <= decode_fdf:auto_generated.eq[9]
eq[10] <= decode_fdf:auto_generated.eq[10]
eq[11] <= decode_fdf:auto_generated.eq[11]
eq[12] <= decode_fdf:auto_generated.eq[12]
eq[13] <= decode_fdf:auto_generated.eq[13]
eq[14] <= decode_fdf:auto_generated.eq[14]
eq[15] <= decode_fdf:auto_generated.eq[15]
eq[16] <= decode_fdf:auto_generated.eq[16]
eq[17] <= decode_fdf:auto_generated.eq[17]
eq[18] <= decode_fdf:auto_generated.eq[18]
eq[19] <= decode_fdf:auto_generated.eq[19]
eq[20] <= decode_fdf:auto_generated.eq[20]
eq[21] <= decode_fdf:auto_generated.eq[21]
eq[22] <= decode_fdf:auto_generated.eq[22]
eq[23] <= decode_fdf:auto_generated.eq[23]
eq[24] <= decode_fdf:auto_generated.eq[24]
eq[25] <= decode_fdf:auto_generated.eq[25]
eq[26] <= decode_fdf:auto_generated.eq[26]
eq[27] <= decode_fdf:auto_generated.eq[27]
eq[28] <= decode_fdf:auto_generated.eq[28]
eq[29] <= decode_fdf:auto_generated.eq[29]
eq[30] <= decode_fdf:auto_generated.eq[30]
eq[31] <= decode_fdf:auto_generated.eq[31]
eq[32] <= decode_fdf:auto_generated.eq[32]
eq[33] <= decode_fdf:auto_generated.eq[33]
eq[34] <= decode_fdf:auto_generated.eq[34]
eq[35] <= decode_fdf:auto_generated.eq[35]
eq[36] <= decode_fdf:auto_generated.eq[36]
eq[37] <= decode_fdf:auto_generated.eq[37]
eq[38] <= decode_fdf:auto_generated.eq[38]
eq[39] <= decode_fdf:auto_generated.eq[39]
eq[40] <= decode_fdf:auto_generated.eq[40]
eq[41] <= decode_fdf:auto_generated.eq[41]
eq[42] <= decode_fdf:auto_generated.eq[42]
eq[43] <= decode_fdf:auto_generated.eq[43]
eq[44] <= decode_fdf:auto_generated.eq[44]
eq[45] <= decode_fdf:auto_generated.eq[45]
eq[46] <= decode_fdf:auto_generated.eq[46]
eq[47] <= decode_fdf:auto_generated.eq[47]
eq[48] <= decode_fdf:auto_generated.eq[48]
eq[49] <= decode_fdf:auto_generated.eq[49]
eq[50] <= decode_fdf:auto_generated.eq[50]
eq[51] <= decode_fdf:auto_generated.eq[51]
eq[52] <= decode_fdf:auto_generated.eq[52]
eq[53] <= decode_fdf:auto_generated.eq[53]
eq[54] <= decode_fdf:auto_generated.eq[54]
eq[55] <= decode_fdf:auto_generated.eq[55]
eq[56] <= decode_fdf:auto_generated.eq[56]
eq[57] <= decode_fdf:auto_generated.eq[57]
eq[58] <= decode_fdf:auto_generated.eq[58]
eq[59] <= decode_fdf:auto_generated.eq[59]
eq[60] <= decode_fdf:auto_generated.eq[60]
eq[61] <= decode_fdf:auto_generated.eq[61]
eq[62] <= decode_fdf:auto_generated.eq[62]
eq[63] <= decode_fdf:auto_generated.eq[63]
eq[64] <= decode_fdf:auto_generated.eq[64]
eq[65] <= decode_fdf:auto_generated.eq[65]
eq[66] <= decode_fdf:auto_generated.eq[66]
eq[67] <= decode_fdf:auto_generated.eq[67]
eq[68] <= decode_fdf:auto_generated.eq[68]
eq[69] <= decode_fdf:auto_generated.eq[69]
eq[70] <= decode_fdf:auto_generated.eq[70]
eq[71] <= decode_fdf:auto_generated.eq[71]
eq[72] <= decode_fdf:auto_generated.eq[72]
eq[73] <= decode_fdf:auto_generated.eq[73]
eq[74] <= decode_fdf:auto_generated.eq[74]
eq[75] <= decode_fdf:auto_generated.eq[75]
eq[76] <= decode_fdf:auto_generated.eq[76]
eq[77] <= decode_fdf:auto_generated.eq[77]
eq[78] <= decode_fdf:auto_generated.eq[78]
eq[79] <= decode_fdf:auto_generated.eq[79]
eq[80] <= decode_fdf:auto_generated.eq[80]
eq[81] <= decode_fdf:auto_generated.eq[81]
eq[82] <= decode_fdf:auto_generated.eq[82]
eq[83] <= decode_fdf:auto_generated.eq[83]
eq[84] <= decode_fdf:auto_generated.eq[84]
eq[85] <= decode_fdf:auto_generated.eq[85]
eq[86] <= decode_fdf:auto_generated.eq[86]
eq[87] <= decode_fdf:auto_generated.eq[87]
eq[88] <= decode_fdf:auto_generated.eq[88]
eq[89] <= decode_fdf:auto_generated.eq[89]
eq[90] <= decode_fdf:auto_generated.eq[90]
eq[91] <= decode_fdf:auto_generated.eq[91]
eq[92] <= decode_fdf:auto_generated.eq[92]
eq[93] <= decode_fdf:auto_generated.eq[93]
eq[94] <= decode_fdf:auto_generated.eq[94]
eq[95] <= decode_fdf:auto_generated.eq[95]
eq[96] <= decode_fdf:auto_generated.eq[96]
eq[97] <= decode_fdf:auto_generated.eq[97]
eq[98] <= decode_fdf:auto_generated.eq[98]
eq[99] <= decode_fdf:auto_generated.eq[99]
eq[100] <= decode_fdf:auto_generated.eq[100]
eq[101] <= decode_fdf:auto_generated.eq[101]
eq[102] <= decode_fdf:auto_generated.eq[102]
eq[103] <= decode_fdf:auto_generated.eq[103]
eq[104] <= decode_fdf:auto_generated.eq[104]
eq[105] <= decode_fdf:auto_generated.eq[105]
eq[106] <= decode_fdf:auto_generated.eq[106]
eq[107] <= decode_fdf:auto_generated.eq[107]
eq[108] <= decode_fdf:auto_generated.eq[108]
eq[109] <= decode_fdf:auto_generated.eq[109]
eq[110] <= decode_fdf:auto_generated.eq[110]
eq[111] <= decode_fdf:auto_generated.eq[111]
eq[112] <= decode_fdf:auto_generated.eq[112]
eq[113] <= decode_fdf:auto_generated.eq[113]
eq[114] <= decode_fdf:auto_generated.eq[114]
eq[115] <= decode_fdf:auto_generated.eq[115]
eq[116] <= decode_fdf:auto_generated.eq[116]
eq[117] <= decode_fdf:auto_generated.eq[117]
eq[118] <= decode_fdf:auto_generated.eq[118]
eq[119] <= decode_fdf:auto_generated.eq[119]
eq[120] <= decode_fdf:auto_generated.eq[120]
eq[121] <= decode_fdf:auto_generated.eq[121]
eq[122] <= decode_fdf:auto_generated.eq[122]
eq[123] <= decode_fdf:auto_generated.eq[123]
eq[124] <= decode_fdf:auto_generated.eq[124]
eq[125] <= decode_fdf:auto_generated.eq[125]
eq[126] <= decode_fdf:auto_generated.eq[126]
eq[127] <= decode_fdf:auto_generated.eq[127]
eq[128] <= decode_fdf:auto_generated.eq[128]
eq[129] <= decode_fdf:auto_generated.eq[129]
eq[130] <= decode_fdf:auto_generated.eq[130]
eq[131] <= decode_fdf:auto_generated.eq[131]
eq[132] <= decode_fdf:auto_generated.eq[132]
eq[133] <= decode_fdf:auto_generated.eq[133]
eq[134] <= decode_fdf:auto_generated.eq[134]
eq[135] <= decode_fdf:auto_generated.eq[135]
eq[136] <= decode_fdf:auto_generated.eq[136]
eq[137] <= decode_fdf:auto_generated.eq[137]
eq[138] <= decode_fdf:auto_generated.eq[138]
eq[139] <= decode_fdf:auto_generated.eq[139]
eq[140] <= decode_fdf:auto_generated.eq[140]
eq[141] <= decode_fdf:auto_generated.eq[141]
eq[142] <= decode_fdf:auto_generated.eq[142]
eq[143] <= decode_fdf:auto_generated.eq[143]
eq[144] <= decode_fdf:auto_generated.eq[144]
eq[145] <= decode_fdf:auto_generated.eq[145]
eq[146] <= decode_fdf:auto_generated.eq[146]
eq[147] <= decode_fdf:auto_generated.eq[147]
eq[148] <= decode_fdf:auto_generated.eq[148]
eq[149] <= decode_fdf:auto_generated.eq[149]
eq[150] <= decode_fdf:auto_generated.eq[150]
eq[151] <= decode_fdf:auto_generated.eq[151]
eq[152] <= decode_fdf:auto_generated.eq[152]
eq[153] <= decode_fdf:auto_generated.eq[153]
eq[154] <= decode_fdf:auto_generated.eq[154]
eq[155] <= decode_fdf:auto_generated.eq[155]
eq[156] <= decode_fdf:auto_generated.eq[156]
eq[157] <= decode_fdf:auto_generated.eq[157]
eq[158] <= decode_fdf:auto_generated.eq[158]
eq[159] <= decode_fdf:auto_generated.eq[159]
eq[160] <= decode_fdf:auto_generated.eq[160]
eq[161] <= decode_fdf:auto_generated.eq[161]
eq[162] <= decode_fdf:auto_generated.eq[162]
eq[163] <= decode_fdf:auto_generated.eq[163]
eq[164] <= decode_fdf:auto_generated.eq[164]
eq[165] <= decode_fdf:auto_generated.eq[165]
eq[166] <= decode_fdf:auto_generated.eq[166]
eq[167] <= decode_fdf:auto_generated.eq[167]
eq[168] <= decode_fdf:auto_generated.eq[168]
eq[169] <= decode_fdf:auto_generated.eq[169]
eq[170] <= decode_fdf:auto_generated.eq[170]
eq[171] <= decode_fdf:auto_generated.eq[171]
eq[172] <= decode_fdf:auto_generated.eq[172]
eq[173] <= decode_fdf:auto_generated.eq[173]
eq[174] <= decode_fdf:auto_generated.eq[174]
eq[175] <= decode_fdf:auto_generated.eq[175]
eq[176] <= decode_fdf:auto_generated.eq[176]
eq[177] <= decode_fdf:auto_generated.eq[177]
eq[178] <= decode_fdf:auto_generated.eq[178]
eq[179] <= decode_fdf:auto_generated.eq[179]
eq[180] <= decode_fdf:auto_generated.eq[180]
eq[181] <= decode_fdf:auto_generated.eq[181]
eq[182] <= decode_fdf:auto_generated.eq[182]
eq[183] <= decode_fdf:auto_generated.eq[183]
eq[184] <= decode_fdf:auto_generated.eq[184]
eq[185] <= decode_fdf:auto_generated.eq[185]
eq[186] <= decode_fdf:auto_generated.eq[186]
eq[187] <= decode_fdf:auto_generated.eq[187]
eq[188] <= decode_fdf:auto_generated.eq[188]
eq[189] <= decode_fdf:auto_generated.eq[189]
eq[190] <= decode_fdf:auto_generated.eq[190]
eq[191] <= decode_fdf:auto_generated.eq[191]
eq[192] <= decode_fdf:auto_generated.eq[192]
eq[193] <= decode_fdf:auto_generated.eq[193]
eq[194] <= decode_fdf:auto_generated.eq[194]
eq[195] <= decode_fdf:auto_generated.eq[195]
eq[196] <= decode_fdf:auto_generated.eq[196]
eq[197] <= decode_fdf:auto_generated.eq[197]
eq[198] <= decode_fdf:auto_generated.eq[198]
eq[199] <= decode_fdf:auto_generated.eq[199]
eq[200] <= decode_fdf:auto_generated.eq[200]
eq[201] <= decode_fdf:auto_generated.eq[201]
eq[202] <= decode_fdf:auto_generated.eq[202]
eq[203] <= decode_fdf:auto_generated.eq[203]
eq[204] <= decode_fdf:auto_generated.eq[204]
eq[205] <= decode_fdf:auto_generated.eq[205]
eq[206] <= decode_fdf:auto_generated.eq[206]
eq[207] <= decode_fdf:auto_generated.eq[207]
eq[208] <= decode_fdf:auto_generated.eq[208]
eq[209] <= decode_fdf:auto_generated.eq[209]
eq[210] <= decode_fdf:auto_generated.eq[210]
eq[211] <= decode_fdf:auto_generated.eq[211]
eq[212] <= decode_fdf:auto_generated.eq[212]
eq[213] <= decode_fdf:auto_generated.eq[213]
eq[214] <= decode_fdf:auto_generated.eq[214]
eq[215] <= decode_fdf:auto_generated.eq[215]
eq[216] <= decode_fdf:auto_generated.eq[216]
eq[217] <= decode_fdf:auto_generated.eq[217]
eq[218] <= decode_fdf:auto_generated.eq[218]
eq[219] <= decode_fdf:auto_generated.eq[219]
eq[220] <= decode_fdf:auto_generated.eq[220]
eq[221] <= decode_fdf:auto_generated.eq[221]
eq[222] <= decode_fdf:auto_generated.eq[222]
eq[223] <= decode_fdf:auto_generated.eq[223]
eq[224] <= decode_fdf:auto_generated.eq[224]
eq[225] <= decode_fdf:auto_generated.eq[225]
eq[226] <= decode_fdf:auto_generated.eq[226]
eq[227] <= decode_fdf:auto_generated.eq[227]
eq[228] <= decode_fdf:auto_generated.eq[228]
eq[229] <= decode_fdf:auto_generated.eq[229]
eq[230] <= decode_fdf:auto_generated.eq[230]
eq[231] <= decode_fdf:auto_generated.eq[231]
eq[232] <= decode_fdf:auto_generated.eq[232]
eq[233] <= decode_fdf:auto_generated.eq[233]
eq[234] <= decode_fdf:auto_generated.eq[234]
eq[235] <= decode_fdf:auto_generated.eq[235]
eq[236] <= decode_fdf:auto_generated.eq[236]
eq[237] <= decode_fdf:auto_generated.eq[237]
eq[238] <= decode_fdf:auto_generated.eq[238]
eq[239] <= decode_fdf:auto_generated.eq[239]
eq[240] <= decode_fdf:auto_generated.eq[240]
eq[241] <= decode_fdf:auto_generated.eq[241]
eq[242] <= decode_fdf:auto_generated.eq[242]
eq[243] <= decode_fdf:auto_generated.eq[243]
eq[244] <= decode_fdf:auto_generated.eq[244]
eq[245] <= decode_fdf:auto_generated.eq[245]
eq[246] <= decode_fdf:auto_generated.eq[246]
eq[247] <= decode_fdf:auto_generated.eq[247]
eq[248] <= decode_fdf:auto_generated.eq[248]
eq[249] <= decode_fdf:auto_generated.eq[249]
eq[250] <= decode_fdf:auto_generated.eq[250]
eq[251] <= decode_fdf:auto_generated.eq[251]
eq[252] <= decode_fdf:auto_generated.eq[252]
eq[253] <= decode_fdf:auto_generated.eq[253]
eq[254] <= decode_fdf:auto_generated.eq[254]
eq[255] <= decode_fdf:auto_generated.eq[255]


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_DECODE:inst15|decode_fdf:auto_generated
data[0] => w_anode1580w[1].IN1
data[0] => w_anode1600w[1].IN1
data[0] => w_anode1620w[1].IN1
data[0] => w_anode1640w[1].IN1
data[0] => w_anode1674w[1].IN1
data[0] => w_anode1694w[1].IN1
data[0] => w_anode1714w[1].IN1
data[0] => w_anode1734w[1].IN1
data[0] => w_anode1767w[1].IN1
data[0] => w_anode1787w[1].IN1
data[0] => w_anode1807w[1].IN1
data[0] => w_anode1827w[1].IN1
data[0] => w_anode1860w[1].IN1
data[0] => w_anode1880w[1].IN1
data[0] => w_anode1900w[1].IN1
data[0] => w_anode1920w[1].IN1
data[0] => w_anode1953w[1].IN1
data[0] => w_anode1973w[1].IN1
data[0] => w_anode1993w[1].IN1
data[0] => w_anode2013w[1].IN1
data[0] => w_anode2046w[1].IN1
data[0] => w_anode2066w[1].IN1
data[0] => w_anode2086w[1].IN1
data[0] => w_anode2106w[1].IN1
data[0] => w_anode2139w[1].IN1
data[0] => w_anode2159w[1].IN1
data[0] => w_anode2179w[1].IN1
data[0] => w_anode2199w[1].IN1
data[0] => w_anode2232w[1].IN1
data[0] => w_anode2252w[1].IN1
data[0] => w_anode2272w[1].IN1
data[0] => w_anode2292w[1].IN1
data[0] => w_anode113w[1].IN1
data[0] => w_anode147w[1].IN1
data[0] => w_anode167w[1].IN1
data[0] => w_anode187w[1].IN1
data[0] => w_anode207w[1].IN1
data[0] => w_anode240w[1].IN1
data[0] => w_anode260w[1].IN1
data[0] => w_anode280w[1].IN1
data[0] => w_anode300w[1].IN1
data[0] => w_anode333w[1].IN1
data[0] => w_anode353w[1].IN1
data[0] => w_anode373w[1].IN1
data[0] => w_anode393w[1].IN1
data[0] => w_anode426w[1].IN1
data[0] => w_anode446w[1].IN1
data[0] => w_anode466w[1].IN1
data[0] => w_anode486w[1].IN1
data[0] => w_anode519w[1].IN1
data[0] => w_anode539w[1].IN1
data[0] => w_anode53w[1].IN1
data[0] => w_anode559w[1].IN1
data[0] => w_anode579w[1].IN1
data[0] => w_anode612w[1].IN1
data[0] => w_anode632w[1].IN1
data[0] => w_anode652w[1].IN1
data[0] => w_anode672w[1].IN1
data[0] => w_anode705w[1].IN1
data[0] => w_anode725w[1].IN1
data[0] => w_anode73w[1].IN1
data[0] => w_anode745w[1].IN1
data[0] => w_anode765w[1].IN1
data[0] => w_anode93w[1].IN1
data[0] => w_anode2343w[1].IN1
data[0] => w_anode2363w[1].IN1
data[0] => w_anode2383w[1].IN1
data[0] => w_anode2403w[1].IN1
data[0] => w_anode2437w[1].IN1
data[0] => w_anode2457w[1].IN1
data[0] => w_anode2477w[1].IN1
data[0] => w_anode2497w[1].IN1
data[0] => w_anode2530w[1].IN1
data[0] => w_anode2550w[1].IN1
data[0] => w_anode2570w[1].IN1
data[0] => w_anode2590w[1].IN1
data[0] => w_anode2623w[1].IN1
data[0] => w_anode2643w[1].IN1
data[0] => w_anode2663w[1].IN1
data[0] => w_anode2683w[1].IN1
data[0] => w_anode2716w[1].IN1
data[0] => w_anode2736w[1].IN1
data[0] => w_anode2756w[1].IN1
data[0] => w_anode2776w[1].IN1
data[0] => w_anode2809w[1].IN1
data[0] => w_anode2829w[1].IN1
data[0] => w_anode2849w[1].IN1
data[0] => w_anode2869w[1].IN1
data[0] => w_anode2902w[1].IN1
data[0] => w_anode2922w[1].IN1
data[0] => w_anode2942w[1].IN1
data[0] => w_anode2962w[1].IN1
data[0] => w_anode2995w[1].IN1
data[0] => w_anode3015w[1].IN1
data[0] => w_anode3035w[1].IN1
data[0] => w_anode3055w[1].IN1
data[0] => w_anode1004w[1].IN1
data[0] => w_anode1024w[1].IN1
data[0] => w_anode1044w[1].IN1
data[0] => w_anode1064w[1].IN1
data[0] => w_anode1097w[1].IN1
data[0] => w_anode1117w[1].IN1
data[0] => w_anode1137w[1].IN1
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1190w[1].IN1
data[0] => w_anode1210w[1].IN1
data[0] => w_anode1230w[1].IN1
data[0] => w_anode1250w[1].IN1
data[0] => w_anode1283w[1].IN1
data[0] => w_anode1303w[1].IN1
data[0] => w_anode1323w[1].IN1
data[0] => w_anode1343w[1].IN1
data[0] => w_anode1376w[1].IN1
data[0] => w_anode1396w[1].IN1
data[0] => w_anode1416w[1].IN1
data[0] => w_anode1436w[1].IN1
data[0] => w_anode1469w[1].IN1
data[0] => w_anode1489w[1].IN1
data[0] => w_anode1509w[1].IN1
data[0] => w_anode1529w[1].IN1
data[0] => w_anode817w[1].IN1
data[0] => w_anode837w[1].IN1
data[0] => w_anode857w[1].IN1
data[0] => w_anode877w[1].IN1
data[0] => w_anode911w[1].IN1
data[0] => w_anode931w[1].IN1
data[0] => w_anode951w[1].IN1
data[0] => w_anode971w[1].IN1
data[1] => w_anode1590w[2].IN1
data[1] => w_anode1600w[2].IN1
data[1] => w_anode1630w[2].IN1
data[1] => w_anode1640w[2].IN1
data[1] => w_anode1684w[2].IN1
data[1] => w_anode1694w[2].IN1
data[1] => w_anode1724w[2].IN1
data[1] => w_anode1734w[2].IN1
data[1] => w_anode1777w[2].IN1
data[1] => w_anode1787w[2].IN1
data[1] => w_anode1817w[2].IN1
data[1] => w_anode1827w[2].IN1
data[1] => w_anode1870w[2].IN1
data[1] => w_anode1880w[2].IN1
data[1] => w_anode1910w[2].IN1
data[1] => w_anode1920w[2].IN1
data[1] => w_anode1963w[2].IN1
data[1] => w_anode1973w[2].IN1
data[1] => w_anode2003w[2].IN1
data[1] => w_anode2013w[2].IN1
data[1] => w_anode2056w[2].IN1
data[1] => w_anode2066w[2].IN1
data[1] => w_anode2096w[2].IN1
data[1] => w_anode2106w[2].IN1
data[1] => w_anode2149w[2].IN1
data[1] => w_anode2159w[2].IN1
data[1] => w_anode2189w[2].IN1
data[1] => w_anode2199w[2].IN1
data[1] => w_anode2242w[2].IN1
data[1] => w_anode2252w[2].IN1
data[1] => w_anode2282w[2].IN1
data[1] => w_anode2292w[2].IN1
data[1] => w_anode103w[2].IN1
data[1] => w_anode113w[2].IN1
data[1] => w_anode157w[2].IN1
data[1] => w_anode167w[2].IN1
data[1] => w_anode197w[2].IN1
data[1] => w_anode207w[2].IN1
data[1] => w_anode250w[2].IN1
data[1] => w_anode260w[2].IN1
data[1] => w_anode290w[2].IN1
data[1] => w_anode300w[2].IN1
data[1] => w_anode343w[2].IN1
data[1] => w_anode353w[2].IN1
data[1] => w_anode383w[2].IN1
data[1] => w_anode393w[2].IN1
data[1] => w_anode436w[2].IN1
data[1] => w_anode446w[2].IN1
data[1] => w_anode476w[2].IN1
data[1] => w_anode486w[2].IN1
data[1] => w_anode529w[2].IN1
data[1] => w_anode539w[2].IN1
data[1] => w_anode569w[2].IN1
data[1] => w_anode579w[2].IN1
data[1] => w_anode622w[2].IN1
data[1] => w_anode632w[2].IN1
data[1] => w_anode63w[2].IN1
data[1] => w_anode662w[2].IN1
data[1] => w_anode672w[2].IN1
data[1] => w_anode715w[2].IN1
data[1] => w_anode725w[2].IN1
data[1] => w_anode73w[2].IN1
data[1] => w_anode755w[2].IN1
data[1] => w_anode765w[2].IN1
data[1] => w_anode2353w[2].IN1
data[1] => w_anode2363w[2].IN1
data[1] => w_anode2393w[2].IN1
data[1] => w_anode2403w[2].IN1
data[1] => w_anode2447w[2].IN1
data[1] => w_anode2457w[2].IN1
data[1] => w_anode2487w[2].IN1
data[1] => w_anode2497w[2].IN1
data[1] => w_anode2540w[2].IN1
data[1] => w_anode2550w[2].IN1
data[1] => w_anode2580w[2].IN1
data[1] => w_anode2590w[2].IN1
data[1] => w_anode2633w[2].IN1
data[1] => w_anode2643w[2].IN1
data[1] => w_anode2673w[2].IN1
data[1] => w_anode2683w[2].IN1
data[1] => w_anode2726w[2].IN1
data[1] => w_anode2736w[2].IN1
data[1] => w_anode2766w[2].IN1
data[1] => w_anode2776w[2].IN1
data[1] => w_anode2819w[2].IN1
data[1] => w_anode2829w[2].IN1
data[1] => w_anode2859w[2].IN1
data[1] => w_anode2869w[2].IN1
data[1] => w_anode2912w[2].IN1
data[1] => w_anode2922w[2].IN1
data[1] => w_anode2952w[2].IN1
data[1] => w_anode2962w[2].IN1
data[1] => w_anode3005w[2].IN1
data[1] => w_anode3015w[2].IN1
data[1] => w_anode3045w[2].IN1
data[1] => w_anode3055w[2].IN1
data[1] => w_anode1014w[2].IN1
data[1] => w_anode1024w[2].IN1
data[1] => w_anode1054w[2].IN1
data[1] => w_anode1064w[2].IN1
data[1] => w_anode1107w[2].IN1
data[1] => w_anode1117w[2].IN1
data[1] => w_anode1147w[2].IN1
data[1] => w_anode1157w[2].IN1
data[1] => w_anode1200w[2].IN1
data[1] => w_anode1210w[2].IN1
data[1] => w_anode1240w[2].IN1
data[1] => w_anode1250w[2].IN1
data[1] => w_anode1293w[2].IN1
data[1] => w_anode1303w[2].IN1
data[1] => w_anode1333w[2].IN1
data[1] => w_anode1343w[2].IN1
data[1] => w_anode1386w[2].IN1
data[1] => w_anode1396w[2].IN1
data[1] => w_anode1426w[2].IN1
data[1] => w_anode1436w[2].IN1
data[1] => w_anode1479w[2].IN1
data[1] => w_anode1489w[2].IN1
data[1] => w_anode1519w[2].IN1
data[1] => w_anode1529w[2].IN1
data[1] => w_anode827w[2].IN1
data[1] => w_anode837w[2].IN1
data[1] => w_anode867w[2].IN1
data[1] => w_anode877w[2].IN1
data[1] => w_anode921w[2].IN1
data[1] => w_anode931w[2].IN1
data[1] => w_anode961w[2].IN1
data[1] => w_anode971w[2].IN1
data[2] => w_anode1610w[3].IN1
data[2] => w_anode1620w[3].IN1
data[2] => w_anode1630w[3].IN1
data[2] => w_anode1640w[3].IN1
data[2] => w_anode1704w[3].IN1
data[2] => w_anode1714w[3].IN1
data[2] => w_anode1724w[3].IN1
data[2] => w_anode1734w[3].IN1
data[2] => w_anode1797w[3].IN1
data[2] => w_anode1807w[3].IN1
data[2] => w_anode1817w[3].IN1
data[2] => w_anode1827w[3].IN1
data[2] => w_anode1890w[3].IN1
data[2] => w_anode1900w[3].IN1
data[2] => w_anode1910w[3].IN1
data[2] => w_anode1920w[3].IN1
data[2] => w_anode1983w[3].IN1
data[2] => w_anode1993w[3].IN1
data[2] => w_anode2003w[3].IN1
data[2] => w_anode2013w[3].IN1
data[2] => w_anode2076w[3].IN1
data[2] => w_anode2086w[3].IN1
data[2] => w_anode2096w[3].IN1
data[2] => w_anode2106w[3].IN1
data[2] => w_anode2169w[3].IN1
data[2] => w_anode2179w[3].IN1
data[2] => w_anode2189w[3].IN1
data[2] => w_anode2199w[3].IN1
data[2] => w_anode2262w[3].IN1
data[2] => w_anode2272w[3].IN1
data[2] => w_anode2282w[3].IN1
data[2] => w_anode2292w[3].IN1
data[2] => w_anode103w[3].IN1
data[2] => w_anode113w[3].IN1
data[2] => w_anode177w[3].IN1
data[2] => w_anode187w[3].IN1
data[2] => w_anode197w[3].IN1
data[2] => w_anode207w[3].IN1
data[2] => w_anode270w[3].IN1
data[2] => w_anode280w[3].IN1
data[2] => w_anode290w[3].IN1
data[2] => w_anode300w[3].IN1
data[2] => w_anode363w[3].IN1
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode456w[3].IN1
data[2] => w_anode466w[3].IN1
data[2] => w_anode476w[3].IN1
data[2] => w_anode486w[3].IN1
data[2] => w_anode549w[3].IN1
data[2] => w_anode559w[3].IN1
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode642w[3].IN1
data[2] => w_anode652w[3].IN1
data[2] => w_anode662w[3].IN1
data[2] => w_anode672w[3].IN1
data[2] => w_anode735w[3].IN1
data[2] => w_anode745w[3].IN1
data[2] => w_anode755w[3].IN1
data[2] => w_anode765w[3].IN1
data[2] => w_anode83w[3].IN1
data[2] => w_anode93w[3].IN1
data[2] => w_anode2373w[3].IN1
data[2] => w_anode2383w[3].IN1
data[2] => w_anode2393w[3].IN1
data[2] => w_anode2403w[3].IN1
data[2] => w_anode2467w[3].IN1
data[2] => w_anode2477w[3].IN1
data[2] => w_anode2487w[3].IN1
data[2] => w_anode2497w[3].IN1
data[2] => w_anode2560w[3].IN1
data[2] => w_anode2570w[3].IN1
data[2] => w_anode2580w[3].IN1
data[2] => w_anode2590w[3].IN1
data[2] => w_anode2653w[3].IN1
data[2] => w_anode2663w[3].IN1
data[2] => w_anode2673w[3].IN1
data[2] => w_anode2683w[3].IN1
data[2] => w_anode2746w[3].IN1
data[2] => w_anode2756w[3].IN1
data[2] => w_anode2766w[3].IN1
data[2] => w_anode2776w[3].IN1
data[2] => w_anode2839w[3].IN1
data[2] => w_anode2849w[3].IN1
data[2] => w_anode2859w[3].IN1
data[2] => w_anode2869w[3].IN1
data[2] => w_anode2932w[3].IN1
data[2] => w_anode2942w[3].IN1
data[2] => w_anode2952w[3].IN1
data[2] => w_anode2962w[3].IN1
data[2] => w_anode3025w[3].IN1
data[2] => w_anode3035w[3].IN1
data[2] => w_anode3045w[3].IN1
data[2] => w_anode3055w[3].IN1
data[2] => w_anode1034w[3].IN1
data[2] => w_anode1044w[3].IN1
data[2] => w_anode1054w[3].IN1
data[2] => w_anode1064w[3].IN1
data[2] => w_anode1127w[3].IN1
data[2] => w_anode1137w[3].IN1
data[2] => w_anode1147w[3].IN1
data[2] => w_anode1157w[3].IN1
data[2] => w_anode1220w[3].IN1
data[2] => w_anode1230w[3].IN1
data[2] => w_anode1240w[3].IN1
data[2] => w_anode1250w[3].IN1
data[2] => w_anode1313w[3].IN1
data[2] => w_anode1323w[3].IN1
data[2] => w_anode1333w[3].IN1
data[2] => w_anode1343w[3].IN1
data[2] => w_anode1406w[3].IN1
data[2] => w_anode1416w[3].IN1
data[2] => w_anode1426w[3].IN1
data[2] => w_anode1436w[3].IN1
data[2] => w_anode1499w[3].IN1
data[2] => w_anode1509w[3].IN1
data[2] => w_anode1519w[3].IN1
data[2] => w_anode1529w[3].IN1
data[2] => w_anode847w[3].IN1
data[2] => w_anode857w[3].IN1
data[2] => w_anode867w[3].IN1
data[2] => w_anode877w[3].IN1
data[2] => w_anode941w[3].IN1
data[2] => w_anode951w[3].IN1
data[2] => w_anode961w[3].IN1
data[2] => w_anode971w[3].IN1
data[3] => w_anode1075w[1].IN1
data[3] => w_anode125w[1].IN1
data[3] => w_anode1261w[1].IN1
data[3] => w_anode1447w[1].IN1
data[3] => w_anode1652w[1].IN1
data[3] => w_anode1838w[1].IN1
data[3] => w_anode2024w[1].IN1
data[3] => w_anode2210w[1].IN1
data[3] => w_anode2415w[1].IN1
data[3] => w_anode2601w[1].IN1
data[3] => w_anode2787w[1].IN1
data[3] => w_anode2973w[1].IN1
data[3] => w_anode311w[1].IN1
data[3] => w_anode497w[1].IN1
data[3] => w_anode683w[1].IN1
data[3] => w_anode889w[1].IN1
data[4] => w_anode1075w[2].IN1
data[4] => w_anode1354w[2].IN1
data[4] => w_anode1447w[2].IN1
data[4] => w_anode1745w[2].IN1
data[4] => w_anode1838w[2].IN1
data[4] => w_anode2117w[2].IN1
data[4] => w_anode218w[2].IN1
data[4] => w_anode2210w[2].IN1
data[4] => w_anode2508w[2].IN1
data[4] => w_anode2601w[2].IN1
data[4] => w_anode2880w[2].IN1
data[4] => w_anode2973w[2].IN1
data[4] => w_anode311w[2].IN1
data[4] => w_anode590w[2].IN1
data[4] => w_anode683w[2].IN1
data[4] => w_anode982w[2].IN1
data[5] => w_anode1168w[3].IN1
data[5] => w_anode1261w[3].IN1
data[5] => w_anode1354w[3].IN1
data[5] => w_anode1447w[3].IN1
data[5] => w_anode1931w[3].IN1
data[5] => w_anode2024w[3].IN1
data[5] => w_anode2117w[3].IN1
data[5] => w_anode2210w[3].IN1
data[5] => w_anode2694w[3].IN1
data[5] => w_anode2787w[3].IN1
data[5] => w_anode2880w[3].IN1
data[5] => w_anode2973w[3].IN1
data[5] => w_anode404w[3].IN1
data[5] => w_anode497w[3].IN1
data[5] => w_anode590w[3].IN1
data[5] => w_anode683w[3].IN1
data[6] => w_anode2304w[1].IN1
data[6] => w_anode778w[1].IN1
data[7] => w_anode1541w[2].IN1
data[7] => w_anode2304w[2].IN1
eq[0] <= w_anode36w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode53w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode73w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode83w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode93w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode103w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode113w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode136w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode260w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode270w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode280w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode290w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode322w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode415w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode446w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode456w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode466w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode476w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode486w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode601w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode622w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode632w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode642w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode652w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode662w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode672w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode745w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode755w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode765w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode800w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode837w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode847w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode857w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode867w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode877w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode911w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode921w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[75] <= w_anode931w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[76] <= w_anode941w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[77] <= w_anode951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[78] <= w_anode961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[79] <= w_anode971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[80] <= w_anode993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[81] <= w_anode1004w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[82] <= w_anode1014w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[83] <= w_anode1024w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[84] <= w_anode1034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[85] <= w_anode1044w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[86] <= w_anode1054w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[87] <= w_anode1064w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[88] <= w_anode1086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[89] <= w_anode1097w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[90] <= w_anode1107w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[91] <= w_anode1117w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[92] <= w_anode1127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[93] <= w_anode1137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[94] <= w_anode1147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[95] <= w_anode1157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[96] <= w_anode1179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[97] <= w_anode1190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[98] <= w_anode1200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[99] <= w_anode1210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[100] <= w_anode1220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[101] <= w_anode1230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[102] <= w_anode1240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[103] <= w_anode1250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[104] <= w_anode1272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[105] <= w_anode1283w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[106] <= w_anode1293w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[107] <= w_anode1303w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[108] <= w_anode1313w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[109] <= w_anode1323w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[110] <= w_anode1333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[111] <= w_anode1343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[112] <= w_anode1365w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[113] <= w_anode1376w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[114] <= w_anode1386w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[115] <= w_anode1396w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[116] <= w_anode1406w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[117] <= w_anode1416w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[118] <= w_anode1426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[119] <= w_anode1436w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[120] <= w_anode1458w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[121] <= w_anode1469w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[122] <= w_anode1479w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[123] <= w_anode1489w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[124] <= w_anode1499w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[125] <= w_anode1509w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[126] <= w_anode1519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[127] <= w_anode1529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[128] <= w_anode1563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[129] <= w_anode1580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[130] <= w_anode1590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[131] <= w_anode1600w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[132] <= w_anode1610w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[133] <= w_anode1620w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[134] <= w_anode1630w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[135] <= w_anode1640w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[136] <= w_anode1663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[137] <= w_anode1674w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[138] <= w_anode1684w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[139] <= w_anode1694w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[140] <= w_anode1704w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[141] <= w_anode1714w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[142] <= w_anode1724w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[143] <= w_anode1734w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[144] <= w_anode1756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[145] <= w_anode1767w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[146] <= w_anode1777w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[147] <= w_anode1787w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[148] <= w_anode1797w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[149] <= w_anode1807w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[150] <= w_anode1817w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[151] <= w_anode1827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[152] <= w_anode1849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[153] <= w_anode1860w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[154] <= w_anode1870w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[155] <= w_anode1880w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[156] <= w_anode1890w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[157] <= w_anode1900w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[158] <= w_anode1910w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[159] <= w_anode1920w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[160] <= w_anode1942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[161] <= w_anode1953w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[162] <= w_anode1963w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[163] <= w_anode1973w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[164] <= w_anode1983w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[165] <= w_anode1993w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[166] <= w_anode2003w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[167] <= w_anode2013w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[168] <= w_anode2035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[169] <= w_anode2046w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[170] <= w_anode2056w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[171] <= w_anode2066w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[172] <= w_anode2076w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[173] <= w_anode2086w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[174] <= w_anode2096w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[175] <= w_anode2106w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[176] <= w_anode2128w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[177] <= w_anode2139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[178] <= w_anode2149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[179] <= w_anode2159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[180] <= w_anode2169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[181] <= w_anode2179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[182] <= w_anode2189w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[183] <= w_anode2199w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[184] <= w_anode2221w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[185] <= w_anode2232w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[186] <= w_anode2242w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[187] <= w_anode2252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[188] <= w_anode2262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[189] <= w_anode2272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[190] <= w_anode2282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[191] <= w_anode2292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[192] <= w_anode2326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[193] <= w_anode2343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[194] <= w_anode2353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[195] <= w_anode2363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[196] <= w_anode2373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[197] <= w_anode2383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[198] <= w_anode2393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[199] <= w_anode2403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[200] <= w_anode2426w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[201] <= w_anode2437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[202] <= w_anode2447w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[203] <= w_anode2457w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[204] <= w_anode2467w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[205] <= w_anode2477w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[206] <= w_anode2487w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[207] <= w_anode2497w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[208] <= w_anode2519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[209] <= w_anode2530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[210] <= w_anode2540w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[211] <= w_anode2550w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[212] <= w_anode2560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[213] <= w_anode2570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[214] <= w_anode2580w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[215] <= w_anode2590w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[216] <= w_anode2612w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[217] <= w_anode2623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[218] <= w_anode2633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[219] <= w_anode2643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[220] <= w_anode2653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[221] <= w_anode2663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[222] <= w_anode2673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[223] <= w_anode2683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[224] <= w_anode2705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[225] <= w_anode2716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[226] <= w_anode2726w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[227] <= w_anode2736w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[228] <= w_anode2746w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[229] <= w_anode2756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[230] <= w_anode2766w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[231] <= w_anode2776w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[232] <= w_anode2798w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[233] <= w_anode2809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[234] <= w_anode2819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[235] <= w_anode2829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[236] <= w_anode2839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[237] <= w_anode2849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[238] <= w_anode2859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[239] <= w_anode2869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[240] <= w_anode2891w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[241] <= w_anode2902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[242] <= w_anode2912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[243] <= w_anode2922w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[244] <= w_anode2932w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[245] <= w_anode2942w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[246] <= w_anode2952w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[247] <= w_anode2962w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[248] <= w_anode2984w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[249] <= w_anode2995w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[250] <= w_anode3005w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[251] <= w_anode3015w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[252] <= w_anode3025w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[253] <= w_anode3035w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[254] <= w_anode3045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[255] <= w_anode3055w[3].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_FF:295
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_COUNTER:144
clock => cntr_sij:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_sij:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_sij:auto_generated.sload
data[0] => cntr_sij:auto_generated.data[0]
data[1] => cntr_sij:auto_generated.data[1]
data[2] => cntr_sij:auto_generated.data[2]
data[3] => cntr_sij:auto_generated.data[3]
data[4] => cntr_sij:auto_generated.data[4]
data[5] => cntr_sij:auto_generated.data[5]
data[6] => cntr_sij:auto_generated.data[6]
data[7] => cntr_sij:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_sij:auto_generated.q[0]
q[1] <= cntr_sij:auto_generated.q[1]
q[2] <= cntr_sij:auto_generated.q[2]
q[3] <= cntr_sij:auto_generated.q[3]
q[4] <= cntr_sij:auto_generated.q[4]
q[5] <= cntr_sij:auto_generated.q[5]
q[6] <= cntr_sij:auto_generated.q[6]
q[7] <= cntr_sij:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_COUNTER:144|cntr_sij:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|major:inst8
DATA_OUT <= 26.DB_MAX_OUTPUT_PORT_TYPE
CLK => 26.CLK
CLK => 20.CLK
CLK => 21.CLK
CLK => 27.CLK
DATA_IN => 20.DATAIN


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_FF:299
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_CONSTANT:inst57
result[0] <= lpm_constant_g84:ag.result[0]
result[1] <= lpm_constant_g84:ag.result[1]
result[2] <= lpm_constant_g84:ag.result[2]
result[3] <= lpm_constant_g84:ag.result[3]
result[4] <= lpm_constant_g84:ag.result[4]
result[5] <= lpm_constant_g84:ag.result[5]
result[6] <= lpm_constant_g84:ag.result[6]
result[7] <= lpm_constant_g84:ag.result[7]
result[8] <= lpm_constant_g84:ag.result[8]
result[9] <= lpm_constant_g84:ag.result[9]
result[10] <= lpm_constant_g84:ag.result[10]
result[11] <= lpm_constant_g84:ag.result[11]
result[12] <= lpm_constant_g84:ag.result[12]
result[13] <= lpm_constant_g84:ag.result[13]
result[14] <= lpm_constant_g84:ag.result[14]
result[15] <= lpm_constant_g84:ag.result[15]
result[16] <= lpm_constant_g84:ag.result[16]
result[17] <= lpm_constant_g84:ag.result[17]
result[18] <= lpm_constant_g84:ag.result[18]
result[19] <= lpm_constant_g84:ag.result[19]
result[20] <= lpm_constant_g84:ag.result[20]
result[21] <= lpm_constant_g84:ag.result[21]
result[22] <= lpm_constant_g84:ag.result[22]
result[23] <= lpm_constant_g84:ag.result[23]
result[24] <= lpm_constant_g84:ag.result[24]
result[25] <= lpm_constant_g84:ag.result[25]
result[26] <= lpm_constant_g84:ag.result[26]
result[27] <= lpm_constant_g84:ag.result[27]
result[28] <= lpm_constant_g84:ag.result[28]
result[29] <= lpm_constant_g84:ag.result[29]
result[30] <= lpm_constant_g84:ag.result[30]
result[31] <= lpm_constant_g84:ag.result[31]


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_CONSTANT:inst57|lpm_constant_g84:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2
CLK => DATA_GAIN[15].CLK
CLK => DATA_GAIN[14].CLK
CLK => DATA_GAIN[13].CLK
CLK => DATA_GAIN[12].CLK
CLK => DATA_GAIN[11].CLK
CLK => DATA_GAIN[10].CLK
CLK => DATA_GAIN[9].CLK
CLK => DATA_GAIN[8].CLK
CLK => DATA_GAIN[7].CLK
CLK => DATA_GAIN[6].CLK
CLK => DATA_GAIN[5].CLK
CLK => DATA_GAIN[4].CLK
CLK => DATA_GAIN[3].CLK
CLK => DATA_GAIN[2].CLK
CLK => DATA_GAIN[1].CLK
CLK => DATA_GAIN[0].CLK
CLK => DATA_CLAMP[7].CLK
CLK => DATA_CLAMP[6].CLK
CLK => DATA_CLAMP[5].CLK
CLK => DATA_CLAMP[4].CLK
CLK => DATA_CLAMP[3].CLK
CLK => DATA_CLAMP[2].CLK
CLK => DATA_CLAMP[1].CLK
CLK => DATA_CLAMP[0].CLK
CLK => DATA_SHUTTER[15].CLK
CLK => DATA_SHUTTER[14].CLK
CLK => DATA_SHUTTER[13].CLK
CLK => DATA_SHUTTER[12].CLK
CLK => DATA_SHUTTER[11].CLK
CLK => DATA_SHUTTER[10].CLK
CLK => DATA_SHUTTER[9].CLK
CLK => DATA_SHUTTER[8].CLK
CLK => DATA_SHUTTER[7].CLK
CLK => DATA_SHUTTER[6].CLK
CLK => DATA_SHUTTER[5].CLK
CLK => DATA_SHUTTER[4].CLK
CLK => DATA_SHUTTER[3].CLK
CLK => DATA_SHUTTER[2].CLK
CLK => DATA_SHUTTER[1].CLK
CLK => DATA_SHUTTER[0].CLK
CLK => DATA_TV[7].CLK
CLK => DATA_TV[6].CLK
CLK => DATA_TV[5].CLK
CLK => DATA_TV[4].CLK
CLK => DATA_TV[3].CLK
CLK => DATA_TV[2].CLK
CLK => DATA_TV[1].CLK
CLK => DATA_TV[0].CLK
CLK => DATA_SHP[7].CLK
CLK => DATA_SHP[6].CLK
CLK => DATA_SHP[5].CLK
CLK => DATA_SHP[4].CLK
CLK => DATA_SHP[3].CLK
CLK => DATA_SHP[2].CLK
CLK => DATA_SHP[1].CLK
CLK => DATA_SHP[0].CLK
CLK => DATA_SHD[7].CLK
CLK => DATA_SHD[6].CLK
CLK => DATA_SHD[5].CLK
CLK => DATA_SHD[4].CLK
CLK => DATA_SHD[3].CLK
CLK => DATA_SHD[2].CLK
CLK => DATA_SHD[1].CLK
CLK => DATA_SHD[0].CLK
CLK => DATA_ADCLK[7].CLK
CLK => DATA_ADCLK[6].CLK
CLK => DATA_ADCLK[5].CLK
CLK => DATA_ADCLK[4].CLK
CLK => DATA_ADCLK[3].CLK
CLK => DATA_ADCLK[2].CLK
CLK => DATA_ADCLK[1].CLK
CLK => DATA_ADCLK[0].CLK
CLK => DATA_RG[7].CLK
CLK => DATA_RG[6].CLK
CLK => DATA_RG[5].CLK
CLK => DATA_RG[4].CLK
CLK => DATA_RG[3].CLK
CLK => DATA_RG[2].CLK
CLK => DATA_RG[1].CLK
CLK => DATA_RG[0].CLK
CLK => DATA_CROSS[7].CLK
CLK => DATA_CROSS[6].CLK
CLK => DATA_CROSS[5].CLK
CLK => DATA_CROSS[4].CLK
CLK => DATA_CROSS[3].CLK
CLK => DATA_CROSS[2].CLK
CLK => DATA_CROSS[1].CLK
CLK => DATA_CROSS[0].CLK
CLK => DATA_MEM_A_INC[15].CLK
CLK => DATA_MEM_A_INC[14].CLK
CLK => DATA_MEM_A_INC[13].CLK
CLK => DATA_MEM_A_INC[12].CLK
CLK => DATA_MEM_A_INC[11].CLK
CLK => DATA_MEM_A_INC[10].CLK
CLK => DATA_MEM_A_INC[9].CLK
CLK => DATA_MEM_A_INC[8].CLK
CLK => DATA_MEM_A_INC[7].CLK
CLK => DATA_MEM_A_INC[6].CLK
CLK => DATA_MEM_A_INC[5].CLK
CLK => DATA_MEM_A_INC[4].CLK
CLK => DATA_MEM_A_INC[3].CLK
CLK => DATA_MEM_A_INC[2].CLK
CLK => DATA_MEM_A_INC[1].CLK
CLK => DATA_MEM_A_INC[0].CLK
CLK => DATA_RS485_MEM_DATA[7].CLK
CLK => DATA_RS485_MEM_DATA[6].CLK
CLK => DATA_RS485_MEM_DATA[5].CLK
CLK => DATA_RS485_MEM_DATA[4].CLK
CLK => DATA_RS485_MEM_DATA[3].CLK
CLK => DATA_RS485_MEM_DATA[2].CLK
CLK => DATA_RS485_MEM_DATA[1].CLK
CLK => DATA_RS485_MEM_DATA[0].CLK
CLK => DATA_RD_MEM_D[7].CLK
CLK => DATA_RD_MEM_D[6].CLK
CLK => DATA_RD_MEM_D[5].CLK
CLK => DATA_RD_MEM_D[4].CLK
CLK => DATA_RD_MEM_D[3].CLK
CLK => DATA_RD_MEM_D[2].CLK
CLK => DATA_RD_MEM_D[1].CLK
CLK => DATA_RD_MEM_D[0].CLK
CLK => DATA_MEM_DEFINE[7].CLK
CLK => DATA_MEM_DEFINE[6].CLK
CLK => DATA_MEM_DEFINE[5].CLK
CLK => DATA_MEM_DEFINE[4].CLK
CLK => DATA_MEM_DEFINE[3].CLK
CLK => DATA_MEM_DEFINE[2].CLK
CLK => DATA_MEM_DEFINE[1].CLK
CLK => DATA_MEM_DEFINE[0].CLK
CLK => DATA_MEM_A[15].CLK
CLK => DATA_MEM_A[14].CLK
CLK => DATA_MEM_A[13].CLK
CLK => DATA_MEM_A[12].CLK
CLK => DATA_MEM_A[11].CLK
CLK => DATA_MEM_A[10].CLK
CLK => DATA_MEM_A[9].CLK
CLK => DATA_MEM_A[8].CLK
CLK => DATA_MEM_A[7].CLK
CLK => DATA_MEM_A[6].CLK
CLK => DATA_MEM_A[5].CLK
CLK => DATA_MEM_A[4].CLK
CLK => DATA_MEM_A[3].CLK
CLK => DATA_MEM_A[2].CLK
CLK => DATA_MEM_A[1].CLK
CLK => DATA_MEM_A[0].CLK
CLK => DATA_COM_PORT_DATA[7].CLK
CLK => DATA_COM_PORT_DATA[6].CLK
CLK => DATA_COM_PORT_DATA[5].CLK
CLK => DATA_COM_PORT_DATA[4].CLK
CLK => DATA_COM_PORT_DATA[3].CLK
CLK => DATA_COM_PORT_DATA[2].CLK
CLK => DATA_COM_PORT_DATA[1].CLK
CLK => DATA_COM_PORT_DATA[0].CLK
CLK => MPU_D[7]~reg0.CLK
CLK => MPU_D[6]~reg0.CLK
CLK => MPU_D[5]~reg0.CLK
CLK => MPU_D[4]~reg0.CLK
CLK => MPU_D[3]~reg0.CLK
CLK => MPU_D[2]~reg0.CLK
CLK => MPU_D[1]~reg0.CLK
CLK => MPU_D[0]~reg0.CLK
RESET => MPU_D~7.OUTPUTSELECT
RESET => MPU_D~6.OUTPUTSELECT
RESET => MPU_D~5.OUTPUTSELECT
RESET => MPU_D~4.OUTPUTSELECT
RESET => MPU_D~3.OUTPUTSELECT
RESET => MPU_D~2.OUTPUTSELECT
RESET => MPU_D~1.OUTPUTSELECT
RESET => MPU_D~0.OUTPUTSELECT
RESET => DATA_CROSS~15.OUTPUTSELECT
RESET => DATA_CROSS~14.OUTPUTSELECT
RESET => DATA_CROSS~13.OUTPUTSELECT
RESET => DATA_CROSS~12.OUTPUTSELECT
RESET => DATA_CROSS~11.OUTPUTSELECT
RESET => DATA_CROSS~10.OUTPUTSELECT
RESET => DATA_CROSS~9.OUTPUTSELECT
RESET => DATA_CROSS~8.OUTPUTSELECT
RESET => DATA_RG~15.OUTPUTSELECT
RESET => DATA_RG~14.OUTPUTSELECT
RESET => DATA_RG~13.OUTPUTSELECT
RESET => DATA_RG~12.OUTPUTSELECT
RESET => DATA_RG~11.OUTPUTSELECT
RESET => DATA_RG~10.OUTPUTSELECT
RESET => DATA_RG~9.OUTPUTSELECT
RESET => DATA_RG~8.OUTPUTSELECT
RESET => DATA_ADCLK~15.OUTPUTSELECT
RESET => DATA_ADCLK~14.OUTPUTSELECT
RESET => DATA_ADCLK~13.OUTPUTSELECT
RESET => DATA_ADCLK~12.OUTPUTSELECT
RESET => DATA_ADCLK~11.OUTPUTSELECT
RESET => DATA_ADCLK~10.OUTPUTSELECT
RESET => DATA_ADCLK~9.OUTPUTSELECT
RESET => DATA_ADCLK~8.OUTPUTSELECT
RESET => DATA_SHD~15.OUTPUTSELECT
RESET => DATA_SHD~14.OUTPUTSELECT
RESET => DATA_SHD~13.OUTPUTSELECT
RESET => DATA_SHD~12.OUTPUTSELECT
RESET => DATA_SHD~11.OUTPUTSELECT
RESET => DATA_SHD~10.OUTPUTSELECT
RESET => DATA_SHD~9.OUTPUTSELECT
RESET => DATA_SHD~8.OUTPUTSELECT
RESET => DATA_SHP~15.OUTPUTSELECT
RESET => DATA_SHP~14.OUTPUTSELECT
RESET => DATA_SHP~13.OUTPUTSELECT
RESET => DATA_SHP~12.OUTPUTSELECT
RESET => DATA_SHP~11.OUTPUTSELECT
RESET => DATA_SHP~10.OUTPUTSELECT
RESET => DATA_SHP~9.OUTPUTSELECT
RESET => DATA_SHP~8.OUTPUTSELECT
RESET => DATA_TV~15.OUTPUTSELECT
RESET => DATA_TV~14.OUTPUTSELECT
RESET => DATA_TV~13.OUTPUTSELECT
RESET => DATA_TV~12.OUTPUTSELECT
RESET => DATA_TV~11.OUTPUTSELECT
RESET => DATA_TV~10.OUTPUTSELECT
RESET => DATA_TV~9.OUTPUTSELECT
RESET => DATA_TV~8.OUTPUTSELECT
RESET => DATA_SHUTTER~31.OUTPUTSELECT
RESET => DATA_SHUTTER~30.OUTPUTSELECT
RESET => DATA_SHUTTER~29.OUTPUTSELECT
RESET => DATA_SHUTTER~28.OUTPUTSELECT
RESET => DATA_SHUTTER~27.OUTPUTSELECT
RESET => DATA_SHUTTER~26.OUTPUTSELECT
RESET => DATA_SHUTTER~25.OUTPUTSELECT
RESET => DATA_SHUTTER~24.OUTPUTSELECT
RESET => DATA_SHUTTER~23.OUTPUTSELECT
RESET => DATA_SHUTTER~22.OUTPUTSELECT
RESET => DATA_SHUTTER~21.OUTPUTSELECT
RESET => DATA_SHUTTER~20.OUTPUTSELECT
RESET => DATA_SHUTTER~19.OUTPUTSELECT
RESET => DATA_SHUTTER~18.OUTPUTSELECT
RESET => DATA_SHUTTER~17.OUTPUTSELECT
RESET => DATA_SHUTTER~16.OUTPUTSELECT
RESET => DATA_CLAMP~15.OUTPUTSELECT
RESET => DATA_CLAMP~14.OUTPUTSELECT
RESET => DATA_CLAMP~13.OUTPUTSELECT
RESET => DATA_CLAMP~12.OUTPUTSELECT
RESET => DATA_CLAMP~11.OUTPUTSELECT
RESET => DATA_CLAMP~10.OUTPUTSELECT
RESET => DATA_CLAMP~9.OUTPUTSELECT
RESET => DATA_CLAMP~8.OUTPUTSELECT
RESET => DATA_GAIN~31.OUTPUTSELECT
RESET => DATA_GAIN~30.OUTPUTSELECT
RESET => DATA_GAIN~29.OUTPUTSELECT
RESET => DATA_GAIN~28.OUTPUTSELECT
RESET => DATA_GAIN~27.OUTPUTSELECT
RESET => DATA_GAIN~26.OUTPUTSELECT
RESET => DATA_GAIN~25.OUTPUTSELECT
RESET => DATA_GAIN~24.OUTPUTSELECT
RESET => DATA_GAIN~23.OUTPUTSELECT
RESET => DATA_GAIN~22.OUTPUTSELECT
RESET => DATA_GAIN~21.OUTPUTSELECT
RESET => DATA_GAIN~20.OUTPUTSELECT
RESET => DATA_GAIN~19.OUTPUTSELECT
RESET => DATA_GAIN~18.OUTPUTSELECT
RESET => DATA_GAIN~17.OUTPUTSELECT
RESET => DATA_GAIN~16.OUTPUTSELECT
RESET => DATA_COM_PORT_DATA[7].ENA
RESET => DATA_COM_PORT_DATA[6].ENA
RESET => DATA_COM_PORT_DATA[5].ENA
RESET => DATA_COM_PORT_DATA[4].ENA
RESET => DATA_COM_PORT_DATA[3].ENA
RESET => DATA_COM_PORT_DATA[2].ENA
RESET => DATA_COM_PORT_DATA[1].ENA
RESET => DATA_COM_PORT_DATA[0].ENA
RESET => DATA_MEM_A[0].ENA
RESET => DATA_MEM_A[1].ENA
RESET => DATA_MEM_A[2].ENA
RESET => DATA_MEM_A[3].ENA
RESET => DATA_MEM_A[4].ENA
RESET => DATA_MEM_A[5].ENA
RESET => DATA_MEM_A[6].ENA
RESET => DATA_MEM_A[7].ENA
RESET => DATA_MEM_A[8].ENA
RESET => DATA_MEM_A[9].ENA
RESET => DATA_MEM_A[10].ENA
RESET => DATA_MEM_A[11].ENA
RESET => DATA_MEM_A[12].ENA
RESET => DATA_MEM_A[13].ENA
RESET => DATA_MEM_A[14].ENA
RESET => DATA_MEM_A[15].ENA
RESET => DATA_MEM_DEFINE[0].ENA
RESET => DATA_MEM_DEFINE[1].ENA
RESET => DATA_MEM_DEFINE[2].ENA
RESET => DATA_MEM_DEFINE[3].ENA
RESET => DATA_MEM_DEFINE[4].ENA
RESET => DATA_MEM_DEFINE[5].ENA
RESET => DATA_MEM_DEFINE[6].ENA
RESET => DATA_MEM_DEFINE[7].ENA
RESET => DATA_RD_MEM_D[0].ENA
RESET => DATA_RD_MEM_D[1].ENA
RESET => DATA_RD_MEM_D[2].ENA
RESET => DATA_RD_MEM_D[3].ENA
RESET => DATA_RD_MEM_D[4].ENA
RESET => DATA_RD_MEM_D[5].ENA
RESET => DATA_RD_MEM_D[6].ENA
RESET => DATA_RD_MEM_D[7].ENA
RESET => DATA_RS485_MEM_DATA[0].ENA
RESET => DATA_RS485_MEM_DATA[1].ENA
RESET => DATA_RS485_MEM_DATA[2].ENA
RESET => DATA_RS485_MEM_DATA[3].ENA
RESET => DATA_RS485_MEM_DATA[4].ENA
RESET => DATA_RS485_MEM_DATA[5].ENA
RESET => DATA_RS485_MEM_DATA[6].ENA
RESET => DATA_RS485_MEM_DATA[7].ENA
RESET => DATA_MEM_A_INC[0].ENA
RESET => DATA_MEM_A_INC[1].ENA
RESET => DATA_MEM_A_INC[2].ENA
RESET => DATA_MEM_A_INC[3].ENA
RESET => DATA_MEM_A_INC[4].ENA
RESET => DATA_MEM_A_INC[5].ENA
RESET => DATA_MEM_A_INC[6].ENA
RESET => DATA_MEM_A_INC[7].ENA
RESET => DATA_MEM_A_INC[8].ENA
RESET => DATA_MEM_A_INC[9].ENA
RESET => DATA_MEM_A_INC[10].ENA
RESET => DATA_MEM_A_INC[11].ENA
RESET => DATA_MEM_A_INC[12].ENA
RESET => DATA_MEM_A_INC[13].ENA
RESET => DATA_MEM_A_INC[14].ENA
RESET => DATA_MEM_A_INC[15].ENA
DATA_REG[0] => DATA_COM_PORT_DATA~7.DATAB
DATA_REG[0] => DATA_MEM_A~15.DATAB
DATA_REG[0] => DATA_MEM_A~7.DATAB
DATA_REG[0] => DATA_MEM_DEFINE~7.DATAB
DATA_REG[0] => DATA_RD_MEM_D~7.DATAB
DATA_REG[0] => DATA_RS485_MEM_DATA~7.DATAB
DATA_REG[0] => DATA_MEM_A_INC~15.DATAB
DATA_REG[0] => DATA_MEM_A_INC~7.DATAB
DATA_REG[0] => DATA_CROSS~7.DATAB
DATA_REG[0] => DATA_RG~7.DATAB
DATA_REG[0] => DATA_ADCLK~7.DATAB
DATA_REG[0] => DATA_SHD~7.DATAB
DATA_REG[0] => DATA_SHP~7.DATAB
DATA_REG[0] => DATA_TV~7.DATAB
DATA_REG[0] => DATA_SHUTTER~15.DATAB
DATA_REG[0] => DATA_SHUTTER~7.DATAB
DATA_REG[0] => DATA_CLAMP~7.DATAB
DATA_REG[0] => DATA_GAIN~15.DATAB
DATA_REG[0] => DATA_GAIN~7.DATAB
DATA_REG[1] => DATA_COM_PORT_DATA~6.DATAB
DATA_REG[1] => DATA_MEM_A~14.DATAB
DATA_REG[1] => DATA_MEM_A~6.DATAB
DATA_REG[1] => DATA_MEM_DEFINE~6.DATAB
DATA_REG[1] => DATA_RD_MEM_D~6.DATAB
DATA_REG[1] => DATA_RS485_MEM_DATA~6.DATAB
DATA_REG[1] => DATA_MEM_A_INC~14.DATAB
DATA_REG[1] => DATA_MEM_A_INC~6.DATAB
DATA_REG[1] => DATA_CROSS~6.DATAB
DATA_REG[1] => DATA_RG~6.DATAB
DATA_REG[1] => DATA_ADCLK~6.DATAB
DATA_REG[1] => DATA_SHD~6.DATAB
DATA_REG[1] => DATA_SHP~6.DATAB
DATA_REG[1] => DATA_TV~6.DATAB
DATA_REG[1] => DATA_SHUTTER~14.DATAB
DATA_REG[1] => DATA_SHUTTER~6.DATAB
DATA_REG[1] => DATA_CLAMP~6.DATAB
DATA_REG[1] => DATA_GAIN~14.DATAB
DATA_REG[1] => DATA_GAIN~6.DATAB
DATA_REG[2] => DATA_COM_PORT_DATA~5.DATAB
DATA_REG[2] => DATA_MEM_A~13.DATAB
DATA_REG[2] => DATA_MEM_A~5.DATAB
DATA_REG[2] => DATA_MEM_DEFINE~5.DATAB
DATA_REG[2] => DATA_RD_MEM_D~5.DATAB
DATA_REG[2] => DATA_RS485_MEM_DATA~5.DATAB
DATA_REG[2] => DATA_MEM_A_INC~13.DATAB
DATA_REG[2] => DATA_MEM_A_INC~5.DATAB
DATA_REG[2] => DATA_CROSS~5.DATAB
DATA_REG[2] => DATA_RG~5.DATAB
DATA_REG[2] => DATA_ADCLK~5.DATAB
DATA_REG[2] => DATA_SHD~5.DATAB
DATA_REG[2] => DATA_SHP~5.DATAB
DATA_REG[2] => DATA_TV~5.DATAB
DATA_REG[2] => DATA_SHUTTER~13.DATAB
DATA_REG[2] => DATA_SHUTTER~5.DATAB
DATA_REG[2] => DATA_CLAMP~5.DATAB
DATA_REG[2] => DATA_GAIN~13.DATAB
DATA_REG[2] => DATA_GAIN~5.DATAB
DATA_REG[3] => DATA_COM_PORT_DATA~4.DATAB
DATA_REG[3] => DATA_MEM_A~12.DATAB
DATA_REG[3] => DATA_MEM_A~4.DATAB
DATA_REG[3] => DATA_MEM_DEFINE~4.DATAB
DATA_REG[3] => DATA_RD_MEM_D~4.DATAB
DATA_REG[3] => DATA_RS485_MEM_DATA~4.DATAB
DATA_REG[3] => DATA_MEM_A_INC~12.DATAB
DATA_REG[3] => DATA_MEM_A_INC~4.DATAB
DATA_REG[3] => DATA_CROSS~4.DATAB
DATA_REG[3] => DATA_RG~4.DATAB
DATA_REG[3] => DATA_ADCLK~4.DATAB
DATA_REG[3] => DATA_SHD~4.DATAB
DATA_REG[3] => DATA_SHP~4.DATAB
DATA_REG[3] => DATA_TV~4.DATAB
DATA_REG[3] => DATA_SHUTTER~12.DATAB
DATA_REG[3] => DATA_SHUTTER~4.DATAB
DATA_REG[3] => DATA_CLAMP~4.DATAB
DATA_REG[3] => DATA_GAIN~12.DATAB
DATA_REG[3] => DATA_GAIN~4.DATAB
DATA_REG[4] => DATA_COM_PORT_DATA~3.DATAB
DATA_REG[4] => DATA_MEM_A~11.DATAB
DATA_REG[4] => DATA_MEM_A~3.DATAB
DATA_REG[4] => DATA_MEM_DEFINE~3.DATAB
DATA_REG[4] => DATA_RD_MEM_D~3.DATAB
DATA_REG[4] => DATA_RS485_MEM_DATA~3.DATAB
DATA_REG[4] => DATA_MEM_A_INC~11.DATAB
DATA_REG[4] => DATA_MEM_A_INC~3.DATAB
DATA_REG[4] => DATA_CROSS~3.DATAB
DATA_REG[4] => DATA_RG~3.DATAB
DATA_REG[4] => DATA_ADCLK~3.DATAB
DATA_REG[4] => DATA_SHD~3.DATAB
DATA_REG[4] => DATA_SHP~3.DATAB
DATA_REG[4] => DATA_TV~3.DATAB
DATA_REG[4] => DATA_SHUTTER~11.DATAB
DATA_REG[4] => DATA_SHUTTER~3.DATAB
DATA_REG[4] => DATA_CLAMP~3.DATAB
DATA_REG[4] => DATA_GAIN~11.DATAB
DATA_REG[4] => DATA_GAIN~3.DATAB
DATA_REG[5] => DATA_COM_PORT_DATA~2.DATAB
DATA_REG[5] => DATA_MEM_A~10.DATAB
DATA_REG[5] => DATA_MEM_A~2.DATAB
DATA_REG[5] => DATA_MEM_DEFINE~2.DATAB
DATA_REG[5] => DATA_RD_MEM_D~2.DATAB
DATA_REG[5] => DATA_RS485_MEM_DATA~2.DATAB
DATA_REG[5] => DATA_MEM_A_INC~10.DATAB
DATA_REG[5] => DATA_MEM_A_INC~2.DATAB
DATA_REG[5] => DATA_CROSS~2.DATAB
DATA_REG[5] => DATA_RG~2.DATAB
DATA_REG[5] => DATA_ADCLK~2.DATAB
DATA_REG[5] => DATA_SHD~2.DATAB
DATA_REG[5] => DATA_SHP~2.DATAB
DATA_REG[5] => DATA_TV~2.DATAB
DATA_REG[5] => DATA_SHUTTER~10.DATAB
DATA_REG[5] => DATA_SHUTTER~2.DATAB
DATA_REG[5] => DATA_CLAMP~2.DATAB
DATA_REG[5] => DATA_GAIN~10.DATAB
DATA_REG[5] => DATA_GAIN~2.DATAB
DATA_REG[6] => DATA_COM_PORT_DATA~1.DATAB
DATA_REG[6] => DATA_MEM_A~9.DATAB
DATA_REG[6] => DATA_MEM_A~1.DATAB
DATA_REG[6] => DATA_MEM_DEFINE~1.DATAB
DATA_REG[6] => DATA_RD_MEM_D~1.DATAB
DATA_REG[6] => DATA_RS485_MEM_DATA~1.DATAB
DATA_REG[6] => DATA_MEM_A_INC~9.DATAB
DATA_REG[6] => DATA_MEM_A_INC~1.DATAB
DATA_REG[6] => DATA_CROSS~1.DATAB
DATA_REG[6] => DATA_RG~1.DATAB
DATA_REG[6] => DATA_ADCLK~1.DATAB
DATA_REG[6] => DATA_SHD~1.DATAB
DATA_REG[6] => DATA_SHP~1.DATAB
DATA_REG[6] => DATA_TV~1.DATAB
DATA_REG[6] => DATA_SHUTTER~9.DATAB
DATA_REG[6] => DATA_SHUTTER~1.DATAB
DATA_REG[6] => DATA_CLAMP~1.DATAB
DATA_REG[6] => DATA_GAIN~9.DATAB
DATA_REG[6] => DATA_GAIN~1.DATAB
DATA_REG[7] => DATA_COM_PORT_DATA~0.DATAB
DATA_REG[7] => DATA_MEM_A~8.DATAB
DATA_REG[7] => DATA_MEM_A~0.DATAB
DATA_REG[7] => DATA_MEM_DEFINE~0.DATAB
DATA_REG[7] => DATA_RD_MEM_D~0.DATAB
DATA_REG[7] => DATA_RS485_MEM_DATA~0.DATAB
DATA_REG[7] => DATA_MEM_A_INC~8.DATAB
DATA_REG[7] => DATA_MEM_A_INC~0.DATAB
DATA_REG[7] => DATA_CROSS~0.DATAB
DATA_REG[7] => DATA_RG~0.DATAB
DATA_REG[7] => DATA_ADCLK~0.DATAB
DATA_REG[7] => DATA_SHD~0.DATAB
DATA_REG[7] => DATA_SHP~0.DATAB
DATA_REG[7] => DATA_TV~0.DATAB
DATA_REG[7] => DATA_SHUTTER~8.DATAB
DATA_REG[7] => DATA_SHUTTER~0.DATAB
DATA_REG[7] => DATA_CLAMP~0.DATAB
DATA_REG[7] => DATA_GAIN~8.DATAB
DATA_REG[7] => DATA_GAIN~0.DATAB
ADUC_ADDR[0] => Mux7.IN245
ADUC_ADDR[0] => Mux6.IN245
ADUC_ADDR[0] => Mux5.IN245
ADUC_ADDR[0] => Mux4.IN245
ADUC_ADDR[0] => Mux3.IN245
ADUC_ADDR[0] => Mux2.IN245
ADUC_ADDR[0] => Mux1.IN245
ADUC_ADDR[0] => Mux0.IN245
ADUC_ADDR[0] => Equal18.IN15
ADUC_ADDR[0] => Equal17.IN15
ADUC_ADDR[0] => Equal16.IN15
ADUC_ADDR[0] => Equal15.IN15
ADUC_ADDR[0] => Equal14.IN15
ADUC_ADDR[0] => Equal13.IN15
ADUC_ADDR[0] => Equal12.IN15
ADUC_ADDR[0] => Equal11.IN15
ADUC_ADDR[0] => Equal10.IN15
ADUC_ADDR[0] => Equal9.IN15
ADUC_ADDR[0] => Equal8.IN15
ADUC_ADDR[0] => Equal7.IN15
ADUC_ADDR[0] => Equal6.IN15
ADUC_ADDR[0] => Equal5.IN15
ADUC_ADDR[0] => Equal4.IN15
ADUC_ADDR[0] => Equal3.IN15
ADUC_ADDR[0] => Equal2.IN15
ADUC_ADDR[0] => Equal1.IN15
ADUC_ADDR[0] => Equal0.IN15
ADUC_ADDR[1] => Mux7.IN244
ADUC_ADDR[1] => Mux6.IN244
ADUC_ADDR[1] => Mux5.IN244
ADUC_ADDR[1] => Mux4.IN244
ADUC_ADDR[1] => Mux3.IN244
ADUC_ADDR[1] => Mux2.IN244
ADUC_ADDR[1] => Mux1.IN244
ADUC_ADDR[1] => Mux0.IN244
ADUC_ADDR[1] => Equal18.IN14
ADUC_ADDR[1] => Equal17.IN14
ADUC_ADDR[1] => Equal16.IN14
ADUC_ADDR[1] => Equal15.IN14
ADUC_ADDR[1] => Equal14.IN14
ADUC_ADDR[1] => Equal13.IN14
ADUC_ADDR[1] => Equal12.IN14
ADUC_ADDR[1] => Equal11.IN14
ADUC_ADDR[1] => Equal10.IN14
ADUC_ADDR[1] => Equal9.IN14
ADUC_ADDR[1] => Equal8.IN14
ADUC_ADDR[1] => Equal7.IN14
ADUC_ADDR[1] => Equal6.IN14
ADUC_ADDR[1] => Equal5.IN14
ADUC_ADDR[1] => Equal4.IN14
ADUC_ADDR[1] => Equal3.IN14
ADUC_ADDR[1] => Equal2.IN14
ADUC_ADDR[1] => Equal1.IN14
ADUC_ADDR[1] => Equal0.IN14
ADUC_ADDR[2] => Mux7.IN243
ADUC_ADDR[2] => Mux6.IN243
ADUC_ADDR[2] => Mux5.IN243
ADUC_ADDR[2] => Mux4.IN243
ADUC_ADDR[2] => Mux3.IN243
ADUC_ADDR[2] => Mux2.IN243
ADUC_ADDR[2] => Mux1.IN243
ADUC_ADDR[2] => Mux0.IN243
ADUC_ADDR[2] => Equal18.IN13
ADUC_ADDR[2] => Equal17.IN13
ADUC_ADDR[2] => Equal16.IN13
ADUC_ADDR[2] => Equal15.IN13
ADUC_ADDR[2] => Equal14.IN13
ADUC_ADDR[2] => Equal13.IN13
ADUC_ADDR[2] => Equal12.IN13
ADUC_ADDR[2] => Equal11.IN13
ADUC_ADDR[2] => Equal10.IN13
ADUC_ADDR[2] => Equal9.IN13
ADUC_ADDR[2] => Equal8.IN13
ADUC_ADDR[2] => Equal7.IN13
ADUC_ADDR[2] => Equal6.IN13
ADUC_ADDR[2] => Equal5.IN13
ADUC_ADDR[2] => Equal4.IN13
ADUC_ADDR[2] => Equal3.IN13
ADUC_ADDR[2] => Equal2.IN13
ADUC_ADDR[2] => Equal1.IN13
ADUC_ADDR[2] => Equal0.IN13
ADUC_ADDR[3] => Mux7.IN242
ADUC_ADDR[3] => Mux6.IN242
ADUC_ADDR[3] => Mux5.IN242
ADUC_ADDR[3] => Mux4.IN242
ADUC_ADDR[3] => Mux3.IN242
ADUC_ADDR[3] => Mux2.IN242
ADUC_ADDR[3] => Mux1.IN242
ADUC_ADDR[3] => Mux0.IN242
ADUC_ADDR[3] => Equal18.IN12
ADUC_ADDR[3] => Equal17.IN12
ADUC_ADDR[3] => Equal16.IN12
ADUC_ADDR[3] => Equal15.IN12
ADUC_ADDR[3] => Equal14.IN12
ADUC_ADDR[3] => Equal13.IN12
ADUC_ADDR[3] => Equal12.IN12
ADUC_ADDR[3] => Equal11.IN12
ADUC_ADDR[3] => Equal10.IN12
ADUC_ADDR[3] => Equal9.IN12
ADUC_ADDR[3] => Equal8.IN12
ADUC_ADDR[3] => Equal7.IN12
ADUC_ADDR[3] => Equal6.IN12
ADUC_ADDR[3] => Equal5.IN12
ADUC_ADDR[3] => Equal4.IN12
ADUC_ADDR[3] => Equal3.IN12
ADUC_ADDR[3] => Equal2.IN12
ADUC_ADDR[3] => Equal1.IN12
ADUC_ADDR[3] => Equal0.IN12
ADUC_ADDR[4] => Mux7.IN241
ADUC_ADDR[4] => Mux6.IN241
ADUC_ADDR[4] => Mux5.IN241
ADUC_ADDR[4] => Mux4.IN241
ADUC_ADDR[4] => Mux3.IN241
ADUC_ADDR[4] => Mux2.IN241
ADUC_ADDR[4] => Mux1.IN241
ADUC_ADDR[4] => Mux0.IN241
ADUC_ADDR[4] => Equal18.IN11
ADUC_ADDR[4] => Equal17.IN11
ADUC_ADDR[4] => Equal16.IN11
ADUC_ADDR[4] => Equal15.IN11
ADUC_ADDR[4] => Equal14.IN11
ADUC_ADDR[4] => Equal13.IN11
ADUC_ADDR[4] => Equal12.IN11
ADUC_ADDR[4] => Equal11.IN11
ADUC_ADDR[4] => Equal10.IN11
ADUC_ADDR[4] => Equal9.IN11
ADUC_ADDR[4] => Equal8.IN11
ADUC_ADDR[4] => Equal7.IN11
ADUC_ADDR[4] => Equal6.IN11
ADUC_ADDR[4] => Equal5.IN11
ADUC_ADDR[4] => Equal4.IN11
ADUC_ADDR[4] => Equal3.IN11
ADUC_ADDR[4] => Equal2.IN11
ADUC_ADDR[4] => Equal1.IN11
ADUC_ADDR[4] => Equal0.IN11
ADUC_ADDR[5] => Mux7.IN240
ADUC_ADDR[5] => Mux6.IN240
ADUC_ADDR[5] => Mux5.IN240
ADUC_ADDR[5] => Mux4.IN240
ADUC_ADDR[5] => Mux3.IN240
ADUC_ADDR[5] => Mux2.IN240
ADUC_ADDR[5] => Mux1.IN240
ADUC_ADDR[5] => Mux0.IN240
ADUC_ADDR[5] => Equal18.IN10
ADUC_ADDR[5] => Equal17.IN10
ADUC_ADDR[5] => Equal16.IN10
ADUC_ADDR[5] => Equal15.IN10
ADUC_ADDR[5] => Equal14.IN10
ADUC_ADDR[5] => Equal13.IN10
ADUC_ADDR[5] => Equal12.IN10
ADUC_ADDR[5] => Equal11.IN10
ADUC_ADDR[5] => Equal10.IN10
ADUC_ADDR[5] => Equal9.IN10
ADUC_ADDR[5] => Equal8.IN10
ADUC_ADDR[5] => Equal7.IN10
ADUC_ADDR[5] => Equal6.IN10
ADUC_ADDR[5] => Equal5.IN10
ADUC_ADDR[5] => Equal4.IN10
ADUC_ADDR[5] => Equal3.IN10
ADUC_ADDR[5] => Equal2.IN10
ADUC_ADDR[5] => Equal1.IN10
ADUC_ADDR[5] => Equal0.IN10
ADUC_ADDR[6] => Mux7.IN239
ADUC_ADDR[6] => Mux6.IN239
ADUC_ADDR[6] => Mux5.IN239
ADUC_ADDR[6] => Mux4.IN239
ADUC_ADDR[6] => Mux3.IN239
ADUC_ADDR[6] => Mux2.IN239
ADUC_ADDR[6] => Mux1.IN239
ADUC_ADDR[6] => Mux0.IN239
ADUC_ADDR[6] => Equal18.IN9
ADUC_ADDR[6] => Equal17.IN9
ADUC_ADDR[6] => Equal16.IN9
ADUC_ADDR[6] => Equal15.IN9
ADUC_ADDR[6] => Equal14.IN9
ADUC_ADDR[6] => Equal13.IN9
ADUC_ADDR[6] => Equal12.IN9
ADUC_ADDR[6] => Equal11.IN9
ADUC_ADDR[6] => Equal10.IN9
ADUC_ADDR[6] => Equal9.IN9
ADUC_ADDR[6] => Equal8.IN9
ADUC_ADDR[6] => Equal7.IN9
ADUC_ADDR[6] => Equal6.IN9
ADUC_ADDR[6] => Equal5.IN9
ADUC_ADDR[6] => Equal4.IN9
ADUC_ADDR[6] => Equal3.IN9
ADUC_ADDR[6] => Equal2.IN9
ADUC_ADDR[6] => Equal1.IN9
ADUC_ADDR[6] => Equal0.IN9
ADUC_ADDR[7] => Mux7.IN238
ADUC_ADDR[7] => Mux6.IN238
ADUC_ADDR[7] => Mux5.IN238
ADUC_ADDR[7] => Mux4.IN238
ADUC_ADDR[7] => Mux3.IN238
ADUC_ADDR[7] => Mux2.IN238
ADUC_ADDR[7] => Mux1.IN238
ADUC_ADDR[7] => Mux0.IN238
ADUC_ADDR[7] => Equal18.IN8
ADUC_ADDR[7] => Equal17.IN8
ADUC_ADDR[7] => Equal16.IN8
ADUC_ADDR[7] => Equal15.IN8
ADUC_ADDR[7] => Equal14.IN8
ADUC_ADDR[7] => Equal13.IN8
ADUC_ADDR[7] => Equal12.IN8
ADUC_ADDR[7] => Equal11.IN8
ADUC_ADDR[7] => Equal10.IN8
ADUC_ADDR[7] => Equal9.IN8
ADUC_ADDR[7] => Equal8.IN8
ADUC_ADDR[7] => Equal7.IN8
ADUC_ADDR[7] => Equal6.IN8
ADUC_ADDR[7] => Equal5.IN8
ADUC_ADDR[7] => Equal4.IN8
ADUC_ADDR[7] => Equal3.IN8
ADUC_ADDR[7] => Equal2.IN8
ADUC_ADDR[7] => Equal1.IN8
ADUC_ADDR[7] => Equal0.IN8
WR => reg~18.IN1
WR => reg~17.IN0
WR => reg~16.IN0
WR => reg~15.IN0
WR => reg~14.IN0
WR => reg~13.IN0
WR => reg~12.IN0
WR => reg~11.IN0
WR => reg~10.IN0
WR => reg~9.IN0
WR => reg~8.IN0
WR => reg~7.IN0
WR => reg~6.IN0
WR => reg~5.IN0
WR => reg~4.IN0
WR => reg~3.IN0
WR => reg~2.IN0
WR => reg~1.IN0
WR => reg~0.IN0
SHUTTER[0] <= DATA_SHUTTER[0].DB_MAX_OUTPUT_PORT_TYPE
SHUTTER[1] <= DATA_SHUTTER[1].DB_MAX_OUTPUT_PORT_TYPE
SHUTTER[2] <= DATA_SHUTTER[2].DB_MAX_OUTPUT_PORT_TYPE
SHUTTER[3] <= DATA_SHUTTER[3].DB_MAX_OUTPUT_PORT_TYPE
SHUTTER[4] <= DATA_SHUTTER[4].DB_MAX_OUTPUT_PORT_TYPE
SHUTTER[5] <= DATA_SHUTTER[5].DB_MAX_OUTPUT_PORT_TYPE
SHUTTER[6] <= DATA_SHUTTER[6].DB_MAX_OUTPUT_PORT_TYPE
SHUTTER[7] <= DATA_SHUTTER[7].DB_MAX_OUTPUT_PORT_TYPE
SHUTTER[8] <= DATA_SHUTTER[8].DB_MAX_OUTPUT_PORT_TYPE
SHUTTER[9] <= DATA_SHUTTER[9].DB_MAX_OUTPUT_PORT_TYPE
SHUTTER[10] <= DATA_SHUTTER[10].DB_MAX_OUTPUT_PORT_TYPE
SHUTTER[11] <= DATA_SHUTTER[11].DB_MAX_OUTPUT_PORT_TYPE
SHUTTER[12] <= DATA_SHUTTER[12].DB_MAX_OUTPUT_PORT_TYPE
SHUTTER[13] <= DATA_SHUTTER[13].DB_MAX_OUTPUT_PORT_TYPE
SHUTTER[14] <= DATA_SHUTTER[14].DB_MAX_OUTPUT_PORT_TYPE
SHUTTER[15] <= DATA_SHUTTER[15].DB_MAX_OUTPUT_PORT_TYPE
GAIN[0] <= DATA_GAIN[0].DB_MAX_OUTPUT_PORT_TYPE
GAIN[1] <= DATA_GAIN[1].DB_MAX_OUTPUT_PORT_TYPE
GAIN[2] <= DATA_GAIN[2].DB_MAX_OUTPUT_PORT_TYPE
GAIN[3] <= DATA_GAIN[3].DB_MAX_OUTPUT_PORT_TYPE
GAIN[4] <= DATA_GAIN[4].DB_MAX_OUTPUT_PORT_TYPE
GAIN[5] <= DATA_GAIN[5].DB_MAX_OUTPUT_PORT_TYPE
GAIN[6] <= DATA_GAIN[6].DB_MAX_OUTPUT_PORT_TYPE
GAIN[7] <= DATA_GAIN[7].DB_MAX_OUTPUT_PORT_TYPE
GAIN[8] <= DATA_GAIN[8].DB_MAX_OUTPUT_PORT_TYPE
GAIN[9] <= DATA_GAIN[9].DB_MAX_OUTPUT_PORT_TYPE
GAIN[10] <= DATA_GAIN[10].DB_MAX_OUTPUT_PORT_TYPE
GAIN[11] <= DATA_GAIN[11].DB_MAX_OUTPUT_PORT_TYPE
GAIN[12] <= DATA_GAIN[12].DB_MAX_OUTPUT_PORT_TYPE
GAIN[13] <= DATA_GAIN[13].DB_MAX_OUTPUT_PORT_TYPE
GAIN[14] <= DATA_GAIN[14].DB_MAX_OUTPUT_PORT_TYPE
GAIN[15] <= DATA_GAIN[15].DB_MAX_OUTPUT_PORT_TYPE
CLAMP[0] <= DATA_CLAMP[0].DB_MAX_OUTPUT_PORT_TYPE
CLAMP[1] <= DATA_CLAMP[1].DB_MAX_OUTPUT_PORT_TYPE
CLAMP[2] <= DATA_CLAMP[2].DB_MAX_OUTPUT_PORT_TYPE
CLAMP[3] <= DATA_CLAMP[3].DB_MAX_OUTPUT_PORT_TYPE
CLAMP[4] <= DATA_CLAMP[4].DB_MAX_OUTPUT_PORT_TYPE
CLAMP[5] <= DATA_CLAMP[5].DB_MAX_OUTPUT_PORT_TYPE
CLAMP[6] <= DATA_CLAMP[6].DB_MAX_OUTPUT_PORT_TYPE
CLAMP[7] <= DATA_CLAMP[7].DB_MAX_OUTPUT_PORT_TYPE
TV[0] <= DATA_TV[0].DB_MAX_OUTPUT_PORT_TYPE
TV[1] <= DATA_TV[1].DB_MAX_OUTPUT_PORT_TYPE
TV[2] <= DATA_TV[2].DB_MAX_OUTPUT_PORT_TYPE
TV[3] <= DATA_TV[3].DB_MAX_OUTPUT_PORT_TYPE
TV[4] <= DATA_TV[4].DB_MAX_OUTPUT_PORT_TYPE
TV[5] <= DATA_TV[5].DB_MAX_OUTPUT_PORT_TYPE
TV[6] <= DATA_TV[6].DB_MAX_OUTPUT_PORT_TYPE
TV[7] <= DATA_TV[7].DB_MAX_OUTPUT_PORT_TYPE
SHP_SHIFT[0] <= DATA_SHP[0].DB_MAX_OUTPUT_PORT_TYPE
SHP_SHIFT[1] <= DATA_SHP[1].DB_MAX_OUTPUT_PORT_TYPE
SHP_SHIFT[2] <= DATA_SHP[2].DB_MAX_OUTPUT_PORT_TYPE
SHP_SHIFT[3] <= DATA_SHP[3].DB_MAX_OUTPUT_PORT_TYPE
SHP_SHIFT[4] <= DATA_SHP[4].DB_MAX_OUTPUT_PORT_TYPE
SHP_SHIFT[5] <= DATA_SHP[5].DB_MAX_OUTPUT_PORT_TYPE
SHP_SHIFT[6] <= DATA_SHP[6].DB_MAX_OUTPUT_PORT_TYPE
SHP_SHIFT[7] <= DATA_SHP[7].DB_MAX_OUTPUT_PORT_TYPE
SHD_SHIFT[0] <= DATA_SHD[0].DB_MAX_OUTPUT_PORT_TYPE
SHD_SHIFT[1] <= DATA_SHD[1].DB_MAX_OUTPUT_PORT_TYPE
SHD_SHIFT[2] <= DATA_SHD[2].DB_MAX_OUTPUT_PORT_TYPE
SHD_SHIFT[3] <= DATA_SHD[3].DB_MAX_OUTPUT_PORT_TYPE
SHD_SHIFT[4] <= DATA_SHD[4].DB_MAX_OUTPUT_PORT_TYPE
SHD_SHIFT[5] <= DATA_SHD[5].DB_MAX_OUTPUT_PORT_TYPE
SHD_SHIFT[6] <= DATA_SHD[6].DB_MAX_OUTPUT_PORT_TYPE
SHD_SHIFT[7] <= DATA_SHD[7].DB_MAX_OUTPUT_PORT_TYPE
CLK_SHIFT[0] <= DATA_ADCLK[0].DB_MAX_OUTPUT_PORT_TYPE
CLK_SHIFT[1] <= DATA_ADCLK[1].DB_MAX_OUTPUT_PORT_TYPE
CLK_SHIFT[2] <= DATA_ADCLK[2].DB_MAX_OUTPUT_PORT_TYPE
CLK_SHIFT[3] <= DATA_ADCLK[3].DB_MAX_OUTPUT_PORT_TYPE
CLK_SHIFT[4] <= DATA_ADCLK[4].DB_MAX_OUTPUT_PORT_TYPE
CLK_SHIFT[5] <= DATA_ADCLK[5].DB_MAX_OUTPUT_PORT_TYPE
CLK_SHIFT[6] <= DATA_ADCLK[6].DB_MAX_OUTPUT_PORT_TYPE
CLK_SHIFT[7] <= DATA_ADCLK[7].DB_MAX_OUTPUT_PORT_TYPE
RG_SHIFT[0] <= DATA_RG[0].DB_MAX_OUTPUT_PORT_TYPE
RG_SHIFT[1] <= DATA_RG[1].DB_MAX_OUTPUT_PORT_TYPE
RG_SHIFT[2] <= DATA_RG[2].DB_MAX_OUTPUT_PORT_TYPE
RG_SHIFT[3] <= DATA_RG[3].DB_MAX_OUTPUT_PORT_TYPE
RG_SHIFT[4] <= DATA_RG[4].DB_MAX_OUTPUT_PORT_TYPE
RG_SHIFT[5] <= DATA_RG[5].DB_MAX_OUTPUT_PORT_TYPE
RG_SHIFT[6] <= DATA_RG[6].DB_MAX_OUTPUT_PORT_TYPE
RG_SHIFT[7] <= DATA_RG[7].DB_MAX_OUTPUT_PORT_TYPE
CROSS[0] <= DATA_CROSS[0].DB_MAX_OUTPUT_PORT_TYPE
CROSS[1] <= DATA_CROSS[1].DB_MAX_OUTPUT_PORT_TYPE
CROSS[2] <= DATA_CROSS[2].DB_MAX_OUTPUT_PORT_TYPE
CROSS[3] <= DATA_CROSS[3].DB_MAX_OUTPUT_PORT_TYPE
CROSS[4] <= DATA_CROSS[4].DB_MAX_OUTPUT_PORT_TYPE
CROSS[5] <= DATA_CROSS[5].DB_MAX_OUTPUT_PORT_TYPE
CROSS[6] <= DATA_CROSS[6].DB_MAX_OUTPUT_PORT_TYPE
CROSS[7] <= DATA_CROSS[7].DB_MAX_OUTPUT_PORT_TYPE
MEM_A_INC[0] <= DATA_MEM_A_INC[0].DB_MAX_OUTPUT_PORT_TYPE
MEM_A_INC[1] <= DATA_MEM_A_INC[1].DB_MAX_OUTPUT_PORT_TYPE
MEM_A_INC[2] <= DATA_MEM_A_INC[2].DB_MAX_OUTPUT_PORT_TYPE
MEM_A_INC[3] <= DATA_MEM_A_INC[3].DB_MAX_OUTPUT_PORT_TYPE
MEM_A_INC[4] <= DATA_MEM_A_INC[4].DB_MAX_OUTPUT_PORT_TYPE
MEM_A_INC[5] <= DATA_MEM_A_INC[5].DB_MAX_OUTPUT_PORT_TYPE
MEM_A_INC[6] <= DATA_MEM_A_INC[6].DB_MAX_OUTPUT_PORT_TYPE
MEM_A_INC[7] <= DATA_MEM_A_INC[7].DB_MAX_OUTPUT_PORT_TYPE
MEM_A_INC[8] <= DATA_MEM_A_INC[8].DB_MAX_OUTPUT_PORT_TYPE
MEM_A_INC[9] <= DATA_MEM_A_INC[9].DB_MAX_OUTPUT_PORT_TYPE
MEM_A_INC[10] <= DATA_MEM_A_INC[10].DB_MAX_OUTPUT_PORT_TYPE
MEM_A_INC[11] <= DATA_MEM_A_INC[11].DB_MAX_OUTPUT_PORT_TYPE
MEM_A_INC[12] <= DATA_MEM_A_INC[12].DB_MAX_OUTPUT_PORT_TYPE
MEM_A_INC[13] <= DATA_MEM_A_INC[13].DB_MAX_OUTPUT_PORT_TYPE
MEM_A_INC[14] <= DATA_MEM_A_INC[14].DB_MAX_OUTPUT_PORT_TYPE
MEM_A_INC[15] <= DATA_MEM_A_INC[15].DB_MAX_OUTPUT_PORT_TYPE
RS485_MEM_DATA[0] <= DATA_RS485_MEM_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RS485_MEM_DATA[1] <= DATA_RS485_MEM_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RS485_MEM_DATA[2] <= DATA_RS485_MEM_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
RS485_MEM_DATA[3] <= DATA_RS485_MEM_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
RS485_MEM_DATA[4] <= DATA_RS485_MEM_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
RS485_MEM_DATA[5] <= DATA_RS485_MEM_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
RS485_MEM_DATA[6] <= DATA_RS485_MEM_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
RS485_MEM_DATA[7] <= DATA_RS485_MEM_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
RD_MEM_D[0] <= DATA_RD_MEM_D[0].DB_MAX_OUTPUT_PORT_TYPE
RD_MEM_D[1] <= DATA_RD_MEM_D[1].DB_MAX_OUTPUT_PORT_TYPE
RD_MEM_D[2] <= DATA_RD_MEM_D[2].DB_MAX_OUTPUT_PORT_TYPE
RD_MEM_D[3] <= DATA_RD_MEM_D[3].DB_MAX_OUTPUT_PORT_TYPE
RD_MEM_D[4] <= DATA_RD_MEM_D[4].DB_MAX_OUTPUT_PORT_TYPE
RD_MEM_D[5] <= DATA_RD_MEM_D[5].DB_MAX_OUTPUT_PORT_TYPE
RD_MEM_D[6] <= DATA_RD_MEM_D[6].DB_MAX_OUTPUT_PORT_TYPE
RD_MEM_D[7] <= DATA_RD_MEM_D[7].DB_MAX_OUTPUT_PORT_TYPE
MEM_DEFINE[0] <= DATA_MEM_DEFINE[0].DB_MAX_OUTPUT_PORT_TYPE
MEM_DEFINE[1] <= DATA_MEM_DEFINE[1].DB_MAX_OUTPUT_PORT_TYPE
MEM_DEFINE[2] <= DATA_MEM_DEFINE[2].DB_MAX_OUTPUT_PORT_TYPE
MEM_DEFINE[3] <= DATA_MEM_DEFINE[3].DB_MAX_OUTPUT_PORT_TYPE
MEM_DEFINE[4] <= DATA_MEM_DEFINE[4].DB_MAX_OUTPUT_PORT_TYPE
MEM_DEFINE[5] <= DATA_MEM_DEFINE[5].DB_MAX_OUTPUT_PORT_TYPE
MEM_DEFINE[6] <= DATA_MEM_DEFINE[6].DB_MAX_OUTPUT_PORT_TYPE
MEM_DEFINE[7] <= DATA_MEM_DEFINE[7].DB_MAX_OUTPUT_PORT_TYPE
MEM_A[0] <= DATA_MEM_A[0].DB_MAX_OUTPUT_PORT_TYPE
MEM_A[1] <= DATA_MEM_A[1].DB_MAX_OUTPUT_PORT_TYPE
MEM_A[2] <= DATA_MEM_A[2].DB_MAX_OUTPUT_PORT_TYPE
MEM_A[3] <= DATA_MEM_A[3].DB_MAX_OUTPUT_PORT_TYPE
MEM_A[4] <= DATA_MEM_A[4].DB_MAX_OUTPUT_PORT_TYPE
MEM_A[5] <= DATA_MEM_A[5].DB_MAX_OUTPUT_PORT_TYPE
MEM_A[6] <= DATA_MEM_A[6].DB_MAX_OUTPUT_PORT_TYPE
MEM_A[7] <= DATA_MEM_A[7].DB_MAX_OUTPUT_PORT_TYPE
MEM_A[8] <= DATA_MEM_A[8].DB_MAX_OUTPUT_PORT_TYPE
MEM_A[9] <= DATA_MEM_A[9].DB_MAX_OUTPUT_PORT_TYPE
MEM_A[10] <= DATA_MEM_A[10].DB_MAX_OUTPUT_PORT_TYPE
MEM_A[11] <= DATA_MEM_A[11].DB_MAX_OUTPUT_PORT_TYPE
MEM_A[12] <= DATA_MEM_A[12].DB_MAX_OUTPUT_PORT_TYPE
MEM_A[13] <= DATA_MEM_A[13].DB_MAX_OUTPUT_PORT_TYPE
MEM_A[14] <= DATA_MEM_A[14].DB_MAX_OUTPUT_PORT_TYPE
MEM_A[15] <= DATA_MEM_A[15].DB_MAX_OUTPUT_PORT_TYPE
COM_PORT_DATA[0] <= DATA_COM_PORT_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
COM_PORT_DATA[1] <= DATA_COM_PORT_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
COM_PORT_DATA[2] <= DATA_COM_PORT_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
COM_PORT_DATA[3] <= DATA_COM_PORT_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
COM_PORT_DATA[4] <= DATA_COM_PORT_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
COM_PORT_DATA[5] <= DATA_COM_PORT_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
COM_PORT_DATA[6] <= DATA_COM_PORT_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
COM_PORT_DATA[7] <= DATA_COM_PORT_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
MPU_D[0] <= MPU_D[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MPU_D[1] <= MPU_D[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MPU_D[2] <= MPU_D[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MPU_D[3] <= MPU_D[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MPU_D[4] <= MPU_D[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MPU_D[5] <= MPU_D[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MPU_D[6] <= MPU_D[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MPU_D[7] <= MPU_D[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_FF:305
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_FF:302
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_FF:293
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_FF:294
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_FF:297
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= q[0]~5.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~4.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~3.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~2.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~1.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_FF:300
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= q[0]~7.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~6.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~5.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~4.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~3.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~2.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~1.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_FF:301
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= q[0]~7.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~6.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~5.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~4.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~3.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~2.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~1.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_FF:303
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= q[0]~5.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~4.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~3.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~2.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~1.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|LPM_FF:304
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= q[0]~5.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~4.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~3.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~2.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~1.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|Three_ctrl_k:inst6|BUSMUX:inst|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|LPM_BUSTRI:inst52
tridata[0] <= dout[0]
tridata[1] <= dout[1]
tridata[2] <= dout[2]
tridata[3] <= dout[3]
tridata[4] <= dout[4]
tridata[5] <= dout[5]
tridata[6] <= dout[6]
tridata[7] <= dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|MUX32:inst26
MUX_OUT[0] <= LPM_MUX:2.result[0]
MUX_OUT[1] <= LPM_MUX:2.result[1]
MUX_OUT[2] <= LPM_MUX:2.result[2]
MUX_OUT[3] <= LPM_MUX:2.result[3]
MUX_OUT[4] <= LPM_MUX:2.result[4]
MUX_OUT[5] <= LPM_MUX:2.result[5]
MUX_OUT[6] <= LPM_MUX:2.result[6]
MUX_OUT[7] <= LPM_MUX:2.result[7]
READ_00[0] => LPM_MUX:2.data[0][0]
READ_00[1] => LPM_MUX:2.data[0][1]
READ_00[2] => LPM_MUX:2.data[0][2]
READ_00[3] => LPM_MUX:2.data[0][3]
READ_00[4] => LPM_MUX:2.data[0][4]
READ_00[5] => LPM_MUX:2.data[0][5]
READ_00[6] => LPM_MUX:2.data[0][6]
READ_00[7] => LPM_MUX:2.data[0][7]
READ_08[0] => LPM_MUX:2.data[1][0]
READ_08[1] => LPM_MUX:2.data[1][1]
READ_08[2] => LPM_MUX:2.data[1][2]
READ_08[3] => LPM_MUX:2.data[1][3]
READ_08[4] => LPM_MUX:2.data[1][4]
READ_08[5] => LPM_MUX:2.data[1][5]
READ_08[6] => LPM_MUX:2.data[1][6]
READ_08[7] => LPM_MUX:2.data[1][7]
READ_10[0] => LPM_MUX:2.data[2][0]
READ_10[1] => LPM_MUX:2.data[2][1]
READ_10[2] => LPM_MUX:2.data[2][2]
READ_10[3] => LPM_MUX:2.data[2][3]
READ_10[4] => LPM_MUX:2.data[2][4]
READ_10[5] => LPM_MUX:2.data[2][5]
READ_10[6] => LPM_MUX:2.data[2][6]
READ_10[7] => LPM_MUX:2.data[2][7]
READ_18[0] => LPM_MUX:2.data[3][0]
READ_18[1] => LPM_MUX:2.data[3][1]
READ_18[2] => LPM_MUX:2.data[3][2]
READ_18[3] => LPM_MUX:2.data[3][3]
READ_18[4] => LPM_MUX:2.data[3][4]
READ_18[5] => LPM_MUX:2.data[3][5]
READ_18[6] => LPM_MUX:2.data[3][6]
READ_18[7] => LPM_MUX:2.data[3][7]
READ_20[0] => LPM_MUX:2.data[4][0]
READ_20[1] => LPM_MUX:2.data[4][1]
READ_20[2] => LPM_MUX:2.data[4][2]
READ_20[3] => LPM_MUX:2.data[4][3]
READ_20[4] => LPM_MUX:2.data[4][4]
READ_20[5] => LPM_MUX:2.data[4][5]
READ_20[6] => LPM_MUX:2.data[4][6]
READ_20[7] => LPM_MUX:2.data[4][7]
READ_28[0] => LPM_MUX:2.data[5][0]
READ_28[1] => LPM_MUX:2.data[5][1]
READ_28[2] => LPM_MUX:2.data[5][2]
READ_28[3] => LPM_MUX:2.data[5][3]
READ_28[4] => LPM_MUX:2.data[5][4]
READ_28[5] => LPM_MUX:2.data[5][5]
READ_28[6] => LPM_MUX:2.data[5][6]
READ_28[7] => LPM_MUX:2.data[5][7]
READ_30[0] => LPM_MUX:2.data[6][0]
READ_30[1] => LPM_MUX:2.data[6][1]
READ_30[2] => LPM_MUX:2.data[6][2]
READ_30[3] => LPM_MUX:2.data[6][3]
READ_30[4] => LPM_MUX:2.data[6][4]
READ_30[5] => LPM_MUX:2.data[6][5]
READ_30[6] => LPM_MUX:2.data[6][6]
READ_30[7] => LPM_MUX:2.data[6][7]
READ_38[0] => LPM_MUX:2.data[7][0]
READ_38[1] => LPM_MUX:2.data[7][1]
READ_38[2] => LPM_MUX:2.data[7][2]
READ_38[3] => LPM_MUX:2.data[7][3]
READ_38[4] => LPM_MUX:2.data[7][4]
READ_38[5] => LPM_MUX:2.data[7][5]
READ_38[6] => LPM_MUX:2.data[7][6]
READ_38[7] => LPM_MUX:2.data[7][7]
READ_40[0] => LPM_MUX:2.data[8][0]
READ_40[1] => LPM_MUX:2.data[8][1]
READ_40[2] => LPM_MUX:2.data[8][2]
READ_40[3] => LPM_MUX:2.data[8][3]
READ_40[4] => LPM_MUX:2.data[8][4]
READ_40[5] => LPM_MUX:2.data[8][5]
READ_40[6] => LPM_MUX:2.data[8][6]
READ_40[7] => LPM_MUX:2.data[8][7]
READ_48[0] => LPM_MUX:2.data[9][0]
READ_48[1] => LPM_MUX:2.data[9][1]
READ_48[2] => LPM_MUX:2.data[9][2]
READ_48[3] => LPM_MUX:2.data[9][3]
READ_48[4] => LPM_MUX:2.data[9][4]
READ_48[5] => LPM_MUX:2.data[9][5]
READ_48[6] => LPM_MUX:2.data[9][6]
READ_48[7] => LPM_MUX:2.data[9][7]
READ_50[0] => LPM_MUX:2.data[10][0]
READ_50[1] => LPM_MUX:2.data[10][1]
READ_50[2] => LPM_MUX:2.data[10][2]
READ_50[3] => LPM_MUX:2.data[10][3]
READ_50[4] => LPM_MUX:2.data[10][4]
READ_50[5] => LPM_MUX:2.data[10][5]
READ_50[6] => LPM_MUX:2.data[10][6]
READ_50[7] => LPM_MUX:2.data[10][7]
READ_58[0] => LPM_MUX:2.data[11][0]
READ_58[1] => LPM_MUX:2.data[11][1]
READ_58[2] => LPM_MUX:2.data[11][2]
READ_58[3] => LPM_MUX:2.data[11][3]
READ_58[4] => LPM_MUX:2.data[11][4]
READ_58[5] => LPM_MUX:2.data[11][5]
READ_58[6] => LPM_MUX:2.data[11][6]
READ_58[7] => LPM_MUX:2.data[11][7]
READ_60[0] => LPM_MUX:2.data[12][0]
READ_60[1] => LPM_MUX:2.data[12][1]
READ_60[2] => LPM_MUX:2.data[12][2]
READ_60[3] => LPM_MUX:2.data[12][3]
READ_60[4] => LPM_MUX:2.data[12][4]
READ_60[5] => LPM_MUX:2.data[12][5]
READ_60[6] => LPM_MUX:2.data[12][6]
READ_60[7] => LPM_MUX:2.data[12][7]
READ_68[0] => LPM_MUX:2.data[13][0]
READ_68[1] => LPM_MUX:2.data[13][1]
READ_68[2] => LPM_MUX:2.data[13][2]
READ_68[3] => LPM_MUX:2.data[13][3]
READ_68[4] => LPM_MUX:2.data[13][4]
READ_68[5] => LPM_MUX:2.data[13][5]
READ_68[6] => LPM_MUX:2.data[13][6]
READ_68[7] => LPM_MUX:2.data[13][7]
READ_70[0] => LPM_MUX:2.data[14][0]
READ_70[1] => LPM_MUX:2.data[14][1]
READ_70[2] => LPM_MUX:2.data[14][2]
READ_70[3] => LPM_MUX:2.data[14][3]
READ_70[4] => LPM_MUX:2.data[14][4]
READ_70[5] => LPM_MUX:2.data[14][5]
READ_70[6] => LPM_MUX:2.data[14][6]
READ_70[7] => LPM_MUX:2.data[14][7]
READ_78[0] => LPM_MUX:2.data[15][0]
READ_78[1] => LPM_MUX:2.data[15][1]
READ_78[2] => LPM_MUX:2.data[15][2]
READ_78[3] => LPM_MUX:2.data[15][3]
READ_78[4] => LPM_MUX:2.data[15][4]
READ_78[5] => LPM_MUX:2.data[15][5]
READ_78[6] => LPM_MUX:2.data[15][6]
READ_78[7] => LPM_MUX:2.data[15][7]
READ_80[0] => LPM_MUX:2.data[16][0]
READ_80[1] => LPM_MUX:2.data[16][1]
READ_80[2] => LPM_MUX:2.data[16][2]
READ_80[3] => LPM_MUX:2.data[16][3]
READ_80[4] => LPM_MUX:2.data[16][4]
READ_80[5] => LPM_MUX:2.data[16][5]
READ_80[6] => LPM_MUX:2.data[16][6]
READ_80[7] => LPM_MUX:2.data[16][7]
READ_88[0] => LPM_MUX:2.data[17][0]
READ_88[1] => LPM_MUX:2.data[17][1]
READ_88[2] => LPM_MUX:2.data[17][2]
READ_88[3] => LPM_MUX:2.data[17][3]
READ_88[4] => LPM_MUX:2.data[17][4]
READ_88[5] => LPM_MUX:2.data[17][5]
READ_88[6] => LPM_MUX:2.data[17][6]
READ_88[7] => LPM_MUX:2.data[17][7]
READ_90[0] => LPM_MUX:2.data[18][0]
READ_90[1] => LPM_MUX:2.data[18][1]
READ_90[2] => LPM_MUX:2.data[18][2]
READ_90[3] => LPM_MUX:2.data[18][3]
READ_90[4] => LPM_MUX:2.data[18][4]
READ_90[5] => LPM_MUX:2.data[18][5]
READ_90[6] => LPM_MUX:2.data[18][6]
READ_90[7] => LPM_MUX:2.data[18][7]
READ_98[0] => LPM_MUX:2.data[19][0]
READ_98[1] => LPM_MUX:2.data[19][1]
READ_98[2] => LPM_MUX:2.data[19][2]
READ_98[3] => LPM_MUX:2.data[19][3]
READ_98[4] => LPM_MUX:2.data[19][4]
READ_98[5] => LPM_MUX:2.data[19][5]
READ_98[6] => LPM_MUX:2.data[19][6]
READ_98[7] => LPM_MUX:2.data[19][7]
READ_A0[0] => LPM_MUX:2.data[20][0]
READ_A0[1] => LPM_MUX:2.data[20][1]
READ_A0[2] => LPM_MUX:2.data[20][2]
READ_A0[3] => LPM_MUX:2.data[20][3]
READ_A0[4] => LPM_MUX:2.data[20][4]
READ_A0[5] => LPM_MUX:2.data[20][5]
READ_A0[6] => LPM_MUX:2.data[20][6]
READ_A0[7] => LPM_MUX:2.data[20][7]
READ_A8[0] => LPM_MUX:2.data[21][0]
READ_A8[1] => LPM_MUX:2.data[21][1]
READ_A8[2] => LPM_MUX:2.data[21][2]
READ_A8[3] => LPM_MUX:2.data[21][3]
READ_A8[4] => LPM_MUX:2.data[21][4]
READ_A8[5] => LPM_MUX:2.data[21][5]
READ_A8[6] => LPM_MUX:2.data[21][6]
READ_A8[7] => LPM_MUX:2.data[21][7]
READ_B0[0] => LPM_MUX:2.data[22][0]
READ_B0[1] => LPM_MUX:2.data[22][1]
READ_B0[2] => LPM_MUX:2.data[22][2]
READ_B0[3] => LPM_MUX:2.data[22][3]
READ_B0[4] => LPM_MUX:2.data[22][4]
READ_B0[5] => LPM_MUX:2.data[22][5]
READ_B0[6] => LPM_MUX:2.data[22][6]
READ_B0[7] => LPM_MUX:2.data[22][7]
READ_B8[0] => LPM_MUX:2.data[23][0]
READ_B8[1] => LPM_MUX:2.data[23][1]
READ_B8[2] => LPM_MUX:2.data[23][2]
READ_B8[3] => LPM_MUX:2.data[23][3]
READ_B8[4] => LPM_MUX:2.data[23][4]
READ_B8[5] => LPM_MUX:2.data[23][5]
READ_B8[6] => LPM_MUX:2.data[23][6]
READ_B8[7] => LPM_MUX:2.data[23][7]
READ_C0[0] => LPM_MUX:2.data[24][0]
READ_C0[1] => LPM_MUX:2.data[24][1]
READ_C0[2] => LPM_MUX:2.data[24][2]
READ_C0[3] => LPM_MUX:2.data[24][3]
READ_C0[4] => LPM_MUX:2.data[24][4]
READ_C0[5] => LPM_MUX:2.data[24][5]
READ_C0[6] => LPM_MUX:2.data[24][6]
READ_C0[7] => LPM_MUX:2.data[24][7]
READ_C8[0] => LPM_MUX:2.data[25][0]
READ_C8[1] => LPM_MUX:2.data[25][1]
READ_C8[2] => LPM_MUX:2.data[25][2]
READ_C8[3] => LPM_MUX:2.data[25][3]
READ_C8[4] => LPM_MUX:2.data[25][4]
READ_C8[5] => LPM_MUX:2.data[25][5]
READ_C8[6] => LPM_MUX:2.data[25][6]
READ_C8[7] => LPM_MUX:2.data[25][7]
READ_D0[0] => LPM_MUX:2.data[26][0]
READ_D0[1] => LPM_MUX:2.data[26][1]
READ_D0[2] => LPM_MUX:2.data[26][2]
READ_D0[3] => LPM_MUX:2.data[26][3]
READ_D0[4] => LPM_MUX:2.data[26][4]
READ_D0[5] => LPM_MUX:2.data[26][5]
READ_D0[6] => LPM_MUX:2.data[26][6]
READ_D0[7] => LPM_MUX:2.data[26][7]
READ_D8[0] => LPM_MUX:2.data[27][0]
READ_D8[1] => LPM_MUX:2.data[27][1]
READ_D8[2] => LPM_MUX:2.data[27][2]
READ_D8[3] => LPM_MUX:2.data[27][3]
READ_D8[4] => LPM_MUX:2.data[27][4]
READ_D8[5] => LPM_MUX:2.data[27][5]
READ_D8[6] => LPM_MUX:2.data[27][6]
READ_D8[7] => LPM_MUX:2.data[27][7]
READ_E0[0] => LPM_MUX:2.data[28][0]
READ_E0[1] => LPM_MUX:2.data[28][1]
READ_E0[2] => LPM_MUX:2.data[28][2]
READ_E0[3] => LPM_MUX:2.data[28][3]
READ_E0[4] => LPM_MUX:2.data[28][4]
READ_E0[5] => LPM_MUX:2.data[28][5]
READ_E0[6] => LPM_MUX:2.data[28][6]
READ_E0[7] => LPM_MUX:2.data[28][7]
READ_E8[0] => LPM_MUX:2.data[29][0]
READ_E8[1] => LPM_MUX:2.data[29][1]
READ_E8[2] => LPM_MUX:2.data[29][2]
READ_E8[3] => LPM_MUX:2.data[29][3]
READ_E8[4] => LPM_MUX:2.data[29][4]
READ_E8[5] => LPM_MUX:2.data[29][5]
READ_E8[6] => LPM_MUX:2.data[29][6]
READ_E8[7] => LPM_MUX:2.data[29][7]
READ_F0[0] => LPM_MUX:2.data[30][0]
READ_F0[1] => LPM_MUX:2.data[30][1]
READ_F0[2] => LPM_MUX:2.data[30][2]
READ_F0[3] => LPM_MUX:2.data[30][3]
READ_F0[4] => LPM_MUX:2.data[30][4]
READ_F0[5] => LPM_MUX:2.data[30][5]
READ_F0[6] => LPM_MUX:2.data[30][6]
READ_F0[7] => LPM_MUX:2.data[30][7]
READ_F8[0] => LPM_MUX:2.data[31][0]
READ_F8[1] => LPM_MUX:2.data[31][1]
READ_F8[2] => LPM_MUX:2.data[31][2]
READ_F8[3] => LPM_MUX:2.data[31][3]
READ_F8[4] => LPM_MUX:2.data[31][4]
READ_F8[5] => LPM_MUX:2.data[31][5]
READ_F8[6] => LPM_MUX:2.data[31][6]
READ_F8[7] => LPM_MUX:2.data[31][7]
SEL[3] => LPM_MUX:2.sel[0]
SEL[4] => LPM_MUX:2.sel[1]
SEL[5] => LPM_MUX:2.sel[2]
SEL[6] => LPM_MUX:2.sel[3]
SEL[7] => LPM_MUX:2.sel[4]


|afalina_tvk|AduC842:AduC|MUX32:inst26|lpm_mux:2
data[0][0] => mux_src:auto_generated.data[0]
data[0][1] => mux_src:auto_generated.data[1]
data[0][2] => mux_src:auto_generated.data[2]
data[0][3] => mux_src:auto_generated.data[3]
data[0][4] => mux_src:auto_generated.data[4]
data[0][5] => mux_src:auto_generated.data[5]
data[0][6] => mux_src:auto_generated.data[6]
data[0][7] => mux_src:auto_generated.data[7]
data[1][0] => mux_src:auto_generated.data[8]
data[1][1] => mux_src:auto_generated.data[9]
data[1][2] => mux_src:auto_generated.data[10]
data[1][3] => mux_src:auto_generated.data[11]
data[1][4] => mux_src:auto_generated.data[12]
data[1][5] => mux_src:auto_generated.data[13]
data[1][6] => mux_src:auto_generated.data[14]
data[1][7] => mux_src:auto_generated.data[15]
data[2][0] => mux_src:auto_generated.data[16]
data[2][1] => mux_src:auto_generated.data[17]
data[2][2] => mux_src:auto_generated.data[18]
data[2][3] => mux_src:auto_generated.data[19]
data[2][4] => mux_src:auto_generated.data[20]
data[2][5] => mux_src:auto_generated.data[21]
data[2][6] => mux_src:auto_generated.data[22]
data[2][7] => mux_src:auto_generated.data[23]
data[3][0] => mux_src:auto_generated.data[24]
data[3][1] => mux_src:auto_generated.data[25]
data[3][2] => mux_src:auto_generated.data[26]
data[3][3] => mux_src:auto_generated.data[27]
data[3][4] => mux_src:auto_generated.data[28]
data[3][5] => mux_src:auto_generated.data[29]
data[3][6] => mux_src:auto_generated.data[30]
data[3][7] => mux_src:auto_generated.data[31]
data[4][0] => mux_src:auto_generated.data[32]
data[4][1] => mux_src:auto_generated.data[33]
data[4][2] => mux_src:auto_generated.data[34]
data[4][3] => mux_src:auto_generated.data[35]
data[4][4] => mux_src:auto_generated.data[36]
data[4][5] => mux_src:auto_generated.data[37]
data[4][6] => mux_src:auto_generated.data[38]
data[4][7] => mux_src:auto_generated.data[39]
data[5][0] => mux_src:auto_generated.data[40]
data[5][1] => mux_src:auto_generated.data[41]
data[5][2] => mux_src:auto_generated.data[42]
data[5][3] => mux_src:auto_generated.data[43]
data[5][4] => mux_src:auto_generated.data[44]
data[5][5] => mux_src:auto_generated.data[45]
data[5][6] => mux_src:auto_generated.data[46]
data[5][7] => mux_src:auto_generated.data[47]
data[6][0] => mux_src:auto_generated.data[48]
data[6][1] => mux_src:auto_generated.data[49]
data[6][2] => mux_src:auto_generated.data[50]
data[6][3] => mux_src:auto_generated.data[51]
data[6][4] => mux_src:auto_generated.data[52]
data[6][5] => mux_src:auto_generated.data[53]
data[6][6] => mux_src:auto_generated.data[54]
data[6][7] => mux_src:auto_generated.data[55]
data[7][0] => mux_src:auto_generated.data[56]
data[7][1] => mux_src:auto_generated.data[57]
data[7][2] => mux_src:auto_generated.data[58]
data[7][3] => mux_src:auto_generated.data[59]
data[7][4] => mux_src:auto_generated.data[60]
data[7][5] => mux_src:auto_generated.data[61]
data[7][6] => mux_src:auto_generated.data[62]
data[7][7] => mux_src:auto_generated.data[63]
data[8][0] => mux_src:auto_generated.data[64]
data[8][1] => mux_src:auto_generated.data[65]
data[8][2] => mux_src:auto_generated.data[66]
data[8][3] => mux_src:auto_generated.data[67]
data[8][4] => mux_src:auto_generated.data[68]
data[8][5] => mux_src:auto_generated.data[69]
data[8][6] => mux_src:auto_generated.data[70]
data[8][7] => mux_src:auto_generated.data[71]
data[9][0] => mux_src:auto_generated.data[72]
data[9][1] => mux_src:auto_generated.data[73]
data[9][2] => mux_src:auto_generated.data[74]
data[9][3] => mux_src:auto_generated.data[75]
data[9][4] => mux_src:auto_generated.data[76]
data[9][5] => mux_src:auto_generated.data[77]
data[9][6] => mux_src:auto_generated.data[78]
data[9][7] => mux_src:auto_generated.data[79]
data[10][0] => mux_src:auto_generated.data[80]
data[10][1] => mux_src:auto_generated.data[81]
data[10][2] => mux_src:auto_generated.data[82]
data[10][3] => mux_src:auto_generated.data[83]
data[10][4] => mux_src:auto_generated.data[84]
data[10][5] => mux_src:auto_generated.data[85]
data[10][6] => mux_src:auto_generated.data[86]
data[10][7] => mux_src:auto_generated.data[87]
data[11][0] => mux_src:auto_generated.data[88]
data[11][1] => mux_src:auto_generated.data[89]
data[11][2] => mux_src:auto_generated.data[90]
data[11][3] => mux_src:auto_generated.data[91]
data[11][4] => mux_src:auto_generated.data[92]
data[11][5] => mux_src:auto_generated.data[93]
data[11][6] => mux_src:auto_generated.data[94]
data[11][7] => mux_src:auto_generated.data[95]
data[12][0] => mux_src:auto_generated.data[96]
data[12][1] => mux_src:auto_generated.data[97]
data[12][2] => mux_src:auto_generated.data[98]
data[12][3] => mux_src:auto_generated.data[99]
data[12][4] => mux_src:auto_generated.data[100]
data[12][5] => mux_src:auto_generated.data[101]
data[12][6] => mux_src:auto_generated.data[102]
data[12][7] => mux_src:auto_generated.data[103]
data[13][0] => mux_src:auto_generated.data[104]
data[13][1] => mux_src:auto_generated.data[105]
data[13][2] => mux_src:auto_generated.data[106]
data[13][3] => mux_src:auto_generated.data[107]
data[13][4] => mux_src:auto_generated.data[108]
data[13][5] => mux_src:auto_generated.data[109]
data[13][6] => mux_src:auto_generated.data[110]
data[13][7] => mux_src:auto_generated.data[111]
data[14][0] => mux_src:auto_generated.data[112]
data[14][1] => mux_src:auto_generated.data[113]
data[14][2] => mux_src:auto_generated.data[114]
data[14][3] => mux_src:auto_generated.data[115]
data[14][4] => mux_src:auto_generated.data[116]
data[14][5] => mux_src:auto_generated.data[117]
data[14][6] => mux_src:auto_generated.data[118]
data[14][7] => mux_src:auto_generated.data[119]
data[15][0] => mux_src:auto_generated.data[120]
data[15][1] => mux_src:auto_generated.data[121]
data[15][2] => mux_src:auto_generated.data[122]
data[15][3] => mux_src:auto_generated.data[123]
data[15][4] => mux_src:auto_generated.data[124]
data[15][5] => mux_src:auto_generated.data[125]
data[15][6] => mux_src:auto_generated.data[126]
data[15][7] => mux_src:auto_generated.data[127]
data[16][0] => mux_src:auto_generated.data[128]
data[16][1] => mux_src:auto_generated.data[129]
data[16][2] => mux_src:auto_generated.data[130]
data[16][3] => mux_src:auto_generated.data[131]
data[16][4] => mux_src:auto_generated.data[132]
data[16][5] => mux_src:auto_generated.data[133]
data[16][6] => mux_src:auto_generated.data[134]
data[16][7] => mux_src:auto_generated.data[135]
data[17][0] => mux_src:auto_generated.data[136]
data[17][1] => mux_src:auto_generated.data[137]
data[17][2] => mux_src:auto_generated.data[138]
data[17][3] => mux_src:auto_generated.data[139]
data[17][4] => mux_src:auto_generated.data[140]
data[17][5] => mux_src:auto_generated.data[141]
data[17][6] => mux_src:auto_generated.data[142]
data[17][7] => mux_src:auto_generated.data[143]
data[18][0] => mux_src:auto_generated.data[144]
data[18][1] => mux_src:auto_generated.data[145]
data[18][2] => mux_src:auto_generated.data[146]
data[18][3] => mux_src:auto_generated.data[147]
data[18][4] => mux_src:auto_generated.data[148]
data[18][5] => mux_src:auto_generated.data[149]
data[18][6] => mux_src:auto_generated.data[150]
data[18][7] => mux_src:auto_generated.data[151]
data[19][0] => mux_src:auto_generated.data[152]
data[19][1] => mux_src:auto_generated.data[153]
data[19][2] => mux_src:auto_generated.data[154]
data[19][3] => mux_src:auto_generated.data[155]
data[19][4] => mux_src:auto_generated.data[156]
data[19][5] => mux_src:auto_generated.data[157]
data[19][6] => mux_src:auto_generated.data[158]
data[19][7] => mux_src:auto_generated.data[159]
data[20][0] => mux_src:auto_generated.data[160]
data[20][1] => mux_src:auto_generated.data[161]
data[20][2] => mux_src:auto_generated.data[162]
data[20][3] => mux_src:auto_generated.data[163]
data[20][4] => mux_src:auto_generated.data[164]
data[20][5] => mux_src:auto_generated.data[165]
data[20][6] => mux_src:auto_generated.data[166]
data[20][7] => mux_src:auto_generated.data[167]
data[21][0] => mux_src:auto_generated.data[168]
data[21][1] => mux_src:auto_generated.data[169]
data[21][2] => mux_src:auto_generated.data[170]
data[21][3] => mux_src:auto_generated.data[171]
data[21][4] => mux_src:auto_generated.data[172]
data[21][5] => mux_src:auto_generated.data[173]
data[21][6] => mux_src:auto_generated.data[174]
data[21][7] => mux_src:auto_generated.data[175]
data[22][0] => mux_src:auto_generated.data[176]
data[22][1] => mux_src:auto_generated.data[177]
data[22][2] => mux_src:auto_generated.data[178]
data[22][3] => mux_src:auto_generated.data[179]
data[22][4] => mux_src:auto_generated.data[180]
data[22][5] => mux_src:auto_generated.data[181]
data[22][6] => mux_src:auto_generated.data[182]
data[22][7] => mux_src:auto_generated.data[183]
data[23][0] => mux_src:auto_generated.data[184]
data[23][1] => mux_src:auto_generated.data[185]
data[23][2] => mux_src:auto_generated.data[186]
data[23][3] => mux_src:auto_generated.data[187]
data[23][4] => mux_src:auto_generated.data[188]
data[23][5] => mux_src:auto_generated.data[189]
data[23][6] => mux_src:auto_generated.data[190]
data[23][7] => mux_src:auto_generated.data[191]
data[24][0] => mux_src:auto_generated.data[192]
data[24][1] => mux_src:auto_generated.data[193]
data[24][2] => mux_src:auto_generated.data[194]
data[24][3] => mux_src:auto_generated.data[195]
data[24][4] => mux_src:auto_generated.data[196]
data[24][5] => mux_src:auto_generated.data[197]
data[24][6] => mux_src:auto_generated.data[198]
data[24][7] => mux_src:auto_generated.data[199]
data[25][0] => mux_src:auto_generated.data[200]
data[25][1] => mux_src:auto_generated.data[201]
data[25][2] => mux_src:auto_generated.data[202]
data[25][3] => mux_src:auto_generated.data[203]
data[25][4] => mux_src:auto_generated.data[204]
data[25][5] => mux_src:auto_generated.data[205]
data[25][6] => mux_src:auto_generated.data[206]
data[25][7] => mux_src:auto_generated.data[207]
data[26][0] => mux_src:auto_generated.data[208]
data[26][1] => mux_src:auto_generated.data[209]
data[26][2] => mux_src:auto_generated.data[210]
data[26][3] => mux_src:auto_generated.data[211]
data[26][4] => mux_src:auto_generated.data[212]
data[26][5] => mux_src:auto_generated.data[213]
data[26][6] => mux_src:auto_generated.data[214]
data[26][7] => mux_src:auto_generated.data[215]
data[27][0] => mux_src:auto_generated.data[216]
data[27][1] => mux_src:auto_generated.data[217]
data[27][2] => mux_src:auto_generated.data[218]
data[27][3] => mux_src:auto_generated.data[219]
data[27][4] => mux_src:auto_generated.data[220]
data[27][5] => mux_src:auto_generated.data[221]
data[27][6] => mux_src:auto_generated.data[222]
data[27][7] => mux_src:auto_generated.data[223]
data[28][0] => mux_src:auto_generated.data[224]
data[28][1] => mux_src:auto_generated.data[225]
data[28][2] => mux_src:auto_generated.data[226]
data[28][3] => mux_src:auto_generated.data[227]
data[28][4] => mux_src:auto_generated.data[228]
data[28][5] => mux_src:auto_generated.data[229]
data[28][6] => mux_src:auto_generated.data[230]
data[28][7] => mux_src:auto_generated.data[231]
data[29][0] => mux_src:auto_generated.data[232]
data[29][1] => mux_src:auto_generated.data[233]
data[29][2] => mux_src:auto_generated.data[234]
data[29][3] => mux_src:auto_generated.data[235]
data[29][4] => mux_src:auto_generated.data[236]
data[29][5] => mux_src:auto_generated.data[237]
data[29][6] => mux_src:auto_generated.data[238]
data[29][7] => mux_src:auto_generated.data[239]
data[30][0] => mux_src:auto_generated.data[240]
data[30][1] => mux_src:auto_generated.data[241]
data[30][2] => mux_src:auto_generated.data[242]
data[30][3] => mux_src:auto_generated.data[243]
data[30][4] => mux_src:auto_generated.data[244]
data[30][5] => mux_src:auto_generated.data[245]
data[30][6] => mux_src:auto_generated.data[246]
data[30][7] => mux_src:auto_generated.data[247]
data[31][0] => mux_src:auto_generated.data[248]
data[31][1] => mux_src:auto_generated.data[249]
data[31][2] => mux_src:auto_generated.data[250]
data[31][3] => mux_src:auto_generated.data[251]
data[31][4] => mux_src:auto_generated.data[252]
data[31][5] => mux_src:auto_generated.data[253]
data[31][6] => mux_src:auto_generated.data[254]
data[31][7] => mux_src:auto_generated.data[255]
sel[0] => mux_src:auto_generated.sel[0]
sel[1] => mux_src:auto_generated.sel[1]
sel[2] => mux_src:auto_generated.sel[2]
sel[3] => mux_src:auto_generated.sel[3]
sel[4] => mux_src:auto_generated.sel[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_src:auto_generated.result[0]
result[1] <= mux_src:auto_generated.result[1]
result[2] <= mux_src:auto_generated.result[2]
result[3] <= mux_src:auto_generated.result[3]
result[4] <= mux_src:auto_generated.result[4]
result[5] <= mux_src:auto_generated.result[5]
result[6] <= mux_src:auto_generated.result[6]
result[7] <= mux_src:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|LPM_CONSTANT:inst131
result[0] <= lpm_constant_g84:ag.result[0]
result[1] <= lpm_constant_g84:ag.result[1]
result[2] <= lpm_constant_g84:ag.result[2]
result[3] <= lpm_constant_g84:ag.result[3]
result[4] <= lpm_constant_g84:ag.result[4]
result[5] <= lpm_constant_g84:ag.result[5]
result[6] <= lpm_constant_g84:ag.result[6]
result[7] <= lpm_constant_g84:ag.result[7]
result[8] <= lpm_constant_g84:ag.result[8]
result[9] <= lpm_constant_g84:ag.result[9]
result[10] <= lpm_constant_g84:ag.result[10]
result[11] <= lpm_constant_g84:ag.result[11]
result[12] <= lpm_constant_g84:ag.result[12]
result[13] <= lpm_constant_g84:ag.result[13]
result[14] <= lpm_constant_g84:ag.result[14]
result[15] <= lpm_constant_g84:ag.result[15]
result[16] <= lpm_constant_g84:ag.result[16]
result[17] <= lpm_constant_g84:ag.result[17]
result[18] <= lpm_constant_g84:ag.result[18]
result[19] <= lpm_constant_g84:ag.result[19]
result[20] <= lpm_constant_g84:ag.result[20]
result[21] <= lpm_constant_g84:ag.result[21]
result[22] <= lpm_constant_g84:ag.result[22]
result[23] <= lpm_constant_g84:ag.result[23]
result[24] <= lpm_constant_g84:ag.result[24]
result[25] <= lpm_constant_g84:ag.result[25]
result[26] <= lpm_constant_g84:ag.result[26]
result[27] <= lpm_constant_g84:ag.result[27]
result[28] <= lpm_constant_g84:ag.result[28]
result[29] <= lpm_constant_g84:ag.result[29]
result[30] <= lpm_constant_g84:ag.result[30]
result[31] <= lpm_constant_g84:ag.result[31]


|afalina_tvk|AduC842:AduC|LPM_CONSTANT:inst131|lpm_constant_g84:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|afalina_tvk|AduC842:AduC|MUX8:inst58
OUT[0] <= LPM_MUX:2.result[0]
OUT[1] <= LPM_MUX:2.result[1]
OUT[2] <= LPM_MUX:2.result[2]
OUT[3] <= LPM_MUX:2.result[3]
OUT[4] <= LPM_MUX:2.result[4]
OUT[5] <= LPM_MUX:2.result[5]
OUT[6] <= LPM_MUX:2.result[6]
OUT[7] <= LPM_MUX:2.result[7]
READ_00_[0] => LPM_MUX:2.data[0][0]
READ_00_[1] => LPM_MUX:2.data[0][1]
READ_00_[2] => LPM_MUX:2.data[0][2]
READ_00_[3] => LPM_MUX:2.data[0][3]
READ_00_[4] => LPM_MUX:2.data[0][4]
READ_00_[5] => LPM_MUX:2.data[0][5]
READ_00_[6] => LPM_MUX:2.data[0][6]
READ_00_[7] => LPM_MUX:2.data[0][7]
READ_01_[0] => LPM_MUX:2.data[1][0]
READ_01_[1] => LPM_MUX:2.data[1][1]
READ_01_[2] => LPM_MUX:2.data[1][2]
READ_01_[3] => LPM_MUX:2.data[1][3]
READ_01_[4] => LPM_MUX:2.data[1][4]
READ_01_[5] => LPM_MUX:2.data[1][5]
READ_01_[6] => LPM_MUX:2.data[1][6]
READ_01_[7] => LPM_MUX:2.data[1][7]
READ_02_[0] => LPM_MUX:2.data[2][0]
READ_02_[1] => LPM_MUX:2.data[2][1]
READ_02_[2] => LPM_MUX:2.data[2][2]
READ_02_[3] => LPM_MUX:2.data[2][3]
READ_02_[4] => LPM_MUX:2.data[2][4]
READ_02_[5] => LPM_MUX:2.data[2][5]
READ_02_[6] => LPM_MUX:2.data[2][6]
READ_02_[7] => LPM_MUX:2.data[2][7]
READ_03_[0] => LPM_MUX:2.data[3][0]
READ_03_[1] => LPM_MUX:2.data[3][1]
READ_03_[2] => LPM_MUX:2.data[3][2]
READ_03_[3] => LPM_MUX:2.data[3][3]
READ_03_[4] => LPM_MUX:2.data[3][4]
READ_03_[5] => LPM_MUX:2.data[3][5]
READ_03_[6] => LPM_MUX:2.data[3][6]
READ_03_[7] => LPM_MUX:2.data[3][7]
READ_04_[0] => LPM_MUX:2.data[4][0]
READ_04_[1] => LPM_MUX:2.data[4][1]
READ_04_[2] => LPM_MUX:2.data[4][2]
READ_04_[3] => LPM_MUX:2.data[4][3]
READ_04_[4] => LPM_MUX:2.data[4][4]
READ_04_[5] => LPM_MUX:2.data[4][5]
READ_04_[6] => LPM_MUX:2.data[4][6]
READ_04_[7] => LPM_MUX:2.data[4][7]
READ_05_[0] => LPM_MUX:2.data[5][0]
READ_05_[1] => LPM_MUX:2.data[5][1]
READ_05_[2] => LPM_MUX:2.data[5][2]
READ_05_[3] => LPM_MUX:2.data[5][3]
READ_05_[4] => LPM_MUX:2.data[5][4]
READ_05_[5] => LPM_MUX:2.data[5][5]
READ_05_[6] => LPM_MUX:2.data[5][6]
READ_05_[7] => LPM_MUX:2.data[5][7]
READ_06_[0] => LPM_MUX:2.data[6][0]
READ_06_[1] => LPM_MUX:2.data[6][1]
READ_06_[2] => LPM_MUX:2.data[6][2]
READ_06_[3] => LPM_MUX:2.data[6][3]
READ_06_[4] => LPM_MUX:2.data[6][4]
READ_06_[5] => LPM_MUX:2.data[6][5]
READ_06_[6] => LPM_MUX:2.data[6][6]
READ_06_[7] => LPM_MUX:2.data[6][7]
READ_07_[0] => LPM_MUX:2.data[7][0]
READ_07_[1] => LPM_MUX:2.data[7][1]
READ_07_[2] => LPM_MUX:2.data[7][2]
READ_07_[3] => LPM_MUX:2.data[7][3]
READ_07_[4] => LPM_MUX:2.data[7][4]
READ_07_[5] => LPM_MUX:2.data[7][5]
READ_07_[6] => LPM_MUX:2.data[7][6]
READ_07_[7] => LPM_MUX:2.data[7][7]
SEL[0] => LPM_MUX:2.sel[0]
SEL[1] => LPM_MUX:2.sel[1]
SEL[2] => LPM_MUX:2.sel[2]


|afalina_tvk|AduC842:AduC|MUX8:inst58|lpm_mux:2
data[0][0] => mux_dqc:auto_generated.data[0]
data[0][1] => mux_dqc:auto_generated.data[1]
data[0][2] => mux_dqc:auto_generated.data[2]
data[0][3] => mux_dqc:auto_generated.data[3]
data[0][4] => mux_dqc:auto_generated.data[4]
data[0][5] => mux_dqc:auto_generated.data[5]
data[0][6] => mux_dqc:auto_generated.data[6]
data[0][7] => mux_dqc:auto_generated.data[7]
data[1][0] => mux_dqc:auto_generated.data[8]
data[1][1] => mux_dqc:auto_generated.data[9]
data[1][2] => mux_dqc:auto_generated.data[10]
data[1][3] => mux_dqc:auto_generated.data[11]
data[1][4] => mux_dqc:auto_generated.data[12]
data[1][5] => mux_dqc:auto_generated.data[13]
data[1][6] => mux_dqc:auto_generated.data[14]
data[1][7] => mux_dqc:auto_generated.data[15]
data[2][0] => mux_dqc:auto_generated.data[16]
data[2][1] => mux_dqc:auto_generated.data[17]
data[2][2] => mux_dqc:auto_generated.data[18]
data[2][3] => mux_dqc:auto_generated.data[19]
data[2][4] => mux_dqc:auto_generated.data[20]
data[2][5] => mux_dqc:auto_generated.data[21]
data[2][6] => mux_dqc:auto_generated.data[22]
data[2][7] => mux_dqc:auto_generated.data[23]
data[3][0] => mux_dqc:auto_generated.data[24]
data[3][1] => mux_dqc:auto_generated.data[25]
data[3][2] => mux_dqc:auto_generated.data[26]
data[3][3] => mux_dqc:auto_generated.data[27]
data[3][4] => mux_dqc:auto_generated.data[28]
data[3][5] => mux_dqc:auto_generated.data[29]
data[3][6] => mux_dqc:auto_generated.data[30]
data[3][7] => mux_dqc:auto_generated.data[31]
data[4][0] => mux_dqc:auto_generated.data[32]
data[4][1] => mux_dqc:auto_generated.data[33]
data[4][2] => mux_dqc:auto_generated.data[34]
data[4][3] => mux_dqc:auto_generated.data[35]
data[4][4] => mux_dqc:auto_generated.data[36]
data[4][5] => mux_dqc:auto_generated.data[37]
data[4][6] => mux_dqc:auto_generated.data[38]
data[4][7] => mux_dqc:auto_generated.data[39]
data[5][0] => mux_dqc:auto_generated.data[40]
data[5][1] => mux_dqc:auto_generated.data[41]
data[5][2] => mux_dqc:auto_generated.data[42]
data[5][3] => mux_dqc:auto_generated.data[43]
data[5][4] => mux_dqc:auto_generated.data[44]
data[5][5] => mux_dqc:auto_generated.data[45]
data[5][6] => mux_dqc:auto_generated.data[46]
data[5][7] => mux_dqc:auto_generated.data[47]
data[6][0] => mux_dqc:auto_generated.data[48]
data[6][1] => mux_dqc:auto_generated.data[49]
data[6][2] => mux_dqc:auto_generated.data[50]
data[6][3] => mux_dqc:auto_generated.data[51]
data[6][4] => mux_dqc:auto_generated.data[52]
data[6][5] => mux_dqc:auto_generated.data[53]
data[6][6] => mux_dqc:auto_generated.data[54]
data[6][7] => mux_dqc:auto_generated.data[55]
data[7][0] => mux_dqc:auto_generated.data[56]
data[7][1] => mux_dqc:auto_generated.data[57]
data[7][2] => mux_dqc:auto_generated.data[58]
data[7][3] => mux_dqc:auto_generated.data[59]
data[7][4] => mux_dqc:auto_generated.data[60]
data[7][5] => mux_dqc:auto_generated.data[61]
data[7][6] => mux_dqc:auto_generated.data[62]
data[7][7] => mux_dqc:auto_generated.data[63]
sel[0] => mux_dqc:auto_generated.sel[0]
sel[1] => mux_dqc:auto_generated.sel[1]
sel[2] => mux_dqc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dqc:auto_generated.result[0]
result[1] <= mux_dqc:auto_generated.result[1]
result[2] <= mux_dqc:auto_generated.result[2]
result[3] <= mux_dqc:auto_generated.result[3]
result[4] <= mux_dqc:auto_generated.result[4]
result[5] <= mux_dqc:auto_generated.result[5]
result[6] <= mux_dqc:auto_generated.result[6]
result[7] <= mux_dqc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|MUX8:inst58|lpm_mux:2|mux_dqc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|MUX8:inst60
OUT[0] <= LPM_MUX:2.result[0]
OUT[1] <= LPM_MUX:2.result[1]
OUT[2] <= LPM_MUX:2.result[2]
OUT[3] <= LPM_MUX:2.result[3]
OUT[4] <= LPM_MUX:2.result[4]
OUT[5] <= LPM_MUX:2.result[5]
OUT[6] <= LPM_MUX:2.result[6]
OUT[7] <= LPM_MUX:2.result[7]
READ_00_[0] => LPM_MUX:2.data[0][0]
READ_00_[1] => LPM_MUX:2.data[0][1]
READ_00_[2] => LPM_MUX:2.data[0][2]
READ_00_[3] => LPM_MUX:2.data[0][3]
READ_00_[4] => LPM_MUX:2.data[0][4]
READ_00_[5] => LPM_MUX:2.data[0][5]
READ_00_[6] => LPM_MUX:2.data[0][6]
READ_00_[7] => LPM_MUX:2.data[0][7]
READ_01_[0] => LPM_MUX:2.data[1][0]
READ_01_[1] => LPM_MUX:2.data[1][1]
READ_01_[2] => LPM_MUX:2.data[1][2]
READ_01_[3] => LPM_MUX:2.data[1][3]
READ_01_[4] => LPM_MUX:2.data[1][4]
READ_01_[5] => LPM_MUX:2.data[1][5]
READ_01_[6] => LPM_MUX:2.data[1][6]
READ_01_[7] => LPM_MUX:2.data[1][7]
READ_02_[0] => LPM_MUX:2.data[2][0]
READ_02_[1] => LPM_MUX:2.data[2][1]
READ_02_[2] => LPM_MUX:2.data[2][2]
READ_02_[3] => LPM_MUX:2.data[2][3]
READ_02_[4] => LPM_MUX:2.data[2][4]
READ_02_[5] => LPM_MUX:2.data[2][5]
READ_02_[6] => LPM_MUX:2.data[2][6]
READ_02_[7] => LPM_MUX:2.data[2][7]
READ_03_[0] => LPM_MUX:2.data[3][0]
READ_03_[1] => LPM_MUX:2.data[3][1]
READ_03_[2] => LPM_MUX:2.data[3][2]
READ_03_[3] => LPM_MUX:2.data[3][3]
READ_03_[4] => LPM_MUX:2.data[3][4]
READ_03_[5] => LPM_MUX:2.data[3][5]
READ_03_[6] => LPM_MUX:2.data[3][6]
READ_03_[7] => LPM_MUX:2.data[3][7]
READ_04_[0] => LPM_MUX:2.data[4][0]
READ_04_[1] => LPM_MUX:2.data[4][1]
READ_04_[2] => LPM_MUX:2.data[4][2]
READ_04_[3] => LPM_MUX:2.data[4][3]
READ_04_[4] => LPM_MUX:2.data[4][4]
READ_04_[5] => LPM_MUX:2.data[4][5]
READ_04_[6] => LPM_MUX:2.data[4][6]
READ_04_[7] => LPM_MUX:2.data[4][7]
READ_05_[0] => LPM_MUX:2.data[5][0]
READ_05_[1] => LPM_MUX:2.data[5][1]
READ_05_[2] => LPM_MUX:2.data[5][2]
READ_05_[3] => LPM_MUX:2.data[5][3]
READ_05_[4] => LPM_MUX:2.data[5][4]
READ_05_[5] => LPM_MUX:2.data[5][5]
READ_05_[6] => LPM_MUX:2.data[5][6]
READ_05_[7] => LPM_MUX:2.data[5][7]
READ_06_[0] => LPM_MUX:2.data[6][0]
READ_06_[1] => LPM_MUX:2.data[6][1]
READ_06_[2] => LPM_MUX:2.data[6][2]
READ_06_[3] => LPM_MUX:2.data[6][3]
READ_06_[4] => LPM_MUX:2.data[6][4]
READ_06_[5] => LPM_MUX:2.data[6][5]
READ_06_[6] => LPM_MUX:2.data[6][6]
READ_06_[7] => LPM_MUX:2.data[6][7]
READ_07_[0] => LPM_MUX:2.data[7][0]
READ_07_[1] => LPM_MUX:2.data[7][1]
READ_07_[2] => LPM_MUX:2.data[7][2]
READ_07_[3] => LPM_MUX:2.data[7][3]
READ_07_[4] => LPM_MUX:2.data[7][4]
READ_07_[5] => LPM_MUX:2.data[7][5]
READ_07_[6] => LPM_MUX:2.data[7][6]
READ_07_[7] => LPM_MUX:2.data[7][7]
SEL[0] => LPM_MUX:2.sel[0]
SEL[1] => LPM_MUX:2.sel[1]
SEL[2] => LPM_MUX:2.sel[2]


|afalina_tvk|AduC842:AduC|MUX8:inst60|lpm_mux:2
data[0][0] => mux_dqc:auto_generated.data[0]
data[0][1] => mux_dqc:auto_generated.data[1]
data[0][2] => mux_dqc:auto_generated.data[2]
data[0][3] => mux_dqc:auto_generated.data[3]
data[0][4] => mux_dqc:auto_generated.data[4]
data[0][5] => mux_dqc:auto_generated.data[5]
data[0][6] => mux_dqc:auto_generated.data[6]
data[0][7] => mux_dqc:auto_generated.data[7]
data[1][0] => mux_dqc:auto_generated.data[8]
data[1][1] => mux_dqc:auto_generated.data[9]
data[1][2] => mux_dqc:auto_generated.data[10]
data[1][3] => mux_dqc:auto_generated.data[11]
data[1][4] => mux_dqc:auto_generated.data[12]
data[1][5] => mux_dqc:auto_generated.data[13]
data[1][6] => mux_dqc:auto_generated.data[14]
data[1][7] => mux_dqc:auto_generated.data[15]
data[2][0] => mux_dqc:auto_generated.data[16]
data[2][1] => mux_dqc:auto_generated.data[17]
data[2][2] => mux_dqc:auto_generated.data[18]
data[2][3] => mux_dqc:auto_generated.data[19]
data[2][4] => mux_dqc:auto_generated.data[20]
data[2][5] => mux_dqc:auto_generated.data[21]
data[2][6] => mux_dqc:auto_generated.data[22]
data[2][7] => mux_dqc:auto_generated.data[23]
data[3][0] => mux_dqc:auto_generated.data[24]
data[3][1] => mux_dqc:auto_generated.data[25]
data[3][2] => mux_dqc:auto_generated.data[26]
data[3][3] => mux_dqc:auto_generated.data[27]
data[3][4] => mux_dqc:auto_generated.data[28]
data[3][5] => mux_dqc:auto_generated.data[29]
data[3][6] => mux_dqc:auto_generated.data[30]
data[3][7] => mux_dqc:auto_generated.data[31]
data[4][0] => mux_dqc:auto_generated.data[32]
data[4][1] => mux_dqc:auto_generated.data[33]
data[4][2] => mux_dqc:auto_generated.data[34]
data[4][3] => mux_dqc:auto_generated.data[35]
data[4][4] => mux_dqc:auto_generated.data[36]
data[4][5] => mux_dqc:auto_generated.data[37]
data[4][6] => mux_dqc:auto_generated.data[38]
data[4][7] => mux_dqc:auto_generated.data[39]
data[5][0] => mux_dqc:auto_generated.data[40]
data[5][1] => mux_dqc:auto_generated.data[41]
data[5][2] => mux_dqc:auto_generated.data[42]
data[5][3] => mux_dqc:auto_generated.data[43]
data[5][4] => mux_dqc:auto_generated.data[44]
data[5][5] => mux_dqc:auto_generated.data[45]
data[5][6] => mux_dqc:auto_generated.data[46]
data[5][7] => mux_dqc:auto_generated.data[47]
data[6][0] => mux_dqc:auto_generated.data[48]
data[6][1] => mux_dqc:auto_generated.data[49]
data[6][2] => mux_dqc:auto_generated.data[50]
data[6][3] => mux_dqc:auto_generated.data[51]
data[6][4] => mux_dqc:auto_generated.data[52]
data[6][5] => mux_dqc:auto_generated.data[53]
data[6][6] => mux_dqc:auto_generated.data[54]
data[6][7] => mux_dqc:auto_generated.data[55]
data[7][0] => mux_dqc:auto_generated.data[56]
data[7][1] => mux_dqc:auto_generated.data[57]
data[7][2] => mux_dqc:auto_generated.data[58]
data[7][3] => mux_dqc:auto_generated.data[59]
data[7][4] => mux_dqc:auto_generated.data[60]
data[7][5] => mux_dqc:auto_generated.data[61]
data[7][6] => mux_dqc:auto_generated.data[62]
data[7][7] => mux_dqc:auto_generated.data[63]
sel[0] => mux_dqc:auto_generated.sel[0]
sel[1] => mux_dqc:auto_generated.sel[1]
sel[2] => mux_dqc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dqc:auto_generated.result[0]
result[1] <= mux_dqc:auto_generated.result[1]
result[2] <= mux_dqc:auto_generated.result[2]
result[3] <= mux_dqc:auto_generated.result[3]
result[4] <= mux_dqc:auto_generated.result[4]
result[5] <= mux_dqc:auto_generated.result[5]
result[6] <= mux_dqc:auto_generated.result[6]
result[7] <= mux_dqc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|MUX8:inst60|lpm_mux:2|mux_dqc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|MUX8:inst59
OUT[0] <= LPM_MUX:2.result[0]
OUT[1] <= LPM_MUX:2.result[1]
OUT[2] <= LPM_MUX:2.result[2]
OUT[3] <= LPM_MUX:2.result[3]
OUT[4] <= LPM_MUX:2.result[4]
OUT[5] <= LPM_MUX:2.result[5]
OUT[6] <= LPM_MUX:2.result[6]
OUT[7] <= LPM_MUX:2.result[7]
READ_00_[0] => LPM_MUX:2.data[0][0]
READ_00_[1] => LPM_MUX:2.data[0][1]
READ_00_[2] => LPM_MUX:2.data[0][2]
READ_00_[3] => LPM_MUX:2.data[0][3]
READ_00_[4] => LPM_MUX:2.data[0][4]
READ_00_[5] => LPM_MUX:2.data[0][5]
READ_00_[6] => LPM_MUX:2.data[0][6]
READ_00_[7] => LPM_MUX:2.data[0][7]
READ_01_[0] => LPM_MUX:2.data[1][0]
READ_01_[1] => LPM_MUX:2.data[1][1]
READ_01_[2] => LPM_MUX:2.data[1][2]
READ_01_[3] => LPM_MUX:2.data[1][3]
READ_01_[4] => LPM_MUX:2.data[1][4]
READ_01_[5] => LPM_MUX:2.data[1][5]
READ_01_[6] => LPM_MUX:2.data[1][6]
READ_01_[7] => LPM_MUX:2.data[1][7]
READ_02_[0] => LPM_MUX:2.data[2][0]
READ_02_[1] => LPM_MUX:2.data[2][1]
READ_02_[2] => LPM_MUX:2.data[2][2]
READ_02_[3] => LPM_MUX:2.data[2][3]
READ_02_[4] => LPM_MUX:2.data[2][4]
READ_02_[5] => LPM_MUX:2.data[2][5]
READ_02_[6] => LPM_MUX:2.data[2][6]
READ_02_[7] => LPM_MUX:2.data[2][7]
READ_03_[0] => LPM_MUX:2.data[3][0]
READ_03_[1] => LPM_MUX:2.data[3][1]
READ_03_[2] => LPM_MUX:2.data[3][2]
READ_03_[3] => LPM_MUX:2.data[3][3]
READ_03_[4] => LPM_MUX:2.data[3][4]
READ_03_[5] => LPM_MUX:2.data[3][5]
READ_03_[6] => LPM_MUX:2.data[3][6]
READ_03_[7] => LPM_MUX:2.data[3][7]
READ_04_[0] => LPM_MUX:2.data[4][0]
READ_04_[1] => LPM_MUX:2.data[4][1]
READ_04_[2] => LPM_MUX:2.data[4][2]
READ_04_[3] => LPM_MUX:2.data[4][3]
READ_04_[4] => LPM_MUX:2.data[4][4]
READ_04_[5] => LPM_MUX:2.data[4][5]
READ_04_[6] => LPM_MUX:2.data[4][6]
READ_04_[7] => LPM_MUX:2.data[4][7]
READ_05_[0] => LPM_MUX:2.data[5][0]
READ_05_[1] => LPM_MUX:2.data[5][1]
READ_05_[2] => LPM_MUX:2.data[5][2]
READ_05_[3] => LPM_MUX:2.data[5][3]
READ_05_[4] => LPM_MUX:2.data[5][4]
READ_05_[5] => LPM_MUX:2.data[5][5]
READ_05_[6] => LPM_MUX:2.data[5][6]
READ_05_[7] => LPM_MUX:2.data[5][7]
READ_06_[0] => LPM_MUX:2.data[6][0]
READ_06_[1] => LPM_MUX:2.data[6][1]
READ_06_[2] => LPM_MUX:2.data[6][2]
READ_06_[3] => LPM_MUX:2.data[6][3]
READ_06_[4] => LPM_MUX:2.data[6][4]
READ_06_[5] => LPM_MUX:2.data[6][5]
READ_06_[6] => LPM_MUX:2.data[6][6]
READ_06_[7] => LPM_MUX:2.data[6][7]
READ_07_[0] => LPM_MUX:2.data[7][0]
READ_07_[1] => LPM_MUX:2.data[7][1]
READ_07_[2] => LPM_MUX:2.data[7][2]
READ_07_[3] => LPM_MUX:2.data[7][3]
READ_07_[4] => LPM_MUX:2.data[7][4]
READ_07_[5] => LPM_MUX:2.data[7][5]
READ_07_[6] => LPM_MUX:2.data[7][6]
READ_07_[7] => LPM_MUX:2.data[7][7]
SEL[0] => LPM_MUX:2.sel[0]
SEL[1] => LPM_MUX:2.sel[1]
SEL[2] => LPM_MUX:2.sel[2]


|afalina_tvk|AduC842:AduC|MUX8:inst59|lpm_mux:2
data[0][0] => mux_dqc:auto_generated.data[0]
data[0][1] => mux_dqc:auto_generated.data[1]
data[0][2] => mux_dqc:auto_generated.data[2]
data[0][3] => mux_dqc:auto_generated.data[3]
data[0][4] => mux_dqc:auto_generated.data[4]
data[0][5] => mux_dqc:auto_generated.data[5]
data[0][6] => mux_dqc:auto_generated.data[6]
data[0][7] => mux_dqc:auto_generated.data[7]
data[1][0] => mux_dqc:auto_generated.data[8]
data[1][1] => mux_dqc:auto_generated.data[9]
data[1][2] => mux_dqc:auto_generated.data[10]
data[1][3] => mux_dqc:auto_generated.data[11]
data[1][4] => mux_dqc:auto_generated.data[12]
data[1][5] => mux_dqc:auto_generated.data[13]
data[1][6] => mux_dqc:auto_generated.data[14]
data[1][7] => mux_dqc:auto_generated.data[15]
data[2][0] => mux_dqc:auto_generated.data[16]
data[2][1] => mux_dqc:auto_generated.data[17]
data[2][2] => mux_dqc:auto_generated.data[18]
data[2][3] => mux_dqc:auto_generated.data[19]
data[2][4] => mux_dqc:auto_generated.data[20]
data[2][5] => mux_dqc:auto_generated.data[21]
data[2][6] => mux_dqc:auto_generated.data[22]
data[2][7] => mux_dqc:auto_generated.data[23]
data[3][0] => mux_dqc:auto_generated.data[24]
data[3][1] => mux_dqc:auto_generated.data[25]
data[3][2] => mux_dqc:auto_generated.data[26]
data[3][3] => mux_dqc:auto_generated.data[27]
data[3][4] => mux_dqc:auto_generated.data[28]
data[3][5] => mux_dqc:auto_generated.data[29]
data[3][6] => mux_dqc:auto_generated.data[30]
data[3][7] => mux_dqc:auto_generated.data[31]
data[4][0] => mux_dqc:auto_generated.data[32]
data[4][1] => mux_dqc:auto_generated.data[33]
data[4][2] => mux_dqc:auto_generated.data[34]
data[4][3] => mux_dqc:auto_generated.data[35]
data[4][4] => mux_dqc:auto_generated.data[36]
data[4][5] => mux_dqc:auto_generated.data[37]
data[4][6] => mux_dqc:auto_generated.data[38]
data[4][7] => mux_dqc:auto_generated.data[39]
data[5][0] => mux_dqc:auto_generated.data[40]
data[5][1] => mux_dqc:auto_generated.data[41]
data[5][2] => mux_dqc:auto_generated.data[42]
data[5][3] => mux_dqc:auto_generated.data[43]
data[5][4] => mux_dqc:auto_generated.data[44]
data[5][5] => mux_dqc:auto_generated.data[45]
data[5][6] => mux_dqc:auto_generated.data[46]
data[5][7] => mux_dqc:auto_generated.data[47]
data[6][0] => mux_dqc:auto_generated.data[48]
data[6][1] => mux_dqc:auto_generated.data[49]
data[6][2] => mux_dqc:auto_generated.data[50]
data[6][3] => mux_dqc:auto_generated.data[51]
data[6][4] => mux_dqc:auto_generated.data[52]
data[6][5] => mux_dqc:auto_generated.data[53]
data[6][6] => mux_dqc:auto_generated.data[54]
data[6][7] => mux_dqc:auto_generated.data[55]
data[7][0] => mux_dqc:auto_generated.data[56]
data[7][1] => mux_dqc:auto_generated.data[57]
data[7][2] => mux_dqc:auto_generated.data[58]
data[7][3] => mux_dqc:auto_generated.data[59]
data[7][4] => mux_dqc:auto_generated.data[60]
data[7][5] => mux_dqc:auto_generated.data[61]
data[7][6] => mux_dqc:auto_generated.data[62]
data[7][7] => mux_dqc:auto_generated.data[63]
sel[0] => mux_dqc:auto_generated.sel[0]
sel[1] => mux_dqc:auto_generated.sel[1]
sel[2] => mux_dqc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dqc:auto_generated.result[0]
result[1] <= mux_dqc:auto_generated.result[1]
result[2] <= mux_dqc:auto_generated.result[2]
result[3] <= mux_dqc:auto_generated.result[3]
result[4] <= mux_dqc:auto_generated.result[4]
result[5] <= mux_dqc:auto_generated.result[5]
result[6] <= mux_dqc:auto_generated.result[6]
result[7] <= mux_dqc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|MUX8:inst59|lpm_mux:2|mux_dqc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|MUX8:inst61
OUT[0] <= LPM_MUX:2.result[0]
OUT[1] <= LPM_MUX:2.result[1]
OUT[2] <= LPM_MUX:2.result[2]
OUT[3] <= LPM_MUX:2.result[3]
OUT[4] <= LPM_MUX:2.result[4]
OUT[5] <= LPM_MUX:2.result[5]
OUT[6] <= LPM_MUX:2.result[6]
OUT[7] <= LPM_MUX:2.result[7]
READ_00_[0] => LPM_MUX:2.data[0][0]
READ_00_[1] => LPM_MUX:2.data[0][1]
READ_00_[2] => LPM_MUX:2.data[0][2]
READ_00_[3] => LPM_MUX:2.data[0][3]
READ_00_[4] => LPM_MUX:2.data[0][4]
READ_00_[5] => LPM_MUX:2.data[0][5]
READ_00_[6] => LPM_MUX:2.data[0][6]
READ_00_[7] => LPM_MUX:2.data[0][7]
READ_01_[0] => LPM_MUX:2.data[1][0]
READ_01_[1] => LPM_MUX:2.data[1][1]
READ_01_[2] => LPM_MUX:2.data[1][2]
READ_01_[3] => LPM_MUX:2.data[1][3]
READ_01_[4] => LPM_MUX:2.data[1][4]
READ_01_[5] => LPM_MUX:2.data[1][5]
READ_01_[6] => LPM_MUX:2.data[1][6]
READ_01_[7] => LPM_MUX:2.data[1][7]
READ_02_[0] => LPM_MUX:2.data[2][0]
READ_02_[1] => LPM_MUX:2.data[2][1]
READ_02_[2] => LPM_MUX:2.data[2][2]
READ_02_[3] => LPM_MUX:2.data[2][3]
READ_02_[4] => LPM_MUX:2.data[2][4]
READ_02_[5] => LPM_MUX:2.data[2][5]
READ_02_[6] => LPM_MUX:2.data[2][6]
READ_02_[7] => LPM_MUX:2.data[2][7]
READ_03_[0] => LPM_MUX:2.data[3][0]
READ_03_[1] => LPM_MUX:2.data[3][1]
READ_03_[2] => LPM_MUX:2.data[3][2]
READ_03_[3] => LPM_MUX:2.data[3][3]
READ_03_[4] => LPM_MUX:2.data[3][4]
READ_03_[5] => LPM_MUX:2.data[3][5]
READ_03_[6] => LPM_MUX:2.data[3][6]
READ_03_[7] => LPM_MUX:2.data[3][7]
READ_04_[0] => LPM_MUX:2.data[4][0]
READ_04_[1] => LPM_MUX:2.data[4][1]
READ_04_[2] => LPM_MUX:2.data[4][2]
READ_04_[3] => LPM_MUX:2.data[4][3]
READ_04_[4] => LPM_MUX:2.data[4][4]
READ_04_[5] => LPM_MUX:2.data[4][5]
READ_04_[6] => LPM_MUX:2.data[4][6]
READ_04_[7] => LPM_MUX:2.data[4][7]
READ_05_[0] => LPM_MUX:2.data[5][0]
READ_05_[1] => LPM_MUX:2.data[5][1]
READ_05_[2] => LPM_MUX:2.data[5][2]
READ_05_[3] => LPM_MUX:2.data[5][3]
READ_05_[4] => LPM_MUX:2.data[5][4]
READ_05_[5] => LPM_MUX:2.data[5][5]
READ_05_[6] => LPM_MUX:2.data[5][6]
READ_05_[7] => LPM_MUX:2.data[5][7]
READ_06_[0] => LPM_MUX:2.data[6][0]
READ_06_[1] => LPM_MUX:2.data[6][1]
READ_06_[2] => LPM_MUX:2.data[6][2]
READ_06_[3] => LPM_MUX:2.data[6][3]
READ_06_[4] => LPM_MUX:2.data[6][4]
READ_06_[5] => LPM_MUX:2.data[6][5]
READ_06_[6] => LPM_MUX:2.data[6][6]
READ_06_[7] => LPM_MUX:2.data[6][7]
READ_07_[0] => LPM_MUX:2.data[7][0]
READ_07_[1] => LPM_MUX:2.data[7][1]
READ_07_[2] => LPM_MUX:2.data[7][2]
READ_07_[3] => LPM_MUX:2.data[7][3]
READ_07_[4] => LPM_MUX:2.data[7][4]
READ_07_[5] => LPM_MUX:2.data[7][5]
READ_07_[6] => LPM_MUX:2.data[7][6]
READ_07_[7] => LPM_MUX:2.data[7][7]
SEL[0] => LPM_MUX:2.sel[0]
SEL[1] => LPM_MUX:2.sel[1]
SEL[2] => LPM_MUX:2.sel[2]


|afalina_tvk|AduC842:AduC|MUX8:inst61|lpm_mux:2
data[0][0] => mux_dqc:auto_generated.data[0]
data[0][1] => mux_dqc:auto_generated.data[1]
data[0][2] => mux_dqc:auto_generated.data[2]
data[0][3] => mux_dqc:auto_generated.data[3]
data[0][4] => mux_dqc:auto_generated.data[4]
data[0][5] => mux_dqc:auto_generated.data[5]
data[0][6] => mux_dqc:auto_generated.data[6]
data[0][7] => mux_dqc:auto_generated.data[7]
data[1][0] => mux_dqc:auto_generated.data[8]
data[1][1] => mux_dqc:auto_generated.data[9]
data[1][2] => mux_dqc:auto_generated.data[10]
data[1][3] => mux_dqc:auto_generated.data[11]
data[1][4] => mux_dqc:auto_generated.data[12]
data[1][5] => mux_dqc:auto_generated.data[13]
data[1][6] => mux_dqc:auto_generated.data[14]
data[1][7] => mux_dqc:auto_generated.data[15]
data[2][0] => mux_dqc:auto_generated.data[16]
data[2][1] => mux_dqc:auto_generated.data[17]
data[2][2] => mux_dqc:auto_generated.data[18]
data[2][3] => mux_dqc:auto_generated.data[19]
data[2][4] => mux_dqc:auto_generated.data[20]
data[2][5] => mux_dqc:auto_generated.data[21]
data[2][6] => mux_dqc:auto_generated.data[22]
data[2][7] => mux_dqc:auto_generated.data[23]
data[3][0] => mux_dqc:auto_generated.data[24]
data[3][1] => mux_dqc:auto_generated.data[25]
data[3][2] => mux_dqc:auto_generated.data[26]
data[3][3] => mux_dqc:auto_generated.data[27]
data[3][4] => mux_dqc:auto_generated.data[28]
data[3][5] => mux_dqc:auto_generated.data[29]
data[3][6] => mux_dqc:auto_generated.data[30]
data[3][7] => mux_dqc:auto_generated.data[31]
data[4][0] => mux_dqc:auto_generated.data[32]
data[4][1] => mux_dqc:auto_generated.data[33]
data[4][2] => mux_dqc:auto_generated.data[34]
data[4][3] => mux_dqc:auto_generated.data[35]
data[4][4] => mux_dqc:auto_generated.data[36]
data[4][5] => mux_dqc:auto_generated.data[37]
data[4][6] => mux_dqc:auto_generated.data[38]
data[4][7] => mux_dqc:auto_generated.data[39]
data[5][0] => mux_dqc:auto_generated.data[40]
data[5][1] => mux_dqc:auto_generated.data[41]
data[5][2] => mux_dqc:auto_generated.data[42]
data[5][3] => mux_dqc:auto_generated.data[43]
data[5][4] => mux_dqc:auto_generated.data[44]
data[5][5] => mux_dqc:auto_generated.data[45]
data[5][6] => mux_dqc:auto_generated.data[46]
data[5][7] => mux_dqc:auto_generated.data[47]
data[6][0] => mux_dqc:auto_generated.data[48]
data[6][1] => mux_dqc:auto_generated.data[49]
data[6][2] => mux_dqc:auto_generated.data[50]
data[6][3] => mux_dqc:auto_generated.data[51]
data[6][4] => mux_dqc:auto_generated.data[52]
data[6][5] => mux_dqc:auto_generated.data[53]
data[6][6] => mux_dqc:auto_generated.data[54]
data[6][7] => mux_dqc:auto_generated.data[55]
data[7][0] => mux_dqc:auto_generated.data[56]
data[7][1] => mux_dqc:auto_generated.data[57]
data[7][2] => mux_dqc:auto_generated.data[58]
data[7][3] => mux_dqc:auto_generated.data[59]
data[7][4] => mux_dqc:auto_generated.data[60]
data[7][5] => mux_dqc:auto_generated.data[61]
data[7][6] => mux_dqc:auto_generated.data[62]
data[7][7] => mux_dqc:auto_generated.data[63]
sel[0] => mux_dqc:auto_generated.sel[0]
sel[1] => mux_dqc:auto_generated.sel[1]
sel[2] => mux_dqc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dqc:auto_generated.result[0]
result[1] <= mux_dqc:auto_generated.result[1]
result[2] <= mux_dqc:auto_generated.result[2]
result[3] <= mux_dqc:auto_generated.result[3]
result[4] <= mux_dqc:auto_generated.result[4]
result[5] <= mux_dqc:auto_generated.result[5]
result[6] <= mux_dqc:auto_generated.result[6]
result[7] <= mux_dqc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|MUX8:inst61|lpm_mux:2|mux_dqc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|lpm_counter0:inst5
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|afalina_tvk|AduC842:AduC|lpm_counter0:inst5|LPM_COUNTER:lpm_counter_component
clock => cntr_5oh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_5oh:auto_generated.q[0]
q[1] <= cntr_5oh:auto_generated.q[1]
q[2] <= cntr_5oh:auto_generated.q[2]
q[3] <= cntr_5oh:auto_generated.q[3]
q[4] <= cntr_5oh:auto_generated.q[4]
q[5] <= cntr_5oh:auto_generated.q[5]
q[6] <= cntr_5oh:auto_generated.q[6]
q[7] <= cntr_5oh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|lpm_counter0:inst5|LPM_COUNTER:lpm_counter_component|cntr_5oh:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|LPM_BUSTRI:inst51
tridata[0] <= dout[0]
tridata[1] <= dout[1]
tridata[2] <= dout[2]
tridata[3] <= dout[3]
tridata[4] <= dout[4]
tridata[5] <= dout[5]
tridata[6] <= dout[6]
tridata[7] <= dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9
DIR_485 <= inst.DB_MAX_OUTPUT_PORT_TYPE
CPU_CS => rs_ports_me_108:124.CPU_CS
CPU_WR => rs_ports_me_108:124.WR
CPU_WR => tr_string:inst6.WE_IN
CPU_WR => 72.IN0
CPU_A[0] => rs_ports_me_108:124.CPU_A[0]
CPU_A[0] => BUSMUX:132.sel
CPU_A[0] => BUSMUX:134.sel
CPU_A[0] => BUSMUX:136.sel
CPU_A[1] => rs_ports_me_108:124.CPU_A[1]
CPU_A[1] => BUSMUX:133.sel
CPU_A[2] => rs_ports_me_108:124.CPU_A[2]
CPU_A[2] => BUSMUX:135.sel
CPU_D[0] => rs_ports_me_108:124.D[0]
CPU_D[1] => rs_ports_me_108:124.D[1]
CPU_D[2] => rs_ports_me_108:124.D[2]
CPU_D[3] => rs_ports_me_108:124.D[3]
CPU_D[4] => rs_ports_me_108:124.D[4]
CPU_D[5] => rs_ports_me_108:124.D[5]
CPU_D[6] => rs_ports_me_108:124.D[6]
CPU_D[7] => rs_ports_me_108:124.D[7]
MEM_CS => tr_string:inst6.CS_MEM
CPU_CLK => 38.CLK
CPU_CLK => LPM_COUNTER:39.clock
CPU_CLK => tr_string:inst6.CPU_CLK
CPU_CLK => me_108_rs_flags0:130.CPU_CLK
RESET => tr_string:inst6.RESET
RXD_OK <= rec_string:inst5.RXD_OK
REC_ADR_EN <= rec_byte_me_108:90.REC_ADR_EN
RXD_485 => inst2.IN0
TXD_485 <= tr_string:inst6.SER_OUT
REC_DATA_EN <= rec_byte_me_108:90.REC_DATA_EN
MEM_A[0] => rec_string:inst5.RD_ADR[0]
MEM_A[0] => tr_string:inst6.AIN[0]
MEM_A[1] => rec_string:inst5.RD_ADR[1]
MEM_A[1] => tr_string:inst6.AIN[1]
MEM_A[2] => rec_string:inst5.RD_ADR[2]
MEM_A[2] => tr_string:inst6.AIN[2]
MEM_A[3] => rec_string:inst5.RD_ADR[3]
MEM_A[3] => tr_string:inst6.AIN[3]
MEM_A[4] => rec_string:inst5.RD_ADR[4]
MEM_A[4] => tr_string:inst6.AIN[4]
MEM_A[5] => rec_string:inst5.RD_ADR[5]
MEM_A[5] => tr_string:inst6.AIN[5]
MEM_A[6] => rec_string:inst5.RD_ADR[6]
MEM_A[6] => tr_string:inst6.AIN[6]
MEM_A[7] => rec_string:inst5.RD_ADR[7]
MEM_A[7] => tr_string:inst6.AIN[7]
MEM_D[0] => tr_string:inst6.DIN[0]
MEM_D[1] => tr_string:inst6.DIN[1]
MEM_D[2] => tr_string:inst6.DIN[2]
MEM_D[3] => tr_string:inst6.DIN[3]
MEM_D[4] => tr_string:inst6.DIN[4]
MEM_D[5] => tr_string:inst6.DIN[5]
MEM_D[6] => tr_string:inst6.DIN[6]
MEM_D[7] => tr_string:inst6.DIN[7]
WREN <= rec_string:inst5.wren
RXD_ERROR <= rec_string:inst5.RXD_ERROR
CPU_INT <= 155.DB_MAX_OUTPUT_PORT_TYPE
CPU_RD => me_108_rs_flags0:130.CPU_RD
NEW_BYTE_LOAD <= tr_string:inst6.new_byte_load
TRLOAD <= tr_string:inst6.TRLOAD
COM_FT <= tr_string:inst6.COM_FT
TEXN <= rec_string:inst5.CVBEO1_BYTE1
COM_MEM_DATA[0] <= BUSMUX:125.result[0]
COM_MEM_DATA[1] <= BUSMUX:125.result[1]
COM_MEM_DATA[2] <= BUSMUX:125.result[2]
COM_MEM_DATA[3] <= BUSMUX:125.result[3]
COM_MEM_DATA[4] <= BUSMUX:125.result[4]
COM_MEM_DATA[5] <= BUSMUX:125.result[5]
COM_MEM_DATA[6] <= BUSMUX:125.result[6]
COM_MEM_DATA[7] <= BUSMUX:125.result[7]
TRDATA[0] <= tr_string:inst6.RAM_D[0]
TRDATA[1] <= tr_string:inst6.RAM_D[1]
TRDATA[2] <= tr_string:inst6.RAM_D[2]
TRDATA[3] <= tr_string:inst6.RAM_D[3]
TRDATA[4] <= tr_string:inst6.RAM_D[4]
TRDATA[5] <= tr_string:inst6.RAM_D[5]
TRDATA[6] <= tr_string:inst6.RAM_D[6]
TRDATA[7] <= tr_string:inst6.RAM_D[7]
COM_PORT_DATA[0] <= BUSMUX:135.result[0]
COM_PORT_DATA[1] <= BUSMUX:135.result[1]
COM_PORT_DATA[2] <= BUSMUX:135.result[2]
COM_PORT_DATA[3] <= BUSMUX:135.result[3]
COM_PORT_DATA[4] <= BUSMUX:135.result[4]
COM_PORT_DATA[5] <= BUSMUX:135.result[5]
COM_PORT_DATA[6] <= BUSMUX:135.result[6]
COM_PORT_DATA[7] <= BUSMUX:135.result[7]
NBYTE[0] <= rec_string:inst5.nbyte[0]
NBYTE[1] <= rec_string:inst5.nbyte[1]
NBYTE[2] <= rec_string:inst5.nbyte[2]
NBYTE[3] <= rec_string:inst5.nbyte[3]
NBYTE[4] <= rec_string:inst5.nbyte[4]
NBYTE[5] <= rec_string:inst5.nbyte[5]
NBYTE[6] <= rec_string:inst5.nbyte[6]
SUMM_CTRL[0] <= rec_string:inst5.SUMM_CTRL[0]
SUMM_CTRL[1] <= rec_string:inst5.SUMM_CTRL[1]
SUMM_CTRL[2] <= rec_string:inst5.SUMM_CTRL[2]
SUMM_CTRL[3] <= rec_string:inst5.SUMM_CTRL[3]
SUMM_CTRL[4] <= rec_string:inst5.SUMM_CTRL[4]
SUMM_CTRL[5] <= rec_string:inst5.SUMM_CTRL[5]
SUMM_CTRL[6] <= rec_string:inst5.SUMM_CTRL[6]
SUMM_CTRL[7] <= rec_string:inst5.SUMM_CTRL[7]
TR_NBYTE[0] <= tr_string:inst6.TR_NBYTE[0]
TR_NBYTE[1] <= tr_string:inst6.TR_NBYTE[1]
TR_NBYTE[2] <= tr_string:inst6.TR_NBYTE[2]
TR_NBYTE[3] <= tr_string:inst6.TR_NBYTE[3]
TR_NBYTE[4] <= tr_string:inst6.TR_NBYTE[4]
TR_NBYTE[5] <= tr_string:inst6.TR_NBYTE[5]
TR_NBYTE[6] <= tr_string:inst6.TR_NBYTE[6]
TR_NBYTE[7] <= tr_string:inst6.TR_NBYTE[7]
CVBEO1_OK => ~NO_FANOUT~


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124
COM_FILT0_[0] <= LPM_FF:4.q[0]
COM_FILT0_[1] <= LPM_FF:4.q[1]
COM_FILT0_[2] <= LPM_FF:4.q[2]
COM_FILT0_[3] <= LPM_FF:4.q[3]
COM_FILT0_[4] <= LPM_FF:4.q[4]
COM_FILT0_[5] <= LPM_FF:4.q[5]
COM_FILT0_[6] <= LPM_FF:4.q[6]
COM_FILT0_[7] <= LPM_FF:4.q[7]
CS[0] <= LPM_DECODE:23.eq[0]
CS[1] <= LPM_DECODE:23.eq[1]
CS[2] <= LPM_DECODE:23.eq[2]
CS[3] <= LPM_DECODE:23.eq[3]
CS[4] <= LPM_DECODE:23.eq[4]
CS[5] <= LPM_DECODE:23.eq[5]
CS[6] <= LPM_DECODE:23.eq[6]
CS[7] <= LPM_DECODE:23.eq[7]
CPU_CS => LPM_DECODE:23.enable
CPU_A[0] => LPM_DECODE:23.data[0]
CPU_A[1] => LPM_DECODE:23.data[1]
CPU_A[2] => LPM_DECODE:23.data[2]
NUM_CHANEL[0] => LPM_DECODE:24.data[0]
NUM_CHANEL[1] => LPM_DECODE:24.data[1]
WR => LPM_FF:4.clock
WR => LPM_FF:5.clock
WR => LPM_FF:6.clock
WR => LPM_FF:7.clock
WR => LPM_FF:8.clock
WR => LPM_FF:9.clock
WR => LPM_FF:14.clock
WR => LPM_FF:15.clock
WR => LPM_FF:2.clock
WR => LPM_FF:3.clock
WR => LPM_FF:12.clock
WR => LPM_FF:13.clock
WR => LPM_FF:10.clock
WR => LPM_FF:11.clock
WR => LPM_FF:20.clock
WR => LPM_FF:21.clock
D[0] => LPM_FF:4.data[0]
D[0] => LPM_FF:5.data[0]
D[0] => LPM_FF:6.data[0]
D[0] => LPM_FF:7.data[0]
D[0] => LPM_FF:8.data[0]
D[0] => LPM_FF:9.data[0]
D[0] => LPM_FF:14.data[0]
D[0] => LPM_FF:15.data[0]
D[0] => LPM_FF:2.data[0]
D[0] => LPM_FF:3.data[0]
D[0] => LPM_FF:12.data[0]
D[0] => LPM_FF:13.data[0]
D[0] => LPM_FF:10.data[0]
D[0] => LPM_FF:11.data[0]
D[0] => LPM_FF:20.data[0]
D[0] => LPM_FF:21.data[0]
D[1] => LPM_FF:4.data[1]
D[1] => LPM_FF:5.data[1]
D[1] => LPM_FF:6.data[1]
D[1] => LPM_FF:7.data[1]
D[1] => LPM_FF:8.data[1]
D[1] => LPM_FF:9.data[1]
D[1] => LPM_FF:14.data[1]
D[1] => LPM_FF:15.data[1]
D[1] => LPM_FF:2.data[1]
D[1] => LPM_FF:3.data[1]
D[1] => LPM_FF:12.data[1]
D[1] => LPM_FF:13.data[1]
D[1] => LPM_FF:10.data[1]
D[1] => LPM_FF:11.data[1]
D[1] => LPM_FF:20.data[1]
D[1] => LPM_FF:21.data[1]
D[2] => LPM_FF:4.data[2]
D[2] => LPM_FF:5.data[2]
D[2] => LPM_FF:6.data[2]
D[2] => LPM_FF:7.data[2]
D[2] => LPM_FF:8.data[2]
D[2] => LPM_FF:9.data[2]
D[2] => LPM_FF:14.data[2]
D[2] => LPM_FF:15.data[2]
D[2] => LPM_FF:2.data[2]
D[2] => LPM_FF:3.data[2]
D[2] => LPM_FF:12.data[2]
D[2] => LPM_FF:13.data[2]
D[2] => LPM_FF:10.data[2]
D[2] => LPM_FF:11.data[2]
D[2] => LPM_FF:20.data[2]
D[2] => LPM_FF:21.data[2]
D[3] => LPM_FF:4.data[3]
D[3] => LPM_FF:5.data[3]
D[3] => LPM_FF:6.data[3]
D[3] => LPM_FF:7.data[3]
D[3] => LPM_FF:8.data[3]
D[3] => LPM_FF:9.data[3]
D[3] => LPM_FF:14.data[3]
D[3] => LPM_FF:15.data[3]
D[3] => LPM_FF:2.data[3]
D[3] => LPM_FF:3.data[3]
D[3] => LPM_FF:12.data[3]
D[3] => LPM_FF:13.data[3]
D[3] => LPM_FF:10.data[3]
D[3] => LPM_FF:11.data[3]
D[3] => LPM_FF:20.data[3]
D[3] => LPM_FF:21.data[3]
D[4] => LPM_FF:4.data[4]
D[4] => LPM_FF:5.data[4]
D[4] => LPM_FF:6.data[4]
D[4] => LPM_FF:7.data[4]
D[4] => LPM_FF:8.data[4]
D[4] => LPM_FF:9.data[4]
D[4] => LPM_FF:14.data[4]
D[4] => LPM_FF:15.data[4]
D[4] => LPM_FF:2.data[4]
D[4] => LPM_FF:3.data[4]
D[4] => LPM_FF:12.data[4]
D[4] => LPM_FF:13.data[4]
D[4] => LPM_FF:10.data[4]
D[4] => LPM_FF:11.data[4]
D[4] => LPM_FF:20.data[4]
D[4] => LPM_FF:21.data[4]
D[5] => LPM_FF:4.data[5]
D[5] => LPM_FF:5.data[5]
D[5] => LPM_FF:6.data[5]
D[5] => LPM_FF:7.data[5]
D[5] => LPM_FF:8.data[5]
D[5] => LPM_FF:9.data[5]
D[5] => LPM_FF:14.data[5]
D[5] => LPM_FF:15.data[5]
D[5] => LPM_FF:2.data[5]
D[5] => LPM_FF:3.data[5]
D[5] => LPM_FF:12.data[5]
D[5] => LPM_FF:13.data[5]
D[5] => LPM_FF:10.data[5]
D[5] => LPM_FF:11.data[5]
D[5] => LPM_FF:20.data[5]
D[5] => LPM_FF:21.data[5]
D[6] => LPM_FF:4.data[6]
D[6] => LPM_FF:5.data[6]
D[6] => LPM_FF:6.data[6]
D[6] => LPM_FF:7.data[6]
D[6] => LPM_FF:8.data[6]
D[6] => LPM_FF:9.data[6]
D[6] => LPM_FF:14.data[6]
D[6] => LPM_FF:15.data[6]
D[6] => LPM_FF:2.data[6]
D[6] => LPM_FF:3.data[6]
D[6] => LPM_FF:12.data[6]
D[6] => LPM_FF:13.data[6]
D[6] => LPM_FF:10.data[6]
D[6] => LPM_FF:11.data[6]
D[6] => LPM_FF:20.data[6]
D[6] => LPM_FF:21.data[6]
D[7] => LPM_FF:4.data[7]
D[7] => LPM_FF:5.data[7]
D[7] => LPM_FF:6.data[7]
D[7] => LPM_FF:7.data[7]
D[7] => LPM_FF:8.data[7]
D[7] => LPM_FF:9.data[7]
D[7] => LPM_FF:14.data[7]
D[7] => LPM_FF:15.data[7]
D[7] => LPM_FF:2.data[7]
D[7] => LPM_FF:3.data[7]
D[7] => LPM_FF:12.data[7]
D[7] => LPM_FF:13.data[7]
D[7] => LPM_FF:10.data[7]
D[7] => LPM_FF:11.data[7]
D[7] => LPM_FF:20.data[7]
D[7] => LPM_FF:21.data[7]
COM_FILT1_[0] <= LPM_FF:5.q[0]
COM_FILT1_[1] <= LPM_FF:5.q[1]
COM_FILT1_[2] <= LPM_FF:5.q[2]
COM_FILT1_[3] <= LPM_FF:5.q[3]
COM_FILT1_[4] <= LPM_FF:5.q[4]
COM_FILT1_[5] <= LPM_FF:5.q[5]
COM_FILT1_[6] <= LPM_FF:5.q[6]
COM_FILT1_[7] <= LPM_FF:5.q[7]
COM_FILT2_[0] <= LPM_FF:6.q[0]
COM_FILT2_[1] <= LPM_FF:6.q[1]
COM_FILT2_[2] <= LPM_FF:6.q[2]
COM_FILT2_[3] <= LPM_FF:6.q[3]
COM_FILT2_[4] <= LPM_FF:6.q[4]
COM_FILT2_[5] <= LPM_FF:6.q[5]
COM_FILT2_[6] <= LPM_FF:6.q[6]
COM_FILT2_[7] <= LPM_FF:6.q[7]
COM_FILT3_[0] <= LPM_FF:7.q[0]
COM_FILT3_[1] <= LPM_FF:7.q[1]
COM_FILT3_[2] <= LPM_FF:7.q[2]
COM_FILT3_[3] <= LPM_FF:7.q[3]
COM_FILT3_[4] <= LPM_FF:7.q[4]
COM_FILT3_[5] <= LPM_FF:7.q[5]
COM_FILT3_[6] <= LPM_FF:7.q[6]
COM_FILT3_[7] <= LPM_FF:7.q[7]
COM_MOT0_[0] <= LPM_FF:8.q[0]
COM_MOT0_[1] <= LPM_FF:8.q[1]
COM_MOT0_[2] <= LPM_FF:8.q[2]
COM_MOT0_[3] <= LPM_FF:8.q[3]
COM_MOT0_[4] <= LPM_FF:8.q[4]
COM_MOT0_[5] <= LPM_FF:8.q[5]
COM_MOT0_[6] <= LPM_FF:8.q[6]
COM_MOT0_[7] <= LPM_FF:8.q[7]
VIDEO_MUX[0] => LPM_DECODE:27.data[0]
VIDEO_MUX[1] => LPM_DECODE:27.data[1]
COM_MOT1_[0] <= LPM_FF:9.q[0]
COM_MOT1_[1] <= LPM_FF:9.q[1]
COM_MOT1_[2] <= LPM_FF:9.q[2]
COM_MOT1_[3] <= LPM_FF:9.q[3]
COM_MOT1_[4] <= LPM_FF:9.q[4]
COM_MOT1_[5] <= LPM_FF:9.q[5]
COM_MOT1_[6] <= LPM_FF:9.q[6]
COM_MOT1_[7] <= LPM_FF:9.q[7]
COM_MOT2_[0] <= LPM_FF:14.q[0]
COM_MOT2_[1] <= LPM_FF:14.q[1]
COM_MOT2_[2] <= LPM_FF:14.q[2]
COM_MOT2_[3] <= LPM_FF:14.q[3]
COM_MOT2_[4] <= LPM_FF:14.q[4]
COM_MOT2_[5] <= LPM_FF:14.q[5]
COM_MOT2_[6] <= LPM_FF:14.q[6]
COM_MOT2_[7] <= LPM_FF:14.q[7]
COM_MOT3_[0] <= LPM_FF:15.q[0]
COM_MOT3_[1] <= LPM_FF:15.q[1]
COM_MOT3_[2] <= LPM_FF:15.q[2]
COM_MOT3_[3] <= LPM_FF:15.q[3]
COM_MOT3_[4] <= LPM_FF:15.q[4]
COM_MOT3_[5] <= LPM_FF:15.q[5]
COM_MOT3_[6] <= LPM_FF:15.q[6]
COM_MOT3_[7] <= LPM_FF:15.q[7]
P0_[0] <= LPM_FF:2.q[0]
P0_[1] <= LPM_FF:2.q[1]
P0_[2] <= LPM_FF:2.q[2]
P0_[3] <= LPM_FF:2.q[3]
P0_[4] <= LPM_FF:2.q[4]
P0_[5] <= LPM_FF:2.q[5]
P0_[6] <= LPM_FF:2.q[6]
P0_[7] <= LPM_FF:2.q[7]
P1_[0] <= LPM_FF:3.q[0]
P1_[1] <= LPM_FF:3.q[1]
P1_[2] <= LPM_FF:3.q[2]
P1_[3] <= LPM_FF:3.q[3]
P1_[4] <= LPM_FF:3.q[4]
P1_[5] <= LPM_FF:3.q[5]
P1_[6] <= LPM_FF:3.q[6]
P1_[7] <= LPM_FF:3.q[7]
P2_[0] <= LPM_FF:12.q[0]
P2_[1] <= LPM_FF:12.q[1]
P2_[2] <= LPM_FF:12.q[2]
P2_[3] <= LPM_FF:12.q[3]
P2_[4] <= LPM_FF:12.q[4]
P2_[5] <= LPM_FF:12.q[5]
P2_[6] <= LPM_FF:12.q[6]
P2_[7] <= LPM_FF:12.q[7]
P3_[0] <= LPM_FF:13.q[0]
P3_[1] <= LPM_FF:13.q[1]
P3_[2] <= LPM_FF:13.q[2]
P3_[3] <= LPM_FF:13.q[3]
P3_[4] <= LPM_FF:13.q[4]
P3_[5] <= LPM_FF:13.q[5]
P3_[6] <= LPM_FF:13.q[6]
P3_[7] <= LPM_FF:13.q[7]
P4_[0] <= LPM_FF:10.q[0]
P4_[1] <= LPM_FF:10.q[1]
P4_[2] <= LPM_FF:10.q[2]
P4_[3] <= LPM_FF:10.q[3]
P4_[4] <= LPM_FF:10.q[4]
P4_[5] <= LPM_FF:10.q[5]
P4_[6] <= LPM_FF:10.q[6]
P4_[7] <= LPM_FF:10.q[7]
P5_[0] <= LPM_FF:11.q[0]
P5_[1] <= LPM_FF:11.q[1]
P5_[2] <= LPM_FF:11.q[2]
P5_[3] <= LPM_FF:11.q[3]
P5_[4] <= LPM_FF:11.q[4]
P5_[5] <= LPM_FF:11.q[5]
P5_[6] <= LPM_FF:11.q[6]
P5_[7] <= LPM_FF:11.q[7]
P6_[0] <= LPM_FF:20.q[0]
P6_[1] <= LPM_FF:20.q[1]
P6_[2] <= LPM_FF:20.q[2]
P6_[3] <= LPM_FF:20.q[3]
P6_[4] <= LPM_FF:20.q[4]
P6_[5] <= LPM_FF:20.q[5]
P6_[6] <= LPM_FF:20.q[6]
P6_[7] <= LPM_FF:20.q[7]
P7_[0] <= LPM_FF:21.q[0]
P7_[1] <= LPM_FF:21.q[1]
P7_[2] <= LPM_FF:21.q[2]
P7_[3] <= LPM_FF:21.q[3]
P7_[4] <= LPM_FF:21.q[4]
P7_[5] <= LPM_FF:21.q[5]
P7_[6] <= LPM_FF:21.q[6]
P7_[7] <= LPM_FF:21.q[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_FF:4
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_DECODE:24
data[0] => decode_7uf:auto_generated.data[0]
data[1] => decode_7uf:auto_generated.data[1]
enable => decode_7uf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_7uf:auto_generated.eq[0]
eq[1] <= decode_7uf:auto_generated.eq[1]
eq[2] <= decode_7uf:auto_generated.eq[2]
eq[3] <= decode_7uf:auto_generated.eq[3]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_DECODE:24|decode_7uf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode30w[1].IN1
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_DECODE:23
data[0] => decode_cuf:auto_generated.data[0]
data[1] => decode_cuf:auto_generated.data[1]
data[2] => decode_cuf:auto_generated.data[2]
enable => decode_cuf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_cuf:auto_generated.eq[0]
eq[1] <= decode_cuf:auto_generated.eq[1]
eq[2] <= decode_cuf:auto_generated.eq[2]
eq[3] <= decode_cuf:auto_generated.eq[3]
eq[4] <= decode_cuf:auto_generated.eq[4]
eq[5] <= decode_cuf:auto_generated.eq[5]
eq[6] <= decode_cuf:auto_generated.eq[6]
eq[7] <= decode_cuf:auto_generated.eq[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_DECODE:23|decode_cuf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode38w[1].IN1
data[0] => w_anode58w[1].IN1
data[0] => w_anode78w[1].IN1
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_FF:5
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_FF:6
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_FF:7
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_FF:8
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_DECODE:27
data[0] => decode_7uf:auto_generated.data[0]
data[1] => decode_7uf:auto_generated.data[1]
enable => decode_7uf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_7uf:auto_generated.eq[0]
eq[1] <= decode_7uf:auto_generated.eq[1]
eq[2] <= decode_7uf:auto_generated.eq[2]
eq[3] <= decode_7uf:auto_generated.eq[3]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_DECODE:27|decode_7uf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode30w[1].IN1
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_FF:9
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_FF:14
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_FF:15
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_FF:2
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_FF:3
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_FF:12
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_FF:13
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_FF:10
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_FF:11
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_FF:20
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rs_ports_me_108:124|LPM_FF:21
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6
LOAD_ABLE <= 77.DB_MAX_OUTPUT_PORT_TYPE
DELAY[0] <= LPM_COUNTER:75.q[0]
DELAY[1] <= LPM_COUNTER:75.q[1]
DELAY[2] <= LPM_COUNTER:75.q[2]
DELAY[3] <= LPM_COUNTER:75.q[3]
DELAY[4] <= LPM_COUNTER:75.q[4]
DELAY[5] <= LPM_COUNTER:75.q[5]
DELAY[6] <= LPM_COUNTER:75.q[6]
DELAY[7] <= LPM_COUNTER:75.q[7]
COM_FT <= 87.DB_MAX_OUTPUT_PORT_TYPE
MAIN_CLK => LPM_COUNTER:17.clock
MAIN_CLK => inst.CLK
REQ_TR => LPM_COUNTER:75.aset
REQ_TR => 81.IN0
REQ_TR => LPM_FF:6.aclr
TR_NBYTE[0] <= LPM_COUNTER:19.q[0]
TR_NBYTE[1] <= LPM_COUNTER:19.q[1]
TR_NBYTE[2] <= LPM_COUNTER:19.q[2]
TR_NBYTE[3] <= LPM_COUNTER:19.q[3]
TR_NBYTE[4] <= LPM_COUNTER:19.q[4]
TR_NBYTE[5] <= LPM_COUNTER:19.q[5]
TR_NBYTE[6] <= LPM_COUNTER:19.q[6]
TR_NBYTE[7] <= LPM_COUNTER:19.q[7]
new_byte_load <= LPM_COUNTER:20.cout
LAST_BYTE[0] => LPM_COMPARE:53.datab[0]
LAST_BYTE[1] => LPM_COMPARE:53.datab[1]
LAST_BYTE[2] => LPM_COMPARE:53.datab[2]
LAST_BYTE[3] => LPM_COMPARE:53.datab[3]
LAST_BYTE[4] => LPM_COMPARE:53.datab[4]
LAST_BYTE[5] => LPM_COMPARE:53.datab[5]
LAST_BYTE[6] => LPM_COMPARE:53.datab[6]
LAST_BYTE[7] => LPM_COMPARE:53.datab[7]
TRANS_485 <= 134.DB_MAX_OUTPUT_PORT_TYPE
TRLOAD <= 45.DB_MAX_OUTPUT_PORT_TYPE
SER_OUT <= 129.DB_MAX_OUTPUT_PORT_TYPE
FIRST_BYTE_EN <= LPM_COMPARE:62.aeb
RAM_D[0] <= RAM2PORT:inst2.q[0]
RAM_D[1] <= RAM2PORT:inst2.q[1]
RAM_D[2] <= RAM2PORT:inst2.q[2]
RAM_D[3] <= RAM2PORT:inst2.q[3]
RAM_D[4] <= RAM2PORT:inst2.q[4]
RAM_D[5] <= RAM2PORT:inst2.q[5]
RAM_D[6] <= RAM2PORT:inst2.q[6]
RAM_D[7] <= RAM2PORT:inst2.q[7]
WRE <= 106.DB_MAX_OUTPUT_PORT_TYPE
CPU_CLK => 103.CLK
CPU_CLK => 104.CLK
CPU_CLK => RAM2PORT:inst2.wrclock
WE_IN => 103.DATAIN
CS_MEM => RAM2PORT:inst2.wrclocken
DIN[0] => RAM2PORT:inst2.data[0]
DIN[1] => RAM2PORT:inst2.data[1]
DIN[2] => RAM2PORT:inst2.data[2]
DIN[3] => RAM2PORT:inst2.data[3]
DIN[4] => RAM2PORT:inst2.data[4]
DIN[5] => RAM2PORT:inst2.data[5]
DIN[6] => RAM2PORT:inst2.data[6]
DIN[7] => RAM2PORT:inst2.data[7]
AIN[0] => BUSMUX:101.datab[0]
AIN[0] => RAM2PORT:inst2.wraddress[0]
AIN[1] => BUSMUX:101.datab[1]
AIN[1] => RAM2PORT:inst2.wraddress[1]
AIN[2] => BUSMUX:101.datab[2]
AIN[2] => RAM2PORT:inst2.wraddress[2]
AIN[3] => BUSMUX:101.datab[3]
AIN[3] => RAM2PORT:inst2.wraddress[3]
AIN[4] => BUSMUX:101.datab[4]
AIN[4] => RAM2PORT:inst2.wraddress[4]
AIN[5] => BUSMUX:101.datab[5]
AIN[5] => RAM2PORT:inst2.wraddress[5]
AIN[6] => BUSMUX:101.datab[6]
AIN[6] => RAM2PORT:inst2.wraddress[6]
AIN[7] => BUSMUX:101.datab[7]
AIN[7] => RAM2PORT:inst2.wraddress[7]
RESET => ~NO_FANOUT~


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_COUNTER:75
clock => cntr_uak:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_uak:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => cntr_uak:auto_generated.aset
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_uak:auto_generated.q[0]
q[1] <= cntr_uak:auto_generated.q[1]
q[2] <= cntr_uak:auto_generated.q[2]
q[3] <= cntr_uak:auto_generated.q[3]
q[4] <= cntr_uak:auto_generated.q[4]
q[5] <= cntr_uak:auto_generated.q[5]
q[6] <= cntr_uak:auto_generated.q[6]
q[7] <= cntr_uak:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_COUNTER:75|cntr_uak:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= safe_q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= safe_q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= safe_q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= safe_q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= safe_q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= safe_q[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_COUNTER:17
clock => cntr_muh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_muh:auto_generated.q[0]
q[1] <= cntr_muh:auto_generated.q[1]
q[2] <= cntr_muh:auto_generated.q[2]
q[3] <= cntr_muh:auto_generated.q[3]
q[4] <= cntr_muh:auto_generated.q[4]
q[5] <= cntr_muh:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_COUNTER:17|cntr_muh:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_COMPARE:53
dataa[0] => cmpr_tnd:auto_generated.dataa[0]
dataa[1] => cmpr_tnd:auto_generated.dataa[1]
dataa[2] => cmpr_tnd:auto_generated.dataa[2]
dataa[3] => cmpr_tnd:auto_generated.dataa[3]
dataa[4] => cmpr_tnd:auto_generated.dataa[4]
dataa[5] => cmpr_tnd:auto_generated.dataa[5]
dataa[6] => cmpr_tnd:auto_generated.dataa[6]
dataa[7] => cmpr_tnd:auto_generated.dataa[7]
datab[0] => cmpr_tnd:auto_generated.datab[0]
datab[1] => cmpr_tnd:auto_generated.datab[1]
datab[2] => cmpr_tnd:auto_generated.datab[2]
datab[3] => cmpr_tnd:auto_generated.datab[3]
datab[4] => cmpr_tnd:auto_generated.datab[4]
datab[5] => cmpr_tnd:auto_generated.datab[5]
datab[6] => cmpr_tnd:auto_generated.datab[6]
datab[7] => cmpr_tnd:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tnd:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_COMPARE:53|cmpr_tnd:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_COUNTER:19
clock => cntr_sfj:auto_generated.clock
clk_en => cntr_sfj:auto_generated.clk_en
cnt_en => cntr_sfj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_sfj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_sfj:auto_generated.q[0]
q[1] <= cntr_sfj:auto_generated.q[1]
q[2] <= cntr_sfj:auto_generated.q[2]
q[3] <= cntr_sfj:auto_generated.q[3]
q[4] <= cntr_sfj:auto_generated.q[4]
q[5] <= cntr_sfj:auto_generated.q[5]
q[6] <= cntr_sfj:auto_generated.q[6]
q[7] <= cntr_sfj:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_COUNTER:19|cntr_sfj:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_COUNTER:20
clock => cntr_ekj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
cout <= cntr_ekj:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_COUNTER:20|cntr_ekj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_COUNTER:122
clock => cntr_mci:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_mci:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_mci:auto_generated.q[0]
q[1] <= cntr_mci:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_COUNTER:122|cntr_mci:auto_generated
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_COMPARE:120
dataa[0] => cmpr_tnd:auto_generated.dataa[0]
dataa[1] => cmpr_tnd:auto_generated.dataa[1]
dataa[2] => cmpr_tnd:auto_generated.dataa[2]
dataa[3] => cmpr_tnd:auto_generated.dataa[3]
dataa[4] => cmpr_tnd:auto_generated.dataa[4]
dataa[5] => cmpr_tnd:auto_generated.dataa[5]
dataa[6] => cmpr_tnd:auto_generated.dataa[6]
dataa[7] => cmpr_tnd:auto_generated.dataa[7]
datab[0] => cmpr_tnd:auto_generated.datab[0]
datab[1] => cmpr_tnd:auto_generated.datab[1]
datab[2] => cmpr_tnd:auto_generated.datab[2]
datab[3] => cmpr_tnd:auto_generated.datab[3]
datab[4] => cmpr_tnd:auto_generated.datab[4]
datab[5] => cmpr_tnd:auto_generated.datab[5]
datab[6] => cmpr_tnd:auto_generated.datab[6]
datab[7] => cmpr_tnd:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tnd:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_COMPARE:120|cmpr_tnd:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_CONSTANT:121
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_SHIFTREG:21
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
q[0] <= q[0]~10.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~9.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~8.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~7.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~6.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~4.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~3.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~2.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~1.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~0.DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_COMPARE:62
dataa[0] => cmpr_tnd:auto_generated.dataa[0]
dataa[1] => cmpr_tnd:auto_generated.dataa[1]
dataa[2] => cmpr_tnd:auto_generated.dataa[2]
dataa[3] => cmpr_tnd:auto_generated.dataa[3]
dataa[4] => cmpr_tnd:auto_generated.dataa[4]
dataa[5] => cmpr_tnd:auto_generated.dataa[5]
dataa[6] => cmpr_tnd:auto_generated.dataa[6]
dataa[7] => cmpr_tnd:auto_generated.dataa[7]
datab[0] => cmpr_tnd:auto_generated.datab[0]
datab[1] => cmpr_tnd:auto_generated.datab[1]
datab[2] => cmpr_tnd:auto_generated.datab[2]
datab[3] => cmpr_tnd:auto_generated.datab[3]
datab[4] => cmpr_tnd:auto_generated.datab[4]
datab[5] => cmpr_tnd:auto_generated.datab[5]
datab[6] => cmpr_tnd:auto_generated.datab[6]
datab[7] => cmpr_tnd:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tnd:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_COMPARE:62|cmpr_tnd:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_CONSTANT:63
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|BUSMUX:15
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|BUSMUX:15|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|BUSMUX:15|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|RAM2PORT:inst2
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wrclock => altsyncram:altsyncram_component.clock0
wrclocken => altsyncram:altsyncram_component.clocken0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|RAM2PORT:inst2|altsyncram:altsyncram_component
wren_a => altsyncram_9vl1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9vl1:auto_generated.data_a[0]
data_a[1] => altsyncram_9vl1:auto_generated.data_a[1]
data_a[2] => altsyncram_9vl1:auto_generated.data_a[2]
data_a[3] => altsyncram_9vl1:auto_generated.data_a[3]
data_a[4] => altsyncram_9vl1:auto_generated.data_a[4]
data_a[5] => altsyncram_9vl1:auto_generated.data_a[5]
data_a[6] => altsyncram_9vl1:auto_generated.data_a[6]
data_a[7] => altsyncram_9vl1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_9vl1:auto_generated.address_a[0]
address_a[1] => altsyncram_9vl1:auto_generated.address_a[1]
address_a[2] => altsyncram_9vl1:auto_generated.address_a[2]
address_a[3] => altsyncram_9vl1:auto_generated.address_a[3]
address_a[4] => altsyncram_9vl1:auto_generated.address_a[4]
address_a[5] => altsyncram_9vl1:auto_generated.address_a[5]
address_a[6] => altsyncram_9vl1:auto_generated.address_a[6]
address_a[7] => altsyncram_9vl1:auto_generated.address_a[7]
address_b[0] => altsyncram_9vl1:auto_generated.address_b[0]
address_b[1] => altsyncram_9vl1:auto_generated.address_b[1]
address_b[2] => altsyncram_9vl1:auto_generated.address_b[2]
address_b[3] => altsyncram_9vl1:auto_generated.address_b[3]
address_b[4] => altsyncram_9vl1:auto_generated.address_b[4]
address_b[5] => altsyncram_9vl1:auto_generated.address_b[5]
address_b[6] => altsyncram_9vl1:auto_generated.address_b[6]
address_b[7] => altsyncram_9vl1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9vl1:auto_generated.clock0
clock1 => altsyncram_9vl1:auto_generated.clock1
clocken0 => altsyncram_9vl1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_9vl1:auto_generated.q_b[0]
q_b[1] <= altsyncram_9vl1:auto_generated.q_b[1]
q_b[2] <= altsyncram_9vl1:auto_generated.q_b[2]
q_b[3] <= altsyncram_9vl1:auto_generated.q_b[3]
q_b[4] <= altsyncram_9vl1:auto_generated.q_b[4]
q_b[5] <= altsyncram_9vl1:auto_generated.q_b[5]
q_b[6] <= altsyncram_9vl1:auto_generated.q_b[6]
q_b[7] <= altsyncram_9vl1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|BUSMUX:101
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|BUSMUX:101|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|BUSMUX:101|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_FF:6
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|sum2:116
A[0] => C_OUT~0.IN0
A[1] => C_OUT~1.IN0
A[2] => C_OUT~2.IN0
A[3] => C_OUT~3.IN0
A[4] => C_OUT~4.IN0
A[5] => C_OUT~5.IN0
A[6] => C_OUT~6.IN0
A[7] => C_OUT~7.IN0
B[0] => C_OUT~0.IN1
B[1] => C_OUT~1.IN1
B[2] => C_OUT~2.IN1
B[3] => C_OUT~3.IN1
B[4] => C_OUT~4.IN1
B[5] => C_OUT~5.IN1
B[6] => C_OUT~6.IN1
B[7] => C_OUT~7.IN1
C[0] <= C_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C_OUT~7.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_ADD_SUB:7
dataa[0] => ~NO_FANOUT~
dataa[1] => ~NO_FANOUT~
dataa[2] => ~NO_FANOUT~
dataa[3] => ~NO_FANOUT~
dataa[4] => ~NO_FANOUT~
dataa[5] => ~NO_FANOUT~
dataa[6] => ~NO_FANOUT~
dataa[7] => ~NO_FANOUT~
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
cout <= <GND>
overflow <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|tr_string:inst6|LPM_CONSTANT:74
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|LPM_COUNTER:39
clock => cntr_b8j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_b8j:auto_generated.sload
data[0] => cntr_b8j:auto_generated.data[0]
data[1] => cntr_b8j:auto_generated.data[1]
data[2] => cntr_b8j:auto_generated.data[2]
data[3] => cntr_b8j:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
cout <= cntr_b8j:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|LPM_COUNTER:39|cntr_b8j:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|21mux:74
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5
CVBEO1_OK <= 107.DB_MAX_OUTPUT_PORT_TYPE
REC_FT => 107.CLK
REC_FT => 151.CLK
REC_FT => 157.CLK
REC_FT => LPM_COUNTER:121.clock
REC_FT => LPM_FF:68.clock
REC_FT => 183.CLK
REC_FT => 186.CLK
REC_FT => 111.CLK
REC_FT => 164.CLK
REC_FT => RAM2PORTRX:inst.clock
LAST_BYTE[0] => LPM_COMPARE:123.dataa[0]
LAST_BYTE[1] => LPM_COMPARE:123.dataa[1]
LAST_BYTE[2] => LPM_COMPARE:123.dataa[2]
LAST_BYTE[3] => LPM_COMPARE:123.dataa[3]
LAST_BYTE[4] => LPM_COMPARE:123.dataa[4]
LAST_BYTE[5] => LPM_COMPARE:123.dataa[5]
LAST_BYTE[6] => LPM_COMPARE:123.dataa[6]
LAST_BYTE[7] => LPM_COMPARE:123.dataa[7]
CVBEO1_BYTE1 <= 98.DB_MAX_OUTPUT_PORT_TYPE
REC_DATE[0] => LPM_COMPARE:50.dataa[0]
REC_DATE[0] => sum2:178.A[0]
REC_DATE[0] => RAM2PORTRX:inst.data[0]
REC_DATE[1] => LPM_COMPARE:50.dataa[1]
REC_DATE[1] => sum2:178.A[1]
REC_DATE[1] => RAM2PORTRX:inst.data[1]
REC_DATE[2] => LPM_COMPARE:50.dataa[2]
REC_DATE[2] => sum2:178.A[2]
REC_DATE[2] => RAM2PORTRX:inst.data[2]
REC_DATE[3] => LPM_COMPARE:50.dataa[3]
REC_DATE[3] => sum2:178.A[3]
REC_DATE[3] => RAM2PORTRX:inst.data[3]
REC_DATE[4] => LPM_COMPARE:50.dataa[4]
REC_DATE[4] => sum2:178.A[4]
REC_DATE[4] => RAM2PORTRX:inst.data[4]
REC_DATE[5] => LPM_COMPARE:50.dataa[5]
REC_DATE[5] => sum2:178.A[5]
REC_DATE[5] => RAM2PORTRX:inst.data[5]
REC_DATE[6] => LPM_COMPARE:50.dataa[6]
REC_DATE[6] => sum2:178.A[6]
REC_DATE[6] => RAM2PORTRX:inst.data[6]
REC_DATE[7] => LPM_COMPARE:50.dataa[7]
REC_DATE[7] => sum2:178.A[7]
REC_DATE[7] => RAM2PORTRX:inst.data[7]
REC_ADR_EN => 98.IN1
REC_ADR_EN => 153.IN0
REC_ADR_EN => LPM_COUNTER:121.sclr
REC_ADR_EN => 115.IN0
REC_ADR_EN => 145.IN0
wren <= 157.DB_MAX_OUTPUT_PORT_TYPE
REC_DATA_EN => 156.IN1
REC_DATA_EN => 153.IN1
REC_DATA_EN => LPM_COUNTER:121.clk_en
REC_DATA_EN => LPM_FF:68.enable
REC_DATA_EN => 115.IN1
REC_DATA_EN => 144.IN0
nbyte[0] <= LPM_COUNTER:121.q[0]
nbyte[1] <= LPM_COUNTER:121.q[1]
nbyte[2] <= LPM_COUNTER:121.q[2]
nbyte[3] <= LPM_COUNTER:121.q[3]
nbyte[4] <= LPM_COUNTER:121.q[4]
nbyte[5] <= LPM_COUNTER:121.q[5]
nbyte[6] <= LPM_COUNTER:121.q[6]
SUMM_CTRL[0] <= LPM_FF:68.q[0]
SUMM_CTRL[1] <= LPM_FF:68.q[1]
SUMM_CTRL[2] <= LPM_FF:68.q[2]
SUMM_CTRL[3] <= LPM_FF:68.q[3]
SUMM_CTRL[4] <= LPM_FF:68.q[4]
SUMM_CTRL[5] <= LPM_FF:68.q[5]
SUMM_CTRL[6] <= LPM_FF:68.q[6]
SUMM_CTRL[7] <= LPM_FF:68.q[7]
RXD_OK <= 183.DB_MAX_OUTPUT_PORT_TYPE
RXD_ERROR <= 186.DB_MAX_OUTPUT_PORT_TYPE
CVBEO1_ERROR <= 111.DB_MAX_OUTPUT_PORT_TYPE
TEXN <= 148.DB_MAX_OUTPUT_PORT_TYPE
na7 <= 167.DB_MAX_OUTPUT_PORT_TYPE
TST_MODE => 166.IN0
RXDATA[0] <= RAM2PORTRX:inst.q[0]
RXDATA[1] <= RAM2PORTRX:inst.q[1]
RXDATA[2] <= RAM2PORTRX:inst.q[2]
RXDATA[3] <= RAM2PORTRX:inst.q[3]
RXDATA[4] <= RAM2PORTRX:inst.q[4]
RXDATA[5] <= RAM2PORTRX:inst.q[5]
RXDATA[6] <= RAM2PORTRX:inst.q[6]
RXDATA[7] <= RAM2PORTRX:inst.q[7]
RD_ADR[0] => RAM2PORTRX:inst.rdaddress[0]
RD_ADR[1] => RAM2PORTRX:inst.rdaddress[1]
RD_ADR[2] => RAM2PORTRX:inst.rdaddress[2]
RD_ADR[3] => RAM2PORTRX:inst.rdaddress[3]
RD_ADR[4] => RAM2PORTRX:inst.rdaddress[4]
RD_ADR[5] => RAM2PORTRX:inst.rdaddress[5]
RD_ADR[6] => RAM2PORTRX:inst.rdaddress[6]
RD_ADR[7] => ~NO_FANOUT~


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|LPM_COMPARE:123
dataa[0] => cmpr_c5e:auto_generated.dataa[0]
dataa[1] => cmpr_c5e:auto_generated.dataa[1]
dataa[2] => cmpr_c5e:auto_generated.dataa[2]
dataa[3] => cmpr_c5e:auto_generated.dataa[3]
dataa[4] => cmpr_c5e:auto_generated.dataa[4]
dataa[5] => cmpr_c5e:auto_generated.dataa[5]
dataa[6] => cmpr_c5e:auto_generated.dataa[6]
dataa[7] => cmpr_c5e:auto_generated.dataa[7]
datab[0] => cmpr_c5e:auto_generated.datab[0]
datab[1] => cmpr_c5e:auto_generated.datab[1]
datab[2] => cmpr_c5e:auto_generated.datab[2]
datab[3] => cmpr_c5e:auto_generated.datab[3]
datab[4] => cmpr_c5e:auto_generated.datab[4]
datab[5] => cmpr_c5e:auto_generated.datab[5]
datab[6] => cmpr_c5e:auto_generated.datab[6]
datab[7] => cmpr_c5e:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_c5e:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_c5e:auto_generated.ageb


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|LPM_COMPARE:123|cmpr_c5e:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|LPM_COUNTER:121
clock => cntr_sfj:auto_generated.clock
clk_en => cntr_sfj:auto_generated.clk_en
cnt_en => cntr_sfj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_sfj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_sfj:auto_generated.q[0]
q[1] <= cntr_sfj:auto_generated.q[1]
q[2] <= cntr_sfj:auto_generated.q[2]
q[3] <= cntr_sfj:auto_generated.q[3]
q[4] <= cntr_sfj:auto_generated.q[4]
q[5] <= cntr_sfj:auto_generated.q[5]
q[6] <= cntr_sfj:auto_generated.q[6]
q[7] <= cntr_sfj:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|LPM_COUNTER:121|cntr_sfj:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|LPM_COMPARE:50
dataa[0] => cmpr_tnd:auto_generated.dataa[0]
dataa[1] => cmpr_tnd:auto_generated.dataa[1]
dataa[2] => cmpr_tnd:auto_generated.dataa[2]
dataa[3] => cmpr_tnd:auto_generated.dataa[3]
dataa[4] => cmpr_tnd:auto_generated.dataa[4]
dataa[5] => cmpr_tnd:auto_generated.dataa[5]
dataa[6] => cmpr_tnd:auto_generated.dataa[6]
dataa[7] => cmpr_tnd:auto_generated.dataa[7]
datab[0] => cmpr_tnd:auto_generated.datab[0]
datab[1] => cmpr_tnd:auto_generated.datab[1]
datab[2] => cmpr_tnd:auto_generated.datab[2]
datab[3] => cmpr_tnd:auto_generated.datab[3]
datab[4] => cmpr_tnd:auto_generated.datab[4]
datab[5] => cmpr_tnd:auto_generated.datab[5]
datab[6] => cmpr_tnd:auto_generated.datab[6]
datab[7] => cmpr_tnd:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tnd:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|LPM_COMPARE:50|cmpr_tnd:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|LPM_CONSTANT:47
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|LPM_COMPARE:70
dataa[0] => cmpr_tnd:auto_generated.dataa[0]
dataa[1] => cmpr_tnd:auto_generated.dataa[1]
dataa[2] => cmpr_tnd:auto_generated.dataa[2]
dataa[3] => cmpr_tnd:auto_generated.dataa[3]
dataa[4] => cmpr_tnd:auto_generated.dataa[4]
dataa[5] => cmpr_tnd:auto_generated.dataa[5]
dataa[6] => cmpr_tnd:auto_generated.dataa[6]
dataa[7] => cmpr_tnd:auto_generated.dataa[7]
datab[0] => cmpr_tnd:auto_generated.datab[0]
datab[1] => cmpr_tnd:auto_generated.datab[1]
datab[2] => cmpr_tnd:auto_generated.datab[2]
datab[3] => cmpr_tnd:auto_generated.datab[3]
datab[4] => cmpr_tnd:auto_generated.datab[4]
datab[5] => cmpr_tnd:auto_generated.datab[5]
datab[6] => cmpr_tnd:auto_generated.datab[6]
datab[7] => cmpr_tnd:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tnd:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|LPM_COMPARE:70|cmpr_tnd:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|LPM_CONSTANT:71
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|LPM_FF:68
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|sum2:178
A[0] => C_OUT~0.IN0
A[1] => C_OUT~1.IN0
A[2] => C_OUT~2.IN0
A[3] => C_OUT~3.IN0
A[4] => C_OUT~4.IN0
A[5] => C_OUT~5.IN0
A[6] => C_OUT~6.IN0
A[7] => C_OUT~7.IN0
B[0] => C_OUT~0.IN1
B[1] => C_OUT~1.IN1
B[2] => C_OUT~2.IN1
B[3] => C_OUT~3.IN1
B[4] => C_OUT~4.IN1
B[5] => C_OUT~5.IN1
B[6] => C_OUT~6.IN1
B[7] => C_OUT~7.IN1
C[0] <= C_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C_OUT~7.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|BUSMUX:114
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|BUSMUX:114|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|BUSMUX:114|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|RAM2PORTRX:inst
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|RAM2PORTRX:inst|altsyncram:altsyncram_component
wren_a => altsyncram_mqe1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mqe1:auto_generated.data_a[0]
data_a[1] => altsyncram_mqe1:auto_generated.data_a[1]
data_a[2] => altsyncram_mqe1:auto_generated.data_a[2]
data_a[3] => altsyncram_mqe1:auto_generated.data_a[3]
data_a[4] => altsyncram_mqe1:auto_generated.data_a[4]
data_a[5] => altsyncram_mqe1:auto_generated.data_a[5]
data_a[6] => altsyncram_mqe1:auto_generated.data_a[6]
data_a[7] => altsyncram_mqe1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_mqe1:auto_generated.address_a[0]
address_a[1] => altsyncram_mqe1:auto_generated.address_a[1]
address_a[2] => altsyncram_mqe1:auto_generated.address_a[2]
address_a[3] => altsyncram_mqe1:auto_generated.address_a[3]
address_a[4] => altsyncram_mqe1:auto_generated.address_a[4]
address_a[5] => altsyncram_mqe1:auto_generated.address_a[5]
address_a[6] => altsyncram_mqe1:auto_generated.address_a[6]
address_a[7] => altsyncram_mqe1:auto_generated.address_a[7]
address_b[0] => altsyncram_mqe1:auto_generated.address_b[0]
address_b[1] => altsyncram_mqe1:auto_generated.address_b[1]
address_b[2] => altsyncram_mqe1:auto_generated.address_b[2]
address_b[3] => altsyncram_mqe1:auto_generated.address_b[3]
address_b[4] => altsyncram_mqe1:auto_generated.address_b[4]
address_b[5] => altsyncram_mqe1:auto_generated.address_b[5]
address_b[6] => altsyncram_mqe1:auto_generated.address_b[6]
address_b[7] => altsyncram_mqe1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mqe1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_mqe1:auto_generated.q_b[0]
q_b[1] <= altsyncram_mqe1:auto_generated.q_b[1]
q_b[2] <= altsyncram_mqe1:auto_generated.q_b[2]
q_b[3] <= altsyncram_mqe1:auto_generated.q_b[3]
q_b[4] <= altsyncram_mqe1:auto_generated.q_b[4]
q_b[5] <= altsyncram_mqe1:auto_generated.q_b[5]
q_b[6] <= altsyncram_mqe1:auto_generated.q_b[6]
q_b[7] <= altsyncram_mqe1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|RAM2PORTRX:inst|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_string:inst5|LPM_ADD_SUB:69
dataa[0] => ~NO_FANOUT~
dataa[1] => ~NO_FANOUT~
dataa[2] => ~NO_FANOUT~
dataa[3] => ~NO_FANOUT~
dataa[4] => ~NO_FANOUT~
dataa[5] => ~NO_FANOUT~
dataa[6] => ~NO_FANOUT~
dataa[7] => ~NO_FANOUT~
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
cout <= <GND>
overflow <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_byte_me_108:90
REC_DATA_EN <= 54.DB_MAX_OUTPUT_PORT_TYPE
REC_FT <= 21.DB_MAX_OUTPUT_PORT_TYPE
MAIN_A[0] <= LPM_COUNTER:66.q[0]
MAIN_A[1] <= LPM_COUNTER:66.q[1]
MAIN_A[2] <= LPM_COUNTER:66.q[2]
MAIN_A[3] <= LPM_COUNTER:66.q[3]
MAIN_CLK => LPM_COUNTER:66.clock
MAIN_CLK => mod5_bin:49.CLOCK
REC_BYTE_START <= 42.DB_MAX_OUTPUT_PORT_TYPE
REC_BYTE_END <= 38.DB_MAX_OUTPUT_PORT_TYPE
RXD => 22.DATAIN
RXD => 23.IN0
RXD => mod5_bin:49.BIN_IN
REC_ENABLE <= 31.DB_MAX_OUTPUT_PORT_TYPE
RECDATE_EN <= 43.DB_MAX_OUTPUT_PORT_TYPE
out_mod5_bin <= mod5_bin:49.BIN_OUT
REC_ADR_EN <= LPM_FF:55.q[9]
REC_DATE[0] <= LPM_FF:55.q[1]
REC_DATE[1] <= LPM_FF:55.q[2]
REC_DATE[2] <= LPM_FF:55.q[3]
REC_DATE[3] <= LPM_FF:55.q[4]
REC_DATE[4] <= LPM_FF:55.q[5]
REC_DATE[5] <= LPM_FF:55.q[6]
REC_DATE[6] <= LPM_FF:55.q[7]
REC_DATE[7] <= LPM_FF:55.q[8]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_byte_me_108:90|LPM_FF:55
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_byte_me_108:90|LPM_COUNTER:66
clock => cntr_oah:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_oah:auto_generated.q[0]
q[1] <= cntr_oah:auto_generated.q[1]
q[2] <= cntr_oah:auto_generated.q[2]
q[3] <= cntr_oah:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_byte_me_108:90|LPM_COUNTER:66|cntr_oah:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_byte_me_108:90|LPM_COUNTER:26
clock => cntr_97k:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_97k:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => cntr_97k:auto_generated.cin
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
cout <= cntr_97k:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_byte_me_108:90|LPM_COUNTER:26|cntr_97k:auto_generated
cin => time_to_clear.IN1
cin => counter_comb_bita0.CIN
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_byte_me_108:90|LPM_COUNTER:25
clock => cntr_2kk:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_2kk:auto_generated.sload
data[0] => cntr_2kk:auto_generated.data[0]
data[1] => cntr_2kk:auto_generated.data[1]
data[2] => cntr_2kk:auto_generated.data[2]
data[3] => cntr_2kk:auto_generated.data[3]
data[4] => cntr_2kk:auto_generated.data[4]
data[5] => cntr_2kk:auto_generated.data[5]
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
cout <= cntr_2kk:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_byte_me_108:90|LPM_COUNTER:25|cntr_2kk:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_byte_me_108:90|LPM_CONSTANT:27
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_byte_me_108:90|LPM_SHIFTREG:28
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_byte_me_108:90|mod5_bin:49
BIN_OUT <= 11.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 11.CLK
CLOCK => LPM_SHIFTREG:8.clock
BIN_IN => LPM_SHIFTREG:8.shiftin
S0[0] <= 4.DB_MAX_OUTPUT_PORT_TYPE
S0[1] <= 6.DB_MAX_OUTPUT_PORT_TYPE
S1[0] <= 5.DB_MAX_OUTPUT_PORT_TYPE
S1[1] <= 7.DB_MAX_OUTPUT_PORT_TYPE
BIN_OUT_notdff <= LPM_ADD_SUB:3.cout


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_byte_me_108:90|mod5_bin:49|LPM_ADD_SUB:3
dataa[0] => add_sub_pbc:auto_generated.dataa[0]
dataa[1] => add_sub_pbc:auto_generated.dataa[1]
datab[0] => add_sub_pbc:auto_generated.datab[0]
datab[1] => add_sub_pbc:auto_generated.datab[1]
cin => add_sub_pbc:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= <GND>
result[1] <= <GND>
cout <= add_sub_pbc:auto_generated.cout
overflow <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_byte_me_108:90|mod5_bin:49|LPM_ADD_SUB:3|add_sub_pbc:auto_generated
cin => sum_eqn[0].IN1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|rec_byte_me_108:90|mod5_bin:49|LPM_SHIFTREG:8
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|21mux:73
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|afalina_tvk|AduC842:AduC|rs485_af:inst9|me_108_rs_flags0:130
NEW_D_OK <= 98.DB_MAX_OUTPUT_PORT_TYPE
CPU_CLK => 98.CLK
CPU_CLK => 99.CLK
CPU_RD => 11.CLK
CPU_RD => 32.CLK
CPU_RD => 80.IN0
CPU_RD => 77.IN0
CS => 11.ENA
CS => 32.ENA
CS => 78.IN0
CS => 76.IN0
COM_CLK => 70.CLK
COM_CLK => 87.CLK
COM_CLK => LPM_COUNTER:59.clock
COM_CLK => LPM_COUNTER:83.clock
COM_CLK => LPM_COUNTER:79.clock
COM_CLK => LPM_COUNTER:75.clock
RXD_OK => 70.ENA
RXD_OK => 63.IN0
RXD_OK => LPM_COUNTER:75.clk_en
RXD_ERROR => 87.ENA
RXD_ERROR => 63.IN1
RXD_ERROR => LPM_COUNTER:79.clk_en
NEW_D_ER <= 99.DB_MAX_OUTPUT_PORT_TYPE
NOT_RS <= NOT1.DB_MAX_OUTPUT_PORT_TYPE
ER_TIMER[0] => LPM_COUNTER:55.data[0]
ER_TIMER[1] => LPM_COUNTER:55.data[1]
ER_TIMER[2] => LPM_COUNTER:55.data[2]
ER_TIMER[3] => LPM_COUNTER:55.data[3]
ER_TIMER[4] => LPM_COUNTER:55.data[4]
ER_TIMER[5] => LPM_COUNTER:55.data[5]
ER_TIMER[6] => LPM_COUNTER:55.data[6]
ER_TIMER[7] => LPM_COUNTER:55.data[7]
ER_CNT[0] <= LPM_COUNTER:79.q[0]
ER_CNT[1] <= LPM_COUNTER:79.q[1]
ER_CNT[2] <= LPM_COUNTER:79.q[2]
ER_CNT[3] <= LPM_COUNTER:79.q[3]
ER_CNT[4] <= LPM_COUNTER:79.q[4]
ER_CNT[5] <= LPM_COUNTER:79.q[5]
ER_CNT[6] <= LPM_COUNTER:79.q[6]
ER_CNT[7] <= LPM_COUNTER:79.q[7]
OK_CNT[0] <= LPM_COUNTER:75.q[0]
OK_CNT[1] <= LPM_COUNTER:75.q[1]
OK_CNT[2] <= LPM_COUNTER:75.q[2]
OK_CNT[3] <= LPM_COUNTER:75.q[3]
OK_CNT[4] <= LPM_COUNTER:75.q[4]
OK_CNT[5] <= LPM_COUNTER:75.q[5]
OK_CNT[6] <= LPM_COUNTER:75.q[6]
OK_CNT[7] <= LPM_COUNTER:75.q[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|me_108_rs_flags0:130|LPM_COUNTER:55
clock => cntr_h7l:auto_generated.clock
clk_en => cntr_h7l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => cntr_h7l:auto_generated.aset
aconst => ~NO_FANOUT~
aload => cntr_h7l:auto_generated.aload
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => cntr_h7l:auto_generated.data[0]
data[1] => cntr_h7l:auto_generated.data[1]
data[2] => cntr_h7l:auto_generated.data[2]
data[3] => cntr_h7l:auto_generated.data[3]
data[4] => cntr_h7l:auto_generated.data[4]
data[5] => cntr_h7l:auto_generated.data[5]
data[6] => cntr_h7l:auto_generated.data[6]
data[7] => cntr_h7l:auto_generated.data[7]
data[8] => cntr_h7l:auto_generated.data[8]
cin => ~NO_FANOUT~
q[0] <= cntr_h7l:auto_generated.q[0]
q[1] <= cntr_h7l:auto_generated.q[1]
q[2] <= cntr_h7l:auto_generated.q[2]
q[3] <= cntr_h7l:auto_generated.q[3]
q[4] <= cntr_h7l:auto_generated.q[4]
q[5] <= cntr_h7l:auto_generated.q[5]
q[6] <= cntr_h7l:auto_generated.q[6]
q[7] <= cntr_h7l:auto_generated.q[7]
q[8] <= cntr_h7l:auto_generated.q[8]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|me_108_rs_flags0:130|LPM_COUNTER:55|cntr_h7l:auto_generated
aload => aclr_actual.IN1
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= safe_q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= safe_q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= safe_q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= safe_q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= safe_q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= safe_q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= safe_q[8].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|me_108_rs_flags0:130|LPM_COUNTER:59
clock => cntr_35k:auto_generated.clock
clk_en => cntr_35k:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_35k:auto_generated.q[0]
q[1] <= cntr_35k:auto_generated.q[1]
q[2] <= cntr_35k:auto_generated.q[2]
q[3] <= cntr_35k:auto_generated.q[3]
q[4] <= cntr_35k:auto_generated.q[4]
q[5] <= cntr_35k:auto_generated.q[5]
q[6] <= cntr_35k:auto_generated.q[6]
q[7] <= cntr_35k:auto_generated.q[7]
q[8] <= cntr_35k:auto_generated.q[8]
q[9] <= cntr_35k:auto_generated.q[9]
q[10] <= cntr_35k:auto_generated.q[10]
q[11] <= cntr_35k:auto_generated.q[11]
q[12] <= cntr_35k:auto_generated.q[12]
q[13] <= cntr_35k:auto_generated.q[13]
q[14] <= cntr_35k:auto_generated.q[14]
q[15] <= cntr_35k:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|me_108_rs_flags0:130|LPM_COUNTER:59|cntr_35k:auto_generated
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|me_108_rs_flags0:130|LPM_COUNTER:83
clock => cntr_mkj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
cout <= cntr_mkj:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|me_108_rs_flags0:130|LPM_COUNTER:83|cntr_mkj:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|me_108_rs_flags0:130|LPM_COUNTER:79
clock => cntr_jqi:auto_generated.clock
clk_en => cntr_jqi:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_jqi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_jqi:auto_generated.q[0]
q[1] <= cntr_jqi:auto_generated.q[1]
q[2] <= cntr_jqi:auto_generated.q[2]
q[3] <= cntr_jqi:auto_generated.q[3]
q[4] <= cntr_jqi:auto_generated.q[4]
q[5] <= cntr_jqi:auto_generated.q[5]
q[6] <= cntr_jqi:auto_generated.q[6]
q[7] <= cntr_jqi:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|me_108_rs_flags0:130|LPM_COUNTER:79|cntr_jqi:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|me_108_rs_flags0:130|LPM_COUNTER:75
clock => cntr_jqi:auto_generated.clock
clk_en => cntr_jqi:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_jqi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_jqi:auto_generated.q[0]
q[1] <= cntr_jqi:auto_generated.q[1]
q[2] <= cntr_jqi:auto_generated.q[2]
q[3] <= cntr_jqi:auto_generated.q[3]
q[4] <= cntr_jqi:auto_generated.q[4]
q[5] <= cntr_jqi:auto_generated.q[5]
q[6] <= cntr_jqi:auto_generated.q[6]
q[7] <= cntr_jqi:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|afalina_tvk|AduC842:AduC|rs485_af:inst9|me_108_rs_flags0:130|LPM_COUNTER:75|cntr_jqi:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:125
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:125|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:125|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:135
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:135|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:135|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:133
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:133|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:133|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:132
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:132|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:132|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:134
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:134|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:134|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:136
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:136|lpm_mux:$00000
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[0][5] => mux_5qc:auto_generated.data[5]
data[0][6] => mux_5qc:auto_generated.data[6]
data[0][7] => mux_5qc:auto_generated.data[7]
data[1][0] => mux_5qc:auto_generated.data[8]
data[1][1] => mux_5qc:auto_generated.data[9]
data[1][2] => mux_5qc:auto_generated.data[10]
data[1][3] => mux_5qc:auto_generated.data[11]
data[1][4] => mux_5qc:auto_generated.data[12]
data[1][5] => mux_5qc:auto_generated.data[13]
data[1][6] => mux_5qc:auto_generated.data[14]
data[1][7] => mux_5qc:auto_generated.data[15]
sel[0] => mux_5qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]
result[5] <= mux_5qc:auto_generated.result[5]
result[6] <= mux_5qc:auto_generated.result[6]
result[7] <= mux_5qc:auto_generated.result[7]


|afalina_tvk|AduC842:AduC|rs485_af:inst9|BUSMUX:136|lpm_mux:$00000|mux_5qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|LPM_CONSTANT:142
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|LPM_CONSTANT:143
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|LPM_CONSTANT:144
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|AduC842:AduC|rs485_af:inst9|LPM_CONSTANT:99
result[0] <= result[0]~3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~0.DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|test_lvds_cnt:test_lvds
CLK => cnt[10].CLK
CLK => cnt[9].CLK
CLK => cnt[8].CLK
CLK => cnt[7].CLK
CLK => cnt[6].CLK
CLK => cnt[5].CLK
CLK => cnt[4].CLK
CLK => cnt[3].CLK
CLK => cnt[2].CLK
CLK => cnt[1].CLK
CLK => cnt[0].CLK
CLK => cnta[11].CLK
CLK => cnta[10].CLK
CLK => cnta[9].CLK
CLK => cnta[8].CLK
CLK => cnta[7].CLK
CLK => cnta[6].CLK
CLK => cnta[5].CLK
CLK => cnta[4].CLK
CLK => cnta[3].CLK
CLK => cnta[2].CLK
CLK => cnta[1].CLK
CLK => cnta[0].CLK
CLK => test_lvds[11].CLK
CLK => test_lvds[10].CLK
CLK => test_lvds[9].CLK
CLK => test_lvds[8].CLK
CLK => test_lvds[7].CLK
CLK => test_lvds[6].CLK
CLK => test_lvds[5].CLK
CLK => test_lvds[4].CLK
CLK => test_lvds[3].CLK
CLK => test_lvds[2].CLK
CLK => test_lvds[1].CLK
CLK => test_lvds[0].CLK
CNT_EN => test_lvds~103.OUTPUTSELECT
CNT_EN => test_lvds~102.OUTPUTSELECT
CNT_EN => test_lvds~101.OUTPUTSELECT
CNT_EN => test_lvds~100.OUTPUTSELECT
CNT_EN => test_lvds~99.OUTPUTSELECT
CNT_EN => test_lvds~98.OUTPUTSELECT
CNT_EN => test_lvds~97.OUTPUTSELECT
CNT_EN => test_lvds~96.OUTPUTSELECT
CNT_EN => test_lvds~95.OUTPUTSELECT
CNT_EN => test_lvds~94.OUTPUTSELECT
CNT_EN => test_lvds~93.OUTPUTSELECT
CNT_EN => test_lvds~92.OUTPUTSELECT
CNT_EN => cnta~23.OUTPUTSELECT
CNT_EN => cnta~22.OUTPUTSELECT
CNT_EN => cnta~21.OUTPUTSELECT
CNT_EN => cnta~20.OUTPUTSELECT
CNT_EN => cnta~19.OUTPUTSELECT
CNT_EN => cnta~18.OUTPUTSELECT
CNT_EN => cnta~17.OUTPUTSELECT
CNT_EN => cnta~16.OUTPUTSELECT
CNT_EN => cnta~15.OUTPUTSELECT
CNT_EN => cnta~14.OUTPUTSELECT
CNT_EN => cnta~13.OUTPUTSELECT
CNT_EN => cnta~12.OUTPUTSELECT
CNT_EN => cnt~21.OUTPUTSELECT
CNT_EN => cnt~20.OUTPUTSELECT
CNT_EN => cnt~19.OUTPUTSELECT
CNT_EN => cnt~18.OUTPUTSELECT
CNT_EN => cnt~17.OUTPUTSELECT
CNT_EN => cnt~16.OUTPUTSELECT
CNT_EN => cnt~15.OUTPUTSELECT
CNT_EN => cnt~14.OUTPUTSELECT
CNT_EN => cnt~13.OUTPUTSELECT
CNT_EN => cnt~12.OUTPUTSELECT
CNT_EN => cnt~11.OUTPUTSELECT
RESET => test_lvds~115.OUTPUTSELECT
RESET => test_lvds~114.OUTPUTSELECT
RESET => test_lvds~113.OUTPUTSELECT
RESET => test_lvds~112.OUTPUTSELECT
RESET => test_lvds~111.OUTPUTSELECT
RESET => test_lvds~110.OUTPUTSELECT
RESET => test_lvds~109.OUTPUTSELECT
RESET => test_lvds~108.OUTPUTSELECT
RESET => test_lvds~107.OUTPUTSELECT
RESET => test_lvds~106.OUTPUTSELECT
RESET => test_lvds~105.OUTPUTSELECT
RESET => test_lvds~104.OUTPUTSELECT
RESET => cnt~32.OUTPUTSELECT
RESET => cnt~31.OUTPUTSELECT
RESET => cnt~30.OUTPUTSELECT
RESET => cnt~29.OUTPUTSELECT
RESET => cnt~28.OUTPUTSELECT
RESET => cnt~27.OUTPUTSELECT
RESET => cnt~26.OUTPUTSELECT
RESET => cnt~25.OUTPUTSELECT
RESET => cnt~24.OUTPUTSELECT
RESET => cnt~23.OUTPUTSELECT
RESET => cnt~22.OUTPUTSELECT
RESET => cnta[0].ENA
RESET => cnta[1].ENA
RESET => cnta[2].ENA
RESET => cnta[3].ENA
RESET => cnta[4].ENA
RESET => cnta[5].ENA
RESET => cnta[6].ENA
RESET => cnta[7].ENA
RESET => cnta[8].ENA
RESET => cnta[9].ENA
RESET => cnta[10].ENA
RESET => cnta[11].ENA
CHOICE_CCD => test_lvds~24.OUTPUTSELECT
CHOICE_CCD => test_lvds~25.OUTPUTSELECT
CHOICE_CCD => test_lvds~26.OUTPUTSELECT
CHOICE_CCD => test_lvds~27.OUTPUTSELECT
CHOICE_CCD => test_lvds~28.OUTPUTSELECT
CHOICE_CCD => test_lvds~29.OUTPUTSELECT
CHOICE_CCD => test_lvds~30.OUTPUTSELECT
CHOICE_CCD => test_lvds~31.OUTPUTSELECT
CHOICE_CCD => test_lvds~32.OUTPUTSELECT
CHOICE_CCD => test_lvds~33.OUTPUTSELECT
CHOICE_CCD => test_lvds~34.OUTPUTSELECT
CHOICE_CCD => test_lvds~35.OUTPUTSELECT
CHOICE_CCD => test_lvds~67.OUTPUTSELECT
CHOICE_CCD => test_lvds~66.OUTPUTSELECT
CHOICE_CCD => test_lvds~65.OUTPUTSELECT
CHOICE_CCD => test_lvds~64.OUTPUTSELECT
CHOICE_CCD => test_lvds~63.OUTPUTSELECT
CHOICE_CCD => test_lvds~62.OUTPUTSELECT
CHOICE_CCD => test_lvds~61.OUTPUTSELECT
CHOICE_CCD => test_lvds~60.OUTPUTSELECT
CHOICE_CCD => test_lvds~59.OUTPUTSELECT
CHOICE_CCD => test_lvds~58.OUTPUTSELECT
MODE_CCD => test_lvds~79.OUTPUTSELECT
MODE_CCD => test_lvds~78.OUTPUTSELECT
MODE_CCD => test_lvds~77.OUTPUTSELECT
MODE_CCD => test_lvds~76.OUTPUTSELECT
MODE_CCD => test_lvds~75.OUTPUTSELECT
MODE_CCD => test_lvds~74.OUTPUTSELECT
MODE_CCD => test_lvds~73.OUTPUTSELECT
MODE_CCD => test_lvds~72.OUTPUTSELECT
MODE_CCD => test_lvds~71.OUTPUTSELECT
MODE_CCD => test_lvds~70.OUTPUTSELECT
MODE_CCD => test_lvds~69.OUTPUTSELECT
MODE_CCD => test_lvds~68.OUTPUTSELECT
MODE_CCD => test_lvds~91.OUTPUTSELECT
MODE_CCD => test_lvds~90.OUTPUTSELECT
MODE_CCD => test_lvds~89.OUTPUTSELECT
MODE_CCD => test_lvds~88.OUTPUTSELECT
MODE_CCD => test_lvds~87.OUTPUTSELECT
MODE_CCD => test_lvds~86.OUTPUTSELECT
MODE_CCD => test_lvds~85.OUTPUTSELECT
MODE_CCD => test_lvds~84.OUTPUTSELECT
MODE_CCD => test_lvds~83.OUTPUTSELECT
MODE_CCD => test_lvds~82.OUTPUTSELECT
MODE_CCD => test_lvds~81.OUTPUTSELECT
MODE_CCD => test_lvds~80.OUTPUTSELECT
X[0] => Add2.IN20
X[1] => Add2.IN19
X[2] => Add2.IN18
X[3] => Add2.IN17
X[4] => Add2.IN16
X[5] => Add2.IN15
X[6] => Add2.IN14
X[7] => Add2.IN13
X[8] => Add2.IN12
X[9] => Add4.IN20
X[9] => Add2.IN11
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
Y[0] => Add3.IN10
Y[0] => LessThan6.IN24
Y[0] => LessThan5.IN24
Y[0] => LessThan4.IN24
Y[0] => LessThan3.IN24
Y[0] => LessThan2.IN24
Y[0] => LessThan1.IN24
Y[0] => Equal0.IN25
Y[1] => Add3.IN9
Y[1] => LessThan6.IN23
Y[1] => LessThan5.IN23
Y[1] => LessThan4.IN23
Y[1] => LessThan3.IN23
Y[1] => LessThan2.IN23
Y[1] => LessThan1.IN23
Y[1] => Equal0.IN24
Y[2] => Add3.IN8
Y[2] => LessThan6.IN22
Y[2] => LessThan5.IN22
Y[2] => LessThan4.IN22
Y[2] => LessThan3.IN22
Y[2] => LessThan2.IN22
Y[2] => LessThan1.IN22
Y[2] => Equal0.IN23
Y[3] => Add3.IN7
Y[3] => LessThan6.IN21
Y[3] => LessThan5.IN21
Y[3] => LessThan4.IN21
Y[3] => LessThan3.IN21
Y[3] => LessThan2.IN21
Y[3] => LessThan1.IN21
Y[3] => Equal0.IN22
Y[4] => Add3.IN6
Y[4] => LessThan6.IN20
Y[4] => LessThan5.IN20
Y[4] => LessThan4.IN20
Y[4] => LessThan3.IN20
Y[4] => LessThan2.IN20
Y[4] => LessThan1.IN20
Y[4] => Equal0.IN21
Y[5] => Add3.IN5
Y[5] => LessThan6.IN19
Y[5] => LessThan5.IN19
Y[5] => LessThan4.IN19
Y[5] => LessThan3.IN19
Y[5] => LessThan2.IN19
Y[5] => LessThan1.IN19
Y[5] => Equal0.IN20
Y[6] => Add3.IN4
Y[6] => LessThan6.IN18
Y[6] => LessThan5.IN18
Y[6] => LessThan4.IN18
Y[6] => LessThan3.IN18
Y[6] => LessThan2.IN18
Y[6] => LessThan1.IN18
Y[6] => Equal0.IN19
Y[7] => Add3.IN3
Y[7] => LessThan6.IN17
Y[7] => LessThan5.IN17
Y[7] => LessThan4.IN17
Y[7] => LessThan3.IN17
Y[7] => LessThan2.IN17
Y[7] => LessThan1.IN17
Y[7] => Equal0.IN18
Y[8] => Add3.IN2
Y[8] => LessThan6.IN16
Y[8] => LessThan5.IN16
Y[8] => LessThan4.IN16
Y[8] => LessThan3.IN16
Y[8] => LessThan2.IN16
Y[8] => LessThan1.IN16
Y[8] => Equal0.IN17
Y[9] => Add3.IN1
Y[9] => LessThan6.IN15
Y[9] => LessThan5.IN15
Y[9] => LessThan4.IN15
Y[9] => LessThan3.IN15
Y[9] => LessThan2.IN15
Y[9] => LessThan1.IN15
Y[9] => Equal0.IN16
Y[10] => LessThan6.IN14
Y[10] => LessThan5.IN14
Y[10] => LessThan4.IN14
Y[10] => LessThan3.IN14
Y[10] => LessThan2.IN14
Y[10] => LessThan1.IN14
Y[10] => Equal0.IN15
Y[11] => LessThan6.IN13
Y[11] => LessThan5.IN13
Y[11] => LessThan4.IN13
Y[11] => LessThan3.IN13
Y[11] => LessThan2.IN13
Y[11] => LessThan1.IN13
Y[11] => Equal0.IN14
test[0] <= test_lvds[0].DB_MAX_OUTPUT_PORT_TYPE
test[1] <= test_lvds[1].DB_MAX_OUTPUT_PORT_TYPE
test[2] <= test_lvds[2].DB_MAX_OUTPUT_PORT_TYPE
test[3] <= test_lvds[3].DB_MAX_OUTPUT_PORT_TYPE
test[4] <= test_lvds[4].DB_MAX_OUTPUT_PORT_TYPE
test[5] <= test_lvds[5].DB_MAX_OUTPUT_PORT_TYPE
test[6] <= test_lvds[6].DB_MAX_OUTPUT_PORT_TYPE
test[7] <= test_lvds[7].DB_MAX_OUTPUT_PORT_TYPE
test[8] <= test_lvds[8].DB_MAX_OUTPUT_PORT_TYPE
test[9] <= test_lvds[9].DB_MAX_OUTPUT_PORT_TYPE
test[10] <= test_lvds[10].DB_MAX_OUTPUT_PORT_TYPE
test[11] <= test_lvds[11].DB_MAX_OUTPUT_PORT_TYPE


|afalina_tvk|EOP_CONTROL:EOP_CTRL
CLK => BR~reg0.CLK
CLK => PH~reg0.CLK
CLK => EOP_ON~reg0.CLK
RESET => EOP_ON~2.OUTPUTSELECT
RESET => PH~4.OUTPUTSELECT
RESET => BR~2.OUTPUTSELECT
CONTROL[0] => EOP_ON~0.DATAB
CONTROL[1] => PH~2.OUTPUTSELECT
CONTROL[1] => BR~0.OUTPUTSELECT
CONTROL[1] => PH~3.OUTPUTSELECT
CONTROL[1] => BR~1.OUTPUTSELECT
CONTROL[2] => ~NO_FANOUT~
CONTROL[3] => ~NO_FANOUT~
CONTROL[4] => ~NO_FANOUT~
CONTROL[5] => ~NO_FANOUT~
CONTROL[6] => ~NO_FANOUT~
CONTROL[7] => ~NO_FANOUT~
OPEN_VL => EOP_ON~1.OUTPUTSELECT
OPEN_VL => EOP_ON~0.OUTPUTSELECT
OPEN_VL => PH~1.OUTPUTSELECT
OPEN_VL => BR~0.DATAB
CLOSE_VL => PH~0.OUTPUTSELECT
CLOSE_VL => BR~1.DATAB
EOP_ON <= EOP_ON~reg0.DB_MAX_OUTPUT_PORT_TYPE
BR <= BR~reg0.DB_MAX_OUTPUT_PORT_TYPE
PH <= PH~reg0.DB_MAX_OUTPUT_PORT_TYPE


