--
-- VHDL Architecture ece411.zext8.untitled
--
-- Created:
--          by - ravi7.ews (linux-a1.ews.illinois.edu)
--          at - 04:04:09 03/16/14
--
-- using Mentor Graphics HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY zext8 IS
   PORT( 
      CLK     : IN     std_logic;
      RESET_L : IN     STD_LOGIC;
      sig6    : IN     LC3b_word;
      sig7    : OUT    LC3b_word
   );

-- Declarations

END zext8 ;

--
ARCHITECTURE untitled OF zext8 IS
BEGIN
END ARCHITECTURE untitled;

