
f303_lsm6dsr.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d24  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08004ec4  08004ec4  00014ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f90  08004f90  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004f90  08004f90  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004f90  08004f90  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f90  08004f90  00014f90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004f94  08004f94  00014f94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004f98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000518  20000070  08005008  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000588  08005008  00020588  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018a17  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001e01  00000000  00000000  00038ab7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001450  00000000  00000000  0003a8b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001388  00000000  00000000  0003bd08  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020dc5  00000000  00000000  0003d090  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bbaf  00000000  00000000  0005de55  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c93dd  00000000  00000000  00069a04  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00132de1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a00  00000000  00000000  00132e5c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004eac 	.word	0x08004eac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08004eac 	.word	0x08004eac

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <lsm6dsr_read_data_polling>:
static void platform_delay(uint32_t ms);
static void platform_init(void);

/* Main Example --------------------------------------------------------------*/
void lsm6dsr_read_data_polling(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b086      	sub	sp, #24
 8000294:	af02      	add	r7, sp, #8
  stmdev_ctx_t dev_ctx;
  /* Initialize mems driver interface */
  dev_ctx.write_reg = platform_write;
 8000296:	4b9c      	ldr	r3, [pc, #624]	; (8000508 <lsm6dsr_read_data_polling+0x278>)
 8000298:	607b      	str	r3, [r7, #4]
  dev_ctx.read_reg = platform_read;
 800029a:	4b9c      	ldr	r3, [pc, #624]	; (800050c <lsm6dsr_read_data_polling+0x27c>)
 800029c:	60bb      	str	r3, [r7, #8]
  dev_ctx.handle = &SENSOR_BUS;
 800029e:	4b9c      	ldr	r3, [pc, #624]	; (8000510 <lsm6dsr_read_data_polling+0x280>)
 80002a0:	60fb      	str	r3, [r7, #12]
  /* Init test platform */
  platform_init();
 80002a2:	f000 f9a8 	bl	80005f6 <platform_init>
  /* Wait sensor boot time */
  platform_delay(BOOT_TIME);
 80002a6:	200a      	movs	r0, #10
 80002a8:	f000 f99a 	bl	80005e0 <platform_delay>
  /* Check device ID */
  lsm6dsr_device_id_get(&dev_ctx, &whoamI);
 80002ac:	1d3b      	adds	r3, r7, #4
 80002ae:	4999      	ldr	r1, [pc, #612]	; (8000514 <lsm6dsr_read_data_polling+0x284>)
 80002b0:	4618      	mov	r0, r3
 80002b2:	f000 fdb7 	bl	8000e24 <lsm6dsr_device_id_get>

  if (whoamI != LSM6DSR_ID)
 80002b6:	4b97      	ldr	r3, [pc, #604]	; (8000514 <lsm6dsr_read_data_polling+0x284>)
 80002b8:	781b      	ldrb	r3, [r3, #0]
 80002ba:	2b6b      	cmp	r3, #107	; 0x6b
 80002bc:	d000      	beq.n	80002c0 <lsm6dsr_read_data_polling+0x30>
    while (1);
 80002be:	e7fe      	b.n	80002be <lsm6dsr_read_data_polling+0x2e>

  /* Restore default configuration */
  lsm6dsr_reset_set(&dev_ctx, PROPERTY_ENABLE);
 80002c0:	1d3b      	adds	r3, r7, #4
 80002c2:	2101      	movs	r1, #1
 80002c4:	4618      	mov	r0, r3
 80002c6:	f000 fdbe 	bl	8000e46 <lsm6dsr_reset_set>

  do {
    lsm6dsr_reset_get(&dev_ctx, &rst);
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	4992      	ldr	r1, [pc, #584]	; (8000518 <lsm6dsr_read_data_polling+0x288>)
 80002ce:	4618      	mov	r0, r3
 80002d0:	f000 fddf 	bl	8000e92 <lsm6dsr_reset_get>
  } while (rst);
 80002d4:	4b90      	ldr	r3, [pc, #576]	; (8000518 <lsm6dsr_read_data_polling+0x288>)
 80002d6:	781b      	ldrb	r3, [r3, #0]
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d1f6      	bne.n	80002ca <lsm6dsr_read_data_polling+0x3a>

  /* Disable I3C interface */
  lsm6dsr_i3c_disable_set(&dev_ctx, LSM6DSR_I3C_DISABLE);
 80002dc:	1d3b      	adds	r3, r7, #4
 80002de:	2180      	movs	r1, #128	; 0x80
 80002e0:	4618      	mov	r0, r3
 80002e2:	f000 fe4d 	bl	8000f80 <lsm6dsr_i3c_disable_set>
  /* Enable Block Data Update */
  lsm6dsr_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);
 80002e6:	1d3b      	adds	r3, r7, #4
 80002e8:	2101      	movs	r1, #1
 80002ea:	4618      	mov	r0, r3
 80002ec:	f000 fc4a 	bl	8000b84 <lsm6dsr_block_data_update_set>
  /* Set Output Data Rate */
  lsm6dsr_xl_data_rate_set(&dev_ctx, LSM6DSR_XL_ODR_12Hz5);
 80002f0:	1d3b      	adds	r3, r7, #4
 80002f2:	2101      	movs	r1, #1
 80002f4:	4618      	mov	r0, r3
 80002f6:	f000 fa27 	bl	8000748 <lsm6dsr_xl_data_rate_set>
  lsm6dsr_gy_data_rate_set(&dev_ctx, LSM6DSR_GY_ODR_12Hz5);
 80002fa:	1d3b      	adds	r3, r7, #4
 80002fc:	2101      	movs	r1, #1
 80002fe:	4618      	mov	r0, r3
 8000300:	f000 fb44 	bl	800098c <lsm6dsr_gy_data_rate_set>
  /* Set full scale */
  lsm6dsr_xl_full_scale_set(&dev_ctx, LSM6DSR_2g);
 8000304:	1d3b      	adds	r3, r7, #4
 8000306:	2100      	movs	r1, #0
 8000308:	4618      	mov	r0, r3
 800030a:	f000 f9f7 	bl	80006fc <lsm6dsr_xl_full_scale_set>
  lsm6dsr_gy_full_scale_set(&dev_ctx, LSM6DSR_2000dps);
 800030e:	1d3b      	adds	r3, r7, #4
 8000310:	210c      	movs	r1, #12
 8000312:	4618      	mov	r0, r3
 8000314:	f000 fb14 	bl	8000940 <lsm6dsr_gy_full_scale_set>
  /* Configure filtering chain(No aux interface)
   * Accelerometer - LPF1 + LPF2 path
   */
  lsm6dsr_xl_hp_path_on_out_set(&dev_ctx, LSM6DSR_LP_ODR_DIV_100);
 8000318:	1d3b      	adds	r3, r7, #4
 800031a:	2104      	movs	r1, #4
 800031c:	4618      	mov	r0, r3
 800031e:	f000 fdf7 	bl	8000f10 <lsm6dsr_xl_hp_path_on_out_set>
  lsm6dsr_xl_filter_lp2_set(&dev_ctx, PROPERTY_ENABLE);
 8000322:	1d3b      	adds	r3, r7, #4
 8000324:	2101      	movs	r1, #1
 8000326:	4618      	mov	r0, r3
 8000328:	f000 fdcc 	bl	8000ec4 <lsm6dsr_xl_filter_lp2_set>

  /* Read samples in polling mode */
  while (1) {
    uint8_t reg;
    /* Read output only if new xl value is available */
    lsm6dsr_xl_flag_data_ready_get(&dev_ctx, &reg);
 800032c:	1cfa      	adds	r2, r7, #3
 800032e:	1d3b      	adds	r3, r7, #4
 8000330:	4611      	mov	r1, r2
 8000332:	4618      	mov	r0, r3
 8000334:	f000 fc4c 	bl	8000bd0 <lsm6dsr_xl_flag_data_ready_get>

    if (reg) {
 8000338:	78fb      	ldrb	r3, [r7, #3]
 800033a:	2b00      	cmp	r3, #0
 800033c:	d053      	beq.n	80003e6 <lsm6dsr_read_data_polling+0x156>
      /* Read acceleration field data */
      memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 800033e:	2206      	movs	r2, #6
 8000340:	2100      	movs	r1, #0
 8000342:	4876      	ldr	r0, [pc, #472]	; (800051c <lsm6dsr_read_data_polling+0x28c>)
 8000344:	f004 f9a4 	bl	8004690 <memset>
      lsm6dsr_acceleration_raw_get(&dev_ctx, data_raw_acceleration);
 8000348:	1d3b      	adds	r3, r7, #4
 800034a:	4974      	ldr	r1, [pc, #464]	; (800051c <lsm6dsr_read_data_polling+0x28c>)
 800034c:	4618      	mov	r0, r3
 800034e:	f000 fcf8 	bl	8000d42 <lsm6dsr_acceleration_raw_get>
      acceleration_mg[0] =
        lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[0]);
 8000352:	4b72      	ldr	r3, [pc, #456]	; (800051c <lsm6dsr_read_data_polling+0x28c>)
 8000354:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000358:	4618      	mov	r0, r3
 800035a:	f000 f983 	bl	8000664 <lsm6dsr_from_fs2g_to_mg>
 800035e:	eef0 7a40 	vmov.f32	s15, s0
      acceleration_mg[0] =
 8000362:	4b6f      	ldr	r3, [pc, #444]	; (8000520 <lsm6dsr_read_data_polling+0x290>)
 8000364:	edc3 7a00 	vstr	s15, [r3]
      acceleration_mg[1] =
        lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[1]);
 8000368:	4b6c      	ldr	r3, [pc, #432]	; (800051c <lsm6dsr_read_data_polling+0x28c>)
 800036a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800036e:	4618      	mov	r0, r3
 8000370:	f000 f978 	bl	8000664 <lsm6dsr_from_fs2g_to_mg>
 8000374:	eef0 7a40 	vmov.f32	s15, s0
      acceleration_mg[1] =
 8000378:	4b69      	ldr	r3, [pc, #420]	; (8000520 <lsm6dsr_read_data_polling+0x290>)
 800037a:	edc3 7a01 	vstr	s15, [r3, #4]
      acceleration_mg[2] =
        lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[2]);
 800037e:	4b67      	ldr	r3, [pc, #412]	; (800051c <lsm6dsr_read_data_polling+0x28c>)
 8000380:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000384:	4618      	mov	r0, r3
 8000386:	f000 f96d 	bl	8000664 <lsm6dsr_from_fs2g_to_mg>
 800038a:	eef0 7a40 	vmov.f32	s15, s0
      acceleration_mg[2] =
 800038e:	4b64      	ldr	r3, [pc, #400]	; (8000520 <lsm6dsr_read_data_polling+0x290>)
 8000390:	edc3 7a02 	vstr	s15, [r3, #8]
      sprintf((char *)tx_buffer,
              "Acceleration [mg]:%hu\t%hu\t%hu\r\n",
			  (uint16_t)acceleration_mg[0], (uint16_t)acceleration_mg[1], (uint16_t)acceleration_mg[2]);
 8000394:	4b62      	ldr	r3, [pc, #392]	; (8000520 <lsm6dsr_read_data_polling+0x290>)
 8000396:	edd3 7a00 	vldr	s15, [r3]
 800039a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800039e:	ee17 3a90 	vmov	r3, s15
 80003a2:	b29b      	uxth	r3, r3
      sprintf((char *)tx_buffer,
 80003a4:	461a      	mov	r2, r3
			  (uint16_t)acceleration_mg[0], (uint16_t)acceleration_mg[1], (uint16_t)acceleration_mg[2]);
 80003a6:	4b5e      	ldr	r3, [pc, #376]	; (8000520 <lsm6dsr_read_data_polling+0x290>)
 80003a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80003ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80003b0:	ee17 3a90 	vmov	r3, s15
 80003b4:	b29b      	uxth	r3, r3
      sprintf((char *)tx_buffer,
 80003b6:	4619      	mov	r1, r3
			  (uint16_t)acceleration_mg[0], (uint16_t)acceleration_mg[1], (uint16_t)acceleration_mg[2]);
 80003b8:	4b59      	ldr	r3, [pc, #356]	; (8000520 <lsm6dsr_read_data_polling+0x290>)
 80003ba:	edd3 7a02 	vldr	s15, [r3, #8]
 80003be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80003c2:	ee17 3a90 	vmov	r3, s15
 80003c6:	b29b      	uxth	r3, r3
      sprintf((char *)tx_buffer,
 80003c8:	9300      	str	r3, [sp, #0]
 80003ca:	460b      	mov	r3, r1
 80003cc:	4955      	ldr	r1, [pc, #340]	; (8000524 <lsm6dsr_read_data_polling+0x294>)
 80003ce:	4856      	ldr	r0, [pc, #344]	; (8000528 <lsm6dsr_read_data_polling+0x298>)
 80003d0:	f004 f966 	bl	80046a0 <siprintf>
      tx_com(tx_buffer, strlen((char const *)tx_buffer));
 80003d4:	4854      	ldr	r0, [pc, #336]	; (8000528 <lsm6dsr_read_data_polling+0x298>)
 80003d6:	f7ff ff03 	bl	80001e0 <strlen>
 80003da:	4603      	mov	r3, r0
 80003dc:	b29b      	uxth	r3, r3
 80003de:	4619      	mov	r1, r3
 80003e0:	4851      	ldr	r0, [pc, #324]	; (8000528 <lsm6dsr_read_data_polling+0x298>)
 80003e2:	f000 f8e9 	bl	80005b8 <tx_com>
    }

    lsm6dsr_gy_flag_data_ready_get(&dev_ctx, &reg);
 80003e6:	1cfa      	adds	r2, r7, #3
 80003e8:	1d3b      	adds	r3, r7, #4
 80003ea:	4611      	mov	r1, r2
 80003ec:	4618      	mov	r0, r3
 80003ee:	f000 fc08 	bl	8000c02 <lsm6dsr_gy_flag_data_ready_get>

    if (reg) {
 80003f2:	78fb      	ldrb	r3, [r7, #3]
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d053      	beq.n	80004a0 <lsm6dsr_read_data_polling+0x210>
      /* Read angular rate field data */
      memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 80003f8:	2206      	movs	r2, #6
 80003fa:	2100      	movs	r1, #0
 80003fc:	484b      	ldr	r0, [pc, #300]	; (800052c <lsm6dsr_read_data_polling+0x29c>)
 80003fe:	f004 f947 	bl	8004690 <memset>
      lsm6dsr_angular_rate_raw_get(&dev_ctx, data_raw_angular_rate);
 8000402:	1d3b      	adds	r3, r7, #4
 8000404:	4949      	ldr	r1, [pc, #292]	; (800052c <lsm6dsr_read_data_polling+0x29c>)
 8000406:	4618      	mov	r0, r3
 8000408:	f000 fc50 	bl	8000cac <lsm6dsr_angular_rate_raw_get>
      angular_rate_mdps[0] =
        lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 800040c:	4b47      	ldr	r3, [pc, #284]	; (800052c <lsm6dsr_read_data_polling+0x29c>)
 800040e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000412:	4618      	mov	r0, r3
 8000414:	f000 f93e 	bl	8000694 <lsm6dsr_from_fs2000dps_to_mdps>
 8000418:	eef0 7a40 	vmov.f32	s15, s0
      angular_rate_mdps[0] =
 800041c:	4b44      	ldr	r3, [pc, #272]	; (8000530 <lsm6dsr_read_data_polling+0x2a0>)
 800041e:	edc3 7a00 	vstr	s15, [r3]
      angular_rate_mdps[1] =
        lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 8000422:	4b42      	ldr	r3, [pc, #264]	; (800052c <lsm6dsr_read_data_polling+0x29c>)
 8000424:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000428:	4618      	mov	r0, r3
 800042a:	f000 f933 	bl	8000694 <lsm6dsr_from_fs2000dps_to_mdps>
 800042e:	eef0 7a40 	vmov.f32	s15, s0
      angular_rate_mdps[1] =
 8000432:	4b3f      	ldr	r3, [pc, #252]	; (8000530 <lsm6dsr_read_data_polling+0x2a0>)
 8000434:	edc3 7a01 	vstr	s15, [r3, #4]
      angular_rate_mdps[2] =
        lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8000438:	4b3c      	ldr	r3, [pc, #240]	; (800052c <lsm6dsr_read_data_polling+0x29c>)
 800043a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800043e:	4618      	mov	r0, r3
 8000440:	f000 f928 	bl	8000694 <lsm6dsr_from_fs2000dps_to_mdps>
 8000444:	eef0 7a40 	vmov.f32	s15, s0
      angular_rate_mdps[2] =
 8000448:	4b39      	ldr	r3, [pc, #228]	; (8000530 <lsm6dsr_read_data_polling+0x2a0>)
 800044a:	edc3 7a02 	vstr	s15, [r3, #8]
      sprintf((char *)tx_buffer,
              "Angular rate [mdps]:%hu\t%hu\t%hu\r\n",
              (uint16_t)angular_rate_mdps[0], (uint16_t)angular_rate_mdps[1], (uint16_t)angular_rate_mdps[2]);
 800044e:	4b38      	ldr	r3, [pc, #224]	; (8000530 <lsm6dsr_read_data_polling+0x2a0>)
 8000450:	edd3 7a00 	vldr	s15, [r3]
 8000454:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000458:	ee17 3a90 	vmov	r3, s15
 800045c:	b29b      	uxth	r3, r3
      sprintf((char *)tx_buffer,
 800045e:	461a      	mov	r2, r3
              (uint16_t)angular_rate_mdps[0], (uint16_t)angular_rate_mdps[1], (uint16_t)angular_rate_mdps[2]);
 8000460:	4b33      	ldr	r3, [pc, #204]	; (8000530 <lsm6dsr_read_data_polling+0x2a0>)
 8000462:	edd3 7a01 	vldr	s15, [r3, #4]
 8000466:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800046a:	ee17 3a90 	vmov	r3, s15
 800046e:	b29b      	uxth	r3, r3
      sprintf((char *)tx_buffer,
 8000470:	4619      	mov	r1, r3
              (uint16_t)angular_rate_mdps[0], (uint16_t)angular_rate_mdps[1], (uint16_t)angular_rate_mdps[2]);
 8000472:	4b2f      	ldr	r3, [pc, #188]	; (8000530 <lsm6dsr_read_data_polling+0x2a0>)
 8000474:	edd3 7a02 	vldr	s15, [r3, #8]
 8000478:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800047c:	ee17 3a90 	vmov	r3, s15
 8000480:	b29b      	uxth	r3, r3
      sprintf((char *)tx_buffer,
 8000482:	9300      	str	r3, [sp, #0]
 8000484:	460b      	mov	r3, r1
 8000486:	492b      	ldr	r1, [pc, #172]	; (8000534 <lsm6dsr_read_data_polling+0x2a4>)
 8000488:	4827      	ldr	r0, [pc, #156]	; (8000528 <lsm6dsr_read_data_polling+0x298>)
 800048a:	f004 f909 	bl	80046a0 <siprintf>
      tx_com(tx_buffer, strlen((char const *)tx_buffer));
 800048e:	4826      	ldr	r0, [pc, #152]	; (8000528 <lsm6dsr_read_data_polling+0x298>)
 8000490:	f7ff fea6 	bl	80001e0 <strlen>
 8000494:	4603      	mov	r3, r0
 8000496:	b29b      	uxth	r3, r3
 8000498:	4619      	mov	r1, r3
 800049a:	4823      	ldr	r0, [pc, #140]	; (8000528 <lsm6dsr_read_data_polling+0x298>)
 800049c:	f000 f88c 	bl	80005b8 <tx_com>
    }

    lsm6dsr_temp_flag_data_ready_get(&dev_ctx, &reg);
 80004a0:	1cfa      	adds	r2, r7, #3
 80004a2:	1d3b      	adds	r3, r7, #4
 80004a4:	4611      	mov	r1, r2
 80004a6:	4618      	mov	r0, r3
 80004a8:	f000 fbc4 	bl	8000c34 <lsm6dsr_temp_flag_data_ready_get>

    if (reg) {
 80004ac:	78fb      	ldrb	r3, [r7, #3]
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	f43f af3c 	beq.w	800032c <lsm6dsr_read_data_polling+0x9c>
      /* Read temperature data */
      memset(&data_raw_temperature, 0x00, sizeof(int16_t));
 80004b4:	4b20      	ldr	r3, [pc, #128]	; (8000538 <lsm6dsr_read_data_polling+0x2a8>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	801a      	strh	r2, [r3, #0]
      lsm6dsr_temperature_raw_get(&dev_ctx, &data_raw_temperature);
 80004ba:	1d3b      	adds	r3, r7, #4
 80004bc:	491e      	ldr	r1, [pc, #120]	; (8000538 <lsm6dsr_read_data_polling+0x2a8>)
 80004be:	4618      	mov	r0, r3
 80004c0:	f000 fbd1 	bl	8000c66 <lsm6dsr_temperature_raw_get>
      temperature_degC = lsm6dsr_from_lsb_to_celsius(
 80004c4:	4b1c      	ldr	r3, [pc, #112]	; (8000538 <lsm6dsr_read_data_polling+0x2a8>)
 80004c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80004ca:	4618      	mov	r0, r3
 80004cc:	f000 f8fa 	bl	80006c4 <lsm6dsr_from_lsb_to_celsius>
 80004d0:	eef0 7a40 	vmov.f32	s15, s0
 80004d4:	4b19      	ldr	r3, [pc, #100]	; (800053c <lsm6dsr_read_data_polling+0x2ac>)
 80004d6:	edc3 7a00 	vstr	s15, [r3]
                           data_raw_temperature);
      sprintf((char *)tx_buffer,
              "Temperature [degC]:%hu\r\n", (uint16_t)temperature_degC);
 80004da:	4b18      	ldr	r3, [pc, #96]	; (800053c <lsm6dsr_read_data_polling+0x2ac>)
 80004dc:	edd3 7a00 	vldr	s15, [r3]
 80004e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80004e4:	ee17 3a90 	vmov	r3, s15
 80004e8:	b29b      	uxth	r3, r3
      sprintf((char *)tx_buffer,
 80004ea:	461a      	mov	r2, r3
 80004ec:	4914      	ldr	r1, [pc, #80]	; (8000540 <lsm6dsr_read_data_polling+0x2b0>)
 80004ee:	480e      	ldr	r0, [pc, #56]	; (8000528 <lsm6dsr_read_data_polling+0x298>)
 80004f0:	f004 f8d6 	bl	80046a0 <siprintf>
      tx_com(tx_buffer, strlen((char const *)tx_buffer));
 80004f4:	480c      	ldr	r0, [pc, #48]	; (8000528 <lsm6dsr_read_data_polling+0x298>)
 80004f6:	f7ff fe73 	bl	80001e0 <strlen>
 80004fa:	4603      	mov	r3, r0
 80004fc:	b29b      	uxth	r3, r3
 80004fe:	4619      	mov	r1, r3
 8000500:	4809      	ldr	r0, [pc, #36]	; (8000528 <lsm6dsr_read_data_polling+0x298>)
 8000502:	f000 f859 	bl	80005b8 <tx_com>
  while (1) {
 8000506:	e711      	b.n	800032c <lsm6dsr_read_data_polling+0x9c>
 8000508:	08000545 	.word	0x08000545
 800050c:	0800057f 	.word	0x0800057f
 8000510:	200004b0 	.word	0x200004b0
 8000514:	200000b8 	.word	0x200000b8
 8000518:	200000b9 	.word	0x200000b9
 800051c:	2000008c 	.word	0x2000008c
 8000520:	2000009c 	.word	0x2000009c
 8000524:	08004ec4 	.word	0x08004ec4
 8000528:	200000bc 	.word	0x200000bc
 800052c:	20000094 	.word	0x20000094
 8000530:	200000a8 	.word	0x200000a8
 8000534:	08004ee4 	.word	0x08004ee4
 8000538:	2000009a 	.word	0x2000009a
 800053c:	200000b4 	.word	0x200000b4
 8000540:	08004f08 	.word	0x08004f08

08000544 <platform_write>:
 *
 */
static int32_t platform_write(void *handle, uint8_t reg,
                              uint8_t *bufp,
                              uint16_t len)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b088      	sub	sp, #32
 8000548:	af04      	add	r7, sp, #16
 800054a:	60f8      	str	r0, [r7, #12]
 800054c:	607a      	str	r2, [r7, #4]
 800054e:	461a      	mov	r2, r3
 8000550:	460b      	mov	r3, r1
 8000552:	72fb      	strb	r3, [r7, #11]
 8000554:	4613      	mov	r3, r2
 8000556:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Write(handle, LSM6DSR_I2C_ADD_L, reg,
 8000558:	7afb      	ldrb	r3, [r7, #11]
 800055a:	b29a      	uxth	r2, r3
 800055c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000560:	9302      	str	r3, [sp, #8]
 8000562:	893b      	ldrh	r3, [r7, #8]
 8000564:	9301      	str	r3, [sp, #4]
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	9300      	str	r3, [sp, #0]
 800056a:	2301      	movs	r3, #1
 800056c:	21d5      	movs	r1, #213	; 0xd5
 800056e:	68f8      	ldr	r0, [r7, #12]
 8000570:	f001 fbfa 	bl	8001d68 <HAL_I2C_Mem_Write>
                    I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);

  return 0;
 8000574:	2300      	movs	r3, #0
}
 8000576:	4618      	mov	r0, r3
 8000578:	3710      	adds	r7, #16
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}

0800057e <platform_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 800057e:	b580      	push	{r7, lr}
 8000580:	b088      	sub	sp, #32
 8000582:	af04      	add	r7, sp, #16
 8000584:	60f8      	str	r0, [r7, #12]
 8000586:	607a      	str	r2, [r7, #4]
 8000588:	461a      	mov	r2, r3
 800058a:	460b      	mov	r3, r1
 800058c:	72fb      	strb	r3, [r7, #11]
 800058e:	4613      	mov	r3, r2
 8000590:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Read(handle, LSM6DSR_I2C_ADD_L, reg,
 8000592:	7afb      	ldrb	r3, [r7, #11]
 8000594:	b29a      	uxth	r2, r3
 8000596:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800059a:	9302      	str	r3, [sp, #8]
 800059c:	893b      	ldrh	r3, [r7, #8]
 800059e:	9301      	str	r3, [sp, #4]
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	9300      	str	r3, [sp, #0]
 80005a4:	2301      	movs	r3, #1
 80005a6:	21d5      	movs	r1, #213	; 0xd5
 80005a8:	68f8      	ldr	r0, [r7, #12]
 80005aa:	f001 fcf1 	bl	8001f90 <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);

  return 0;
 80005ae:	2300      	movs	r3, #0
}
 80005b0:	4618      	mov	r0, r3
 80005b2:	3710      	adds	r7, #16
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}

080005b8 <tx_com>:
 * @param  tx_buffer     buffer to transmit
 * @param  len           number of byte to send
 *
 */
static void tx_com(uint8_t *tx_buffer, uint16_t len)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
 80005c0:	460b      	mov	r3, r1
 80005c2:	807b      	strh	r3, [r7, #2]

  HAL_UART_Transmit(&huart2, tx_buffer, len, 1000);
 80005c4:	887a      	ldrh	r2, [r7, #2]
 80005c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ca:	6879      	ldr	r1, [r7, #4]
 80005cc:	4803      	ldr	r0, [pc, #12]	; (80005dc <tx_com+0x24>)
 80005ce:	f003 fc65 	bl	8003e9c <HAL_UART_Transmit>

}
 80005d2:	bf00      	nop
 80005d4:	3708      	adds	r7, #8
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	200004fc 	.word	0x200004fc

080005e0 <platform_delay>:
 *
 * @param  ms        delay in ms
 *
 */
static void platform_delay(uint32_t ms)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 80005e8:	6878      	ldr	r0, [r7, #4]
 80005ea:	f001 f883 	bl	80016f4 <HAL_Delay>
}
 80005ee:	bf00      	nop
 80005f0:	3708      	adds	r7, #8
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}

080005f6 <platform_init>:

/*
 * @brief  platform specific initialization (platform dependent)
 */
static void platform_init(void)
{
 80005f6:	b480      	push	{r7}
 80005f8:	af00      	add	r7, sp, #0

}
 80005fa:	bf00      	nop
 80005fc:	46bd      	mov	sp, r7
 80005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000602:	4770      	bx	lr

08000604 <lsm6dsr_read_reg>:
  *
  */
int32_t lsm6dsr_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8000604:	b590      	push	{r4, r7, lr}
 8000606:	b087      	sub	sp, #28
 8000608:	af00      	add	r7, sp, #0
 800060a:	60f8      	str	r0, [r7, #12]
 800060c:	607a      	str	r2, [r7, #4]
 800060e:	461a      	mov	r2, r3
 8000610:	460b      	mov	r3, r1
 8000612:	72fb      	strb	r3, [r7, #11]
 8000614:	4613      	mov	r3, r2
 8000616:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	685c      	ldr	r4, [r3, #4]
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	6898      	ldr	r0, [r3, #8]
 8000620:	893b      	ldrh	r3, [r7, #8]
 8000622:	7af9      	ldrb	r1, [r7, #11]
 8000624:	687a      	ldr	r2, [r7, #4]
 8000626:	47a0      	blx	r4
 8000628:	6178      	str	r0, [r7, #20]
  return ret;
 800062a:	697b      	ldr	r3, [r7, #20]
}
 800062c:	4618      	mov	r0, r3
 800062e:	371c      	adds	r7, #28
 8000630:	46bd      	mov	sp, r7
 8000632:	bd90      	pop	{r4, r7, pc}

08000634 <lsm6dsr_write_reg>:
  *
  */
int32_t lsm6dsr_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8000634:	b590      	push	{r4, r7, lr}
 8000636:	b087      	sub	sp, #28
 8000638:	af00      	add	r7, sp, #0
 800063a:	60f8      	str	r0, [r7, #12]
 800063c:	607a      	str	r2, [r7, #4]
 800063e:	461a      	mov	r2, r3
 8000640:	460b      	mov	r3, r1
 8000642:	72fb      	strb	r3, [r7, #11]
 8000644:	4613      	mov	r3, r2
 8000646:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	681c      	ldr	r4, [r3, #0]
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	6898      	ldr	r0, [r3, #8]
 8000650:	893b      	ldrh	r3, [r7, #8]
 8000652:	7af9      	ldrb	r1, [r7, #11]
 8000654:	687a      	ldr	r2, [r7, #4]
 8000656:	47a0      	blx	r4
 8000658:	6178      	str	r0, [r7, #20]
  return ret;
 800065a:	697b      	ldr	r3, [r7, #20]
}
 800065c:	4618      	mov	r0, r3
 800065e:	371c      	adds	r7, #28
 8000660:	46bd      	mov	sp, r7
 8000662:	bd90      	pop	{r4, r7, pc}

08000664 <lsm6dsr_from_fs2g_to_mg>:
  * @{
  *
  */

float_t lsm6dsr_from_fs2g_to_mg(int16_t lsb)
{
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	4603      	mov	r3, r0
 800066c:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.061f);
 800066e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000672:	ee07 3a90 	vmov	s15, r3
 8000676:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800067a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000690 <lsm6dsr_from_fs2g_to_mg+0x2c>
 800067e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8000682:	eeb0 0a67 	vmov.f32	s0, s15
 8000686:	370c      	adds	r7, #12
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr
 8000690:	3d79db23 	.word	0x3d79db23

08000694 <lsm6dsr_from_fs2000dps_to_mdps>:
{
  return ((float_t)lsb * 35.0f);
}

float_t lsm6dsr_from_fs2000dps_to_mdps(int16_t lsb)
{
 8000694:	b480      	push	{r7}
 8000696:	b083      	sub	sp, #12
 8000698:	af00      	add	r7, sp, #0
 800069a:	4603      	mov	r3, r0
 800069c:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 70.0f);
 800069e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80006a2:	ee07 3a90 	vmov	s15, r3
 80006a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006aa:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80006c0 <lsm6dsr_from_fs2000dps_to_mdps+0x2c>
 80006ae:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80006b2:	eeb0 0a67 	vmov.f32	s0, s15
 80006b6:	370c      	adds	r7, #12
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr
 80006c0:	428c0000 	.word	0x428c0000

080006c4 <lsm6dsr_from_lsb_to_celsius>:
{
  return ((float_t)lsb * 140.0f);
}

float_t lsm6dsr_from_lsb_to_celsius(int16_t lsb)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b083      	sub	sp, #12
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	4603      	mov	r3, r0
 80006cc:	80fb      	strh	r3, [r7, #6]
  return (((float_t)lsb / 256.0f) + 25.0f);
 80006ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80006d2:	ee07 3a90 	vmov	s15, r3
 80006d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006da:	eddf 6a07 	vldr	s13, [pc, #28]	; 80006f8 <lsm6dsr_from_lsb_to_celsius+0x34>
 80006de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006e2:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80006e6:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 80006ea:	eeb0 0a67 	vmov.f32	s0, s15
 80006ee:	370c      	adds	r7, #12
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr
 80006f8:	43800000 	.word	0x43800000

080006fc <lsm6dsr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_xl_t val)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b084      	sub	sp, #16
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
 8000704:	460b      	mov	r3, r1
 8000706:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8000708:	f107 0208 	add.w	r2, r7, #8
 800070c:	2301      	movs	r3, #1
 800070e:	2110      	movs	r1, #16
 8000710:	6878      	ldr	r0, [r7, #4]
 8000712:	f7ff ff77 	bl	8000604 <lsm6dsr_read_reg>
 8000716:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	2b00      	cmp	r3, #0
 800071c:	d10f      	bne.n	800073e <lsm6dsr_xl_full_scale_set+0x42>
    ctrl1_xl.fs_xl = (uint8_t)val;
 800071e:	78fb      	ldrb	r3, [r7, #3]
 8000720:	f003 0303 	and.w	r3, r3, #3
 8000724:	b2da      	uxtb	r2, r3
 8000726:	7a3b      	ldrb	r3, [r7, #8]
 8000728:	f362 0383 	bfi	r3, r2, #2, #2
 800072c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 800072e:	f107 0208 	add.w	r2, r7, #8
 8000732:	2301      	movs	r3, #1
 8000734:	2110      	movs	r1, #16
 8000736:	6878      	ldr	r0, [r7, #4]
 8000738:	f7ff ff7c 	bl	8000634 <lsm6dsr_write_reg>
 800073c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 800073e:	68fb      	ldr	r3, [r7, #12]
}
 8000740:	4618      	mov	r0, r3
 8000742:	3710      	adds	r7, #16
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}

08000748 <lsm6dsr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_xl_t val)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	460b      	mov	r3, r1
 8000752:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_xl_t odr_xl =  val;
 8000754:	78fb      	ldrb	r3, [r7, #3]
 8000756:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_emb_fsm_enable_t fsm_enable;
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8000758:	f107 030c 	add.w	r3, r7, #12
 800075c:	4619      	mov	r1, r3
 800075e:	6878      	ldr	r0, [r7, #4]
 8000760:	f000 fc54 	bl	800100c <lsm6dsr_fsm_enable_get>
 8000764:	6138      	str	r0, [r7, #16]

  if (ret == 0) {
 8000766:	693b      	ldr	r3, [r7, #16]
 8000768:	2b00      	cmp	r3, #0
 800076a:	f040 80c4 	bne.w	80008f6 <lsm6dsr_xl_data_rate_set+0x1ae>
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 800076e:	7b3b      	ldrb	r3, [r7, #12]
 8000770:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000774:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm2_en  |
 8000776:	7b3b      	ldrb	r3, [r7, #12]
 8000778:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800077c:	b2db      	uxtb	r3, r3
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 800077e:	4313      	orrs	r3, r2
 8000780:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm3_en  |
 8000782:	7b3b      	ldrb	r3, [r7, #12]
 8000784:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000788:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm2_en  |
 800078a:	4313      	orrs	r3, r2
 800078c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm4_en  |
 800078e:	7b3b      	ldrb	r3, [r7, #12]
 8000790:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000794:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm3_en  |
 8000796:	4313      	orrs	r3, r2
 8000798:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm5_en  |
 800079a:	7b3b      	ldrb	r3, [r7, #12]
 800079c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80007a0:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm4_en  |
 80007a2:	4313      	orrs	r3, r2
 80007a4:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm6_en  |
 80007a6:	7b3b      	ldrb	r3, [r7, #12]
 80007a8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80007ac:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm5_en  |
 80007ae:	4313      	orrs	r3, r2
 80007b0:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm7_en  |
 80007b2:	7b3b      	ldrb	r3, [r7, #12]
 80007b4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80007b8:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm6_en  |
 80007ba:	4313      	orrs	r3, r2
 80007bc:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm8_en  |
 80007be:	7b3b      	ldrb	r3, [r7, #12]
 80007c0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80007c4:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm7_en  |
 80007c6:	4313      	orrs	r3, r2
 80007c8:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm9_en  |
 80007ca:	7b7b      	ldrb	r3, [r7, #13]
 80007cc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80007d0:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm8_en  |
 80007d2:	4313      	orrs	r3, r2
 80007d4:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm10_en |
 80007d6:	7b7b      	ldrb	r3, [r7, #13]
 80007d8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80007dc:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm9_en  |
 80007de:	4313      	orrs	r3, r2
 80007e0:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm11_en |
 80007e2:	7b7b      	ldrb	r3, [r7, #13]
 80007e4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80007e8:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm10_en |
 80007ea:	4313      	orrs	r3, r2
 80007ec:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm12_en |
 80007ee:	7b7b      	ldrb	r3, [r7, #13]
 80007f0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80007f4:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm11_en |
 80007f6:	4313      	orrs	r3, r2
 80007f8:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm13_en |
 80007fa:	7b7b      	ldrb	r3, [r7, #13]
 80007fc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000800:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm12_en |
 8000802:	4313      	orrs	r3, r2
 8000804:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm14_en |
 8000806:	7b7b      	ldrb	r3, [r7, #13]
 8000808:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800080c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm13_en |
 800080e:	4313      	orrs	r3, r2
 8000810:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm15_en |
 8000812:	7b7b      	ldrb	r3, [r7, #13]
 8000814:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8000818:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm14_en |
 800081a:	4313      	orrs	r3, r2
 800081c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm16_en ) == PROPERTY_ENABLE ) {
 800081e:	7b7b      	ldrb	r3, [r7, #13]
 8000820:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000824:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm15_en |
 8000826:	4313      	orrs	r3, r2
 8000828:	b2db      	uxtb	r3, r3
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 800082a:	2b01      	cmp	r3, #1
 800082c:	d163      	bne.n	80008f6 <lsm6dsr_xl_data_rate_set+0x1ae>
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 800082e:	f107 030b 	add.w	r3, r7, #11
 8000832:	4619      	mov	r1, r3
 8000834:	6878      	ldr	r0, [r7, #4]
 8000836:	f000 fc15 	bl	8001064 <lsm6dsr_fsm_data_rate_get>
 800083a:	6138      	str	r0, [r7, #16]

      if (ret == 0) {
 800083c:	693b      	ldr	r3, [r7, #16]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d159      	bne.n	80008f6 <lsm6dsr_xl_data_rate_set+0x1ae>
        switch (fsm_odr) {
 8000842:	7afb      	ldrb	r3, [r7, #11]
 8000844:	2b03      	cmp	r3, #3
 8000846:	d853      	bhi.n	80008f0 <lsm6dsr_xl_data_rate_set+0x1a8>
 8000848:	a201      	add	r2, pc, #4	; (adr r2, 8000850 <lsm6dsr_xl_data_rate_set+0x108>)
 800084a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800084e:	bf00      	nop
 8000850:	08000861 	.word	0x08000861
 8000854:	08000873 	.word	0x08000873
 8000858:	08000891 	.word	0x08000891
 800085c:	080008bb 	.word	0x080008bb
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_XL_ODR_OFF) {
 8000860:	78fb      	ldrb	r3, [r7, #3]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d102      	bne.n	800086c <lsm6dsr_xl_data_rate_set+0x124>
              odr_xl = LSM6DSR_XL_ODR_12Hz5;
 8000866:	2301      	movs	r3, #1
 8000868:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 800086a:	e045      	b.n	80008f8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800086c:	78fb      	ldrb	r3, [r7, #3]
 800086e:	75fb      	strb	r3, [r7, #23]
            break;
 8000870:	e042      	b.n	80008f8 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_XL_ODR_OFF) {
 8000872:	78fb      	ldrb	r3, [r7, #3]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d102      	bne.n	800087e <lsm6dsr_xl_data_rate_set+0x136>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8000878:	2302      	movs	r3, #2
 800087a:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 800087c:	e03c      	b.n	80008f8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5) {
 800087e:	78fb      	ldrb	r3, [r7, #3]
 8000880:	2b01      	cmp	r3, #1
 8000882:	d102      	bne.n	800088a <lsm6dsr_xl_data_rate_set+0x142>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8000884:	2302      	movs	r3, #2
 8000886:	75fb      	strb	r3, [r7, #23]
            break;
 8000888:	e036      	b.n	80008f8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800088a:	78fb      	ldrb	r3, [r7, #3]
 800088c:	75fb      	strb	r3, [r7, #23]
            break;
 800088e:	e033      	b.n	80008f8 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_XL_ODR_OFF) {
 8000890:	78fb      	ldrb	r3, [r7, #3]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d102      	bne.n	800089c <lsm6dsr_xl_data_rate_set+0x154>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8000896:	2303      	movs	r3, #3
 8000898:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 800089a:	e02d      	b.n	80008f8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5) {
 800089c:	78fb      	ldrb	r3, [r7, #3]
 800089e:	2b01      	cmp	r3, #1
 80008a0:	d102      	bne.n	80008a8 <lsm6dsr_xl_data_rate_set+0x160>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 80008a2:	2303      	movs	r3, #3
 80008a4:	75fb      	strb	r3, [r7, #23]
            break;
 80008a6:	e027      	b.n	80008f8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz) {
 80008a8:	78fb      	ldrb	r3, [r7, #3]
 80008aa:	2b02      	cmp	r3, #2
 80008ac:	d102      	bne.n	80008b4 <lsm6dsr_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 80008ae:	2303      	movs	r3, #3
 80008b0:	75fb      	strb	r3, [r7, #23]
            break;
 80008b2:	e021      	b.n	80008f8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80008b4:	78fb      	ldrb	r3, [r7, #3]
 80008b6:	75fb      	strb	r3, [r7, #23]
            break;
 80008b8:	e01e      	b.n	80008f8 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_XL_ODR_OFF) {
 80008ba:	78fb      	ldrb	r3, [r7, #3]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d102      	bne.n	80008c6 <lsm6dsr_xl_data_rate_set+0x17e>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80008c0:	2304      	movs	r3, #4
 80008c2:	75fb      	strb	r3, [r7, #23]

            else {
              odr_xl = val;
            }

            break;
 80008c4:	e018      	b.n	80008f8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5) {
 80008c6:	78fb      	ldrb	r3, [r7, #3]
 80008c8:	2b01      	cmp	r3, #1
 80008ca:	d102      	bne.n	80008d2 <lsm6dsr_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80008cc:	2304      	movs	r3, #4
 80008ce:	75fb      	strb	r3, [r7, #23]
            break;
 80008d0:	e012      	b.n	80008f8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz) {
 80008d2:	78fb      	ldrb	r3, [r7, #3]
 80008d4:	2b02      	cmp	r3, #2
 80008d6:	d102      	bne.n	80008de <lsm6dsr_xl_data_rate_set+0x196>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80008d8:	2304      	movs	r3, #4
 80008da:	75fb      	strb	r3, [r7, #23]
            break;
 80008dc:	e00c      	b.n	80008f8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_52Hz) {
 80008de:	78fb      	ldrb	r3, [r7, #3]
 80008e0:	2b03      	cmp	r3, #3
 80008e2:	d102      	bne.n	80008ea <lsm6dsr_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80008e4:	2304      	movs	r3, #4
 80008e6:	75fb      	strb	r3, [r7, #23]
            break;
 80008e8:	e006      	b.n	80008f8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80008ea:	78fb      	ldrb	r3, [r7, #3]
 80008ec:	75fb      	strb	r3, [r7, #23]
            break;
 80008ee:	e003      	b.n	80008f8 <lsm6dsr_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 80008f0:	78fb      	ldrb	r3, [r7, #3]
 80008f2:	75fb      	strb	r3, [r7, #23]
            break;
 80008f4:	e000      	b.n	80008f8 <lsm6dsr_xl_data_rate_set+0x1b0>
        }
      }
 80008f6:	bf00      	nop
    }
  }

  if (ret == 0) {
 80008f8:	693b      	ldr	r3, [r7, #16]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d107      	bne.n	800090e <lsm6dsr_xl_data_rate_set+0x1c6>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 80008fe:	f107 0208 	add.w	r2, r7, #8
 8000902:	2301      	movs	r3, #1
 8000904:	2110      	movs	r1, #16
 8000906:	6878      	ldr	r0, [r7, #4]
 8000908:	f7ff fe7c 	bl	8000604 <lsm6dsr_read_reg>
 800090c:	6138      	str	r0, [r7, #16]
                           1);
  }

  if (ret == 0) {
 800090e:	693b      	ldr	r3, [r7, #16]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d10f      	bne.n	8000934 <lsm6dsr_xl_data_rate_set+0x1ec>
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 8000914:	7dfb      	ldrb	r3, [r7, #23]
 8000916:	f003 030f 	and.w	r3, r3, #15
 800091a:	b2da      	uxtb	r2, r3
 800091c:	7a3b      	ldrb	r3, [r7, #8]
 800091e:	f362 1307 	bfi	r3, r2, #4, #4
 8000922:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8000924:	f107 0208 	add.w	r2, r7, #8
 8000928:	2301      	movs	r3, #1
 800092a:	2110      	movs	r1, #16
 800092c:	6878      	ldr	r0, [r7, #4]
 800092e:	f7ff fe81 	bl	8000634 <lsm6dsr_write_reg>
 8000932:	6138      	str	r0, [r7, #16]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8000934:	693b      	ldr	r3, [r7, #16]
}
 8000936:	4618      	mov	r0, r3
 8000938:	3718      	adds	r7, #24
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop

08000940 <lsm6dsr_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_g_t val)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	460b      	mov	r3, r1
 800094a:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800094c:	f107 0208 	add.w	r2, r7, #8
 8000950:	2301      	movs	r3, #1
 8000952:	2111      	movs	r1, #17
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f7ff fe55 	bl	8000604 <lsm6dsr_read_reg>
 800095a:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d10f      	bne.n	8000982 <lsm6dsr_gy_full_scale_set+0x42>
    ctrl2_g.fs_g = (uint8_t)val;
 8000962:	78fb      	ldrb	r3, [r7, #3]
 8000964:	f003 030f 	and.w	r3, r3, #15
 8000968:	b2da      	uxtb	r2, r3
 800096a:	7a3b      	ldrb	r3, [r7, #8]
 800096c:	f362 0303 	bfi	r3, r2, #0, #4
 8000970:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8000972:	f107 0208 	add.w	r2, r7, #8
 8000976:	2301      	movs	r3, #1
 8000978:	2111      	movs	r1, #17
 800097a:	6878      	ldr	r0, [r7, #4]
 800097c:	f7ff fe5a 	bl	8000634 <lsm6dsr_write_reg>
 8000980:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8000982:	68fb      	ldr	r3, [r7, #12]
}
 8000984:	4618      	mov	r0, r3
 8000986:	3710      	adds	r7, #16
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}

0800098c <lsm6dsr_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_g_t val)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b086      	sub	sp, #24
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
 8000994:	460b      	mov	r3, r1
 8000996:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_g_t odr_gy =  val;
 8000998:	78fb      	ldrb	r3, [r7, #3]
 800099a:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_emb_fsm_enable_t fsm_enable;
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;
  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 800099c:	f107 030c 	add.w	r3, r7, #12
 80009a0:	4619      	mov	r1, r3
 80009a2:	6878      	ldr	r0, [r7, #4]
 80009a4:	f000 fb32 	bl	800100c <lsm6dsr_fsm_enable_get>
 80009a8:	6138      	str	r0, [r7, #16]

  if (ret == 0) {
 80009aa:	693b      	ldr	r3, [r7, #16]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	f040 80c4 	bne.w	8000b3a <lsm6dsr_gy_data_rate_set+0x1ae>
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 80009b2:	7b3b      	ldrb	r3, [r7, #12]
 80009b4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80009b8:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm2_en  |
 80009ba:	7b3b      	ldrb	r3, [r7, #12]
 80009bc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80009c0:	b2db      	uxtb	r3, r3
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 80009c2:	4313      	orrs	r3, r2
 80009c4:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm3_en  |
 80009c6:	7b3b      	ldrb	r3, [r7, #12]
 80009c8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80009cc:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm2_en  |
 80009ce:	4313      	orrs	r3, r2
 80009d0:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm4_en  |
 80009d2:	7b3b      	ldrb	r3, [r7, #12]
 80009d4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80009d8:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm3_en  |
 80009da:	4313      	orrs	r3, r2
 80009dc:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm5_en  |
 80009de:	7b3b      	ldrb	r3, [r7, #12]
 80009e0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80009e4:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm4_en  |
 80009e6:	4313      	orrs	r3, r2
 80009e8:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm6_en  |
 80009ea:	7b3b      	ldrb	r3, [r7, #12]
 80009ec:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80009f0:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm5_en  |
 80009f2:	4313      	orrs	r3, r2
 80009f4:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm7_en  |
 80009f6:	7b3b      	ldrb	r3, [r7, #12]
 80009f8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80009fc:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm6_en  |
 80009fe:	4313      	orrs	r3, r2
 8000a00:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_a.fsm8_en  |
 8000a02:	7b3b      	ldrb	r3, [r7, #12]
 8000a04:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000a08:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm7_en  |
 8000a0a:	4313      	orrs	r3, r2
 8000a0c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm9_en  |
 8000a0e:	7b7b      	ldrb	r3, [r7, #13]
 8000a10:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000a14:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_a.fsm8_en  |
 8000a16:	4313      	orrs	r3, r2
 8000a18:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm10_en |
 8000a1a:	7b7b      	ldrb	r3, [r7, #13]
 8000a1c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000a20:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm9_en  |
 8000a22:	4313      	orrs	r3, r2
 8000a24:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm11_en |
 8000a26:	7b7b      	ldrb	r3, [r7, #13]
 8000a28:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000a2c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm10_en |
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm12_en |
 8000a32:	7b7b      	ldrb	r3, [r7, #13]
 8000a34:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000a38:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm11_en |
 8000a3a:	4313      	orrs	r3, r2
 8000a3c:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm13_en |
 8000a3e:	7b7b      	ldrb	r3, [r7, #13]
 8000a40:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000a44:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm12_en |
 8000a46:	4313      	orrs	r3, r2
 8000a48:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm14_en |
 8000a4a:	7b7b      	ldrb	r3, [r7, #13]
 8000a4c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000a50:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm13_en |
 8000a52:	4313      	orrs	r3, r2
 8000a54:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm15_en |
 8000a56:	7b7b      	ldrb	r3, [r7, #13]
 8000a58:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8000a5c:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm14_en |
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	b2da      	uxtb	r2, r3
          fsm_enable.fsm_enable_b.fsm16_en ) == PROPERTY_ENABLE ) {
 8000a62:	7b7b      	ldrb	r3, [r7, #13]
 8000a64:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000a68:	b2db      	uxtb	r3, r3
          fsm_enable.fsm_enable_b.fsm15_en |
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	b2db      	uxtb	r3, r3
    if ( (fsm_enable.fsm_enable_a.fsm1_en  |
 8000a6e:	2b01      	cmp	r3, #1
 8000a70:	d163      	bne.n	8000b3a <lsm6dsr_gy_data_rate_set+0x1ae>
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 8000a72:	f107 030b 	add.w	r3, r7, #11
 8000a76:	4619      	mov	r1, r3
 8000a78:	6878      	ldr	r0, [r7, #4]
 8000a7a:	f000 faf3 	bl	8001064 <lsm6dsr_fsm_data_rate_get>
 8000a7e:	6138      	str	r0, [r7, #16]

      if (ret == 0) {
 8000a80:	693b      	ldr	r3, [r7, #16]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d159      	bne.n	8000b3a <lsm6dsr_gy_data_rate_set+0x1ae>
        switch (fsm_odr) {
 8000a86:	7afb      	ldrb	r3, [r7, #11]
 8000a88:	2b03      	cmp	r3, #3
 8000a8a:	d853      	bhi.n	8000b34 <lsm6dsr_gy_data_rate_set+0x1a8>
 8000a8c:	a201      	add	r2, pc, #4	; (adr r2, 8000a94 <lsm6dsr_gy_data_rate_set+0x108>)
 8000a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a92:	bf00      	nop
 8000a94:	08000aa5 	.word	0x08000aa5
 8000a98:	08000ab7 	.word	0x08000ab7
 8000a9c:	08000ad5 	.word	0x08000ad5
 8000aa0:	08000aff 	.word	0x08000aff
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_GY_ODR_OFF) {
 8000aa4:	78fb      	ldrb	r3, [r7, #3]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d102      	bne.n	8000ab0 <lsm6dsr_gy_data_rate_set+0x124>
              odr_gy = LSM6DSR_GY_ODR_12Hz5;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8000aae:	e045      	b.n	8000b3c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8000ab0:	78fb      	ldrb	r3, [r7, #3]
 8000ab2:	75fb      	strb	r3, [r7, #23]
            break;
 8000ab4:	e042      	b.n	8000b3c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_GY_ODR_OFF) {
 8000ab6:	78fb      	ldrb	r3, [r7, #3]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d102      	bne.n	8000ac2 <lsm6dsr_gy_data_rate_set+0x136>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 8000abc:	2302      	movs	r3, #2
 8000abe:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8000ac0:	e03c      	b.n	8000b3c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5) {
 8000ac2:	78fb      	ldrb	r3, [r7, #3]
 8000ac4:	2b01      	cmp	r3, #1
 8000ac6:	d102      	bne.n	8000ace <lsm6dsr_gy_data_rate_set+0x142>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	75fb      	strb	r3, [r7, #23]
            break;
 8000acc:	e036      	b.n	8000b3c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8000ace:	78fb      	ldrb	r3, [r7, #3]
 8000ad0:	75fb      	strb	r3, [r7, #23]
            break;
 8000ad2:	e033      	b.n	8000b3c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_GY_ODR_OFF) {
 8000ad4:	78fb      	ldrb	r3, [r7, #3]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d102      	bne.n	8000ae0 <lsm6dsr_gy_data_rate_set+0x154>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8000ada:	2303      	movs	r3, #3
 8000adc:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8000ade:	e02d      	b.n	8000b3c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5) {
 8000ae0:	78fb      	ldrb	r3, [r7, #3]
 8000ae2:	2b01      	cmp	r3, #1
 8000ae4:	d102      	bne.n	8000aec <lsm6dsr_gy_data_rate_set+0x160>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8000ae6:	2303      	movs	r3, #3
 8000ae8:	75fb      	strb	r3, [r7, #23]
            break;
 8000aea:	e027      	b.n	8000b3c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz) {
 8000aec:	78fb      	ldrb	r3, [r7, #3]
 8000aee:	2b02      	cmp	r3, #2
 8000af0:	d102      	bne.n	8000af8 <lsm6dsr_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8000af2:	2303      	movs	r3, #3
 8000af4:	75fb      	strb	r3, [r7, #23]
            break;
 8000af6:	e021      	b.n	8000b3c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8000af8:	78fb      	ldrb	r3, [r7, #3]
 8000afa:	75fb      	strb	r3, [r7, #23]
            break;
 8000afc:	e01e      	b.n	8000b3c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_GY_ODR_OFF) {
 8000afe:	78fb      	ldrb	r3, [r7, #3]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d102      	bne.n	8000b0a <lsm6dsr_gy_data_rate_set+0x17e>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8000b04:	2304      	movs	r3, #4
 8000b06:	75fb      	strb	r3, [r7, #23]

            else {
              odr_gy = val;
            }

            break;
 8000b08:	e018      	b.n	8000b3c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5) {
 8000b0a:	78fb      	ldrb	r3, [r7, #3]
 8000b0c:	2b01      	cmp	r3, #1
 8000b0e:	d102      	bne.n	8000b16 <lsm6dsr_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8000b10:	2304      	movs	r3, #4
 8000b12:	75fb      	strb	r3, [r7, #23]
            break;
 8000b14:	e012      	b.n	8000b3c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz) {
 8000b16:	78fb      	ldrb	r3, [r7, #3]
 8000b18:	2b02      	cmp	r3, #2
 8000b1a:	d102      	bne.n	8000b22 <lsm6dsr_gy_data_rate_set+0x196>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8000b1c:	2304      	movs	r3, #4
 8000b1e:	75fb      	strb	r3, [r7, #23]
            break;
 8000b20:	e00c      	b.n	8000b3c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_52Hz) {
 8000b22:	78fb      	ldrb	r3, [r7, #3]
 8000b24:	2b03      	cmp	r3, #3
 8000b26:	d102      	bne.n	8000b2e <lsm6dsr_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8000b28:	2304      	movs	r3, #4
 8000b2a:	75fb      	strb	r3, [r7, #23]
            break;
 8000b2c:	e006      	b.n	8000b3c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8000b2e:	78fb      	ldrb	r3, [r7, #3]
 8000b30:	75fb      	strb	r3, [r7, #23]
            break;
 8000b32:	e003      	b.n	8000b3c <lsm6dsr_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 8000b34:	78fb      	ldrb	r3, [r7, #3]
 8000b36:	75fb      	strb	r3, [r7, #23]
            break;
 8000b38:	e000      	b.n	8000b3c <lsm6dsr_gy_data_rate_set+0x1b0>
        }
      }
 8000b3a:	bf00      	nop
    }
  }

  if (ret == 0) {
 8000b3c:	693b      	ldr	r3, [r7, #16]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d107      	bne.n	8000b52 <lsm6dsr_gy_data_rate_set+0x1c6>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8000b42:	f107 0208 	add.w	r2, r7, #8
 8000b46:	2301      	movs	r3, #1
 8000b48:	2111      	movs	r1, #17
 8000b4a:	6878      	ldr	r0, [r7, #4]
 8000b4c:	f7ff fd5a 	bl	8000604 <lsm6dsr_read_reg>
 8000b50:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0) {
 8000b52:	693b      	ldr	r3, [r7, #16]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d10f      	bne.n	8000b78 <lsm6dsr_gy_data_rate_set+0x1ec>
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 8000b58:	7dfb      	ldrb	r3, [r7, #23]
 8000b5a:	f003 030f 	and.w	r3, r3, #15
 8000b5e:	b2da      	uxtb	r2, r3
 8000b60:	7a3b      	ldrb	r3, [r7, #8]
 8000b62:	f362 1307 	bfi	r3, r2, #4, #4
 8000b66:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8000b68:	f107 0208 	add.w	r2, r7, #8
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	2111      	movs	r1, #17
 8000b70:	6878      	ldr	r0, [r7, #4]
 8000b72:	f7ff fd5f 	bl	8000634 <lsm6dsr_write_reg>
 8000b76:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8000b78:	693b      	ldr	r3, [r7, #16]
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	3718      	adds	r7, #24
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop

08000b84 <lsm6dsr_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	460b      	mov	r3, r1
 8000b8e:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8000b90:	f107 0208 	add.w	r2, r7, #8
 8000b94:	2301      	movs	r3, #1
 8000b96:	2112      	movs	r1, #18
 8000b98:	6878      	ldr	r0, [r7, #4]
 8000b9a:	f7ff fd33 	bl	8000604 <lsm6dsr_read_reg>
 8000b9e:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d10f      	bne.n	8000bc6 <lsm6dsr_block_data_update_set+0x42>
    ctrl3_c.bdu = (uint8_t)val;
 8000ba6:	78fb      	ldrb	r3, [r7, #3]
 8000ba8:	f003 0301 	and.w	r3, r3, #1
 8000bac:	b2da      	uxtb	r2, r3
 8000bae:	7a3b      	ldrb	r3, [r7, #8]
 8000bb0:	f362 1386 	bfi	r3, r2, #6, #1
 8000bb4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8000bb6:	f107 0208 	add.w	r2, r7, #8
 8000bba:	2301      	movs	r3, #1
 8000bbc:	2112      	movs	r1, #18
 8000bbe:	6878      	ldr	r0, [r7, #4]
 8000bc0:	f7ff fd38 	bl	8000634 <lsm6dsr_write_reg>
 8000bc4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8000bc6:	68fb      	ldr	r3, [r7, #12]
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3710      	adds	r7, #16
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <lsm6dsr_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b084      	sub	sp, #16
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
 8000bd8:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8000bda:	f107 0208 	add.w	r2, r7, #8
 8000bde:	2301      	movs	r3, #1
 8000be0:	211e      	movs	r1, #30
 8000be2:	6878      	ldr	r0, [r7, #4]
 8000be4:	f7ff fd0e 	bl	8000604 <lsm6dsr_read_reg>
 8000be8:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 8000bea:	7a3b      	ldrb	r3, [r7, #8]
 8000bec:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000bf0:	b2db      	uxtb	r3, r3
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	701a      	strb	r2, [r3, #0]
  return ret;
 8000bf8:	68fb      	ldr	r3, [r7, #12]
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3710      	adds	r7, #16
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}

08000c02 <lsm6dsr_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8000c02:	b580      	push	{r7, lr}
 8000c04:	b084      	sub	sp, #16
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	6078      	str	r0, [r7, #4]
 8000c0a:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8000c0c:	f107 0208 	add.w	r2, r7, #8
 8000c10:	2301      	movs	r3, #1
 8000c12:	211e      	movs	r1, #30
 8000c14:	6878      	ldr	r0, [r7, #4]
 8000c16:	f7ff fcf5 	bl	8000604 <lsm6dsr_read_reg>
 8000c1a:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 8000c1c:	7a3b      	ldrb	r3, [r7, #8]
 8000c1e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	461a      	mov	r2, r3
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	701a      	strb	r2, [r3, #0]
  return ret;
 8000c2a:	68fb      	ldr	r3, [r7, #12]
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3710      	adds	r7, #16
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}

08000c34 <lsm6dsr_temp_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8000c3e:	f107 0208 	add.w	r2, r7, #8
 8000c42:	2301      	movs	r3, #1
 8000c44:	211e      	movs	r1, #30
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f7ff fcdc 	bl	8000604 <lsm6dsr_read_reg>
 8000c4c:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.tda;
 8000c4e:	7a3b      	ldrb	r3, [r7, #8]
 8000c50:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000c54:	b2db      	uxtb	r3, r3
 8000c56:	461a      	mov	r2, r3
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	701a      	strb	r2, [r3, #0]
  return ret;
 8000c5c:	68fb      	ldr	r3, [r7, #12]
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	3710      	adds	r7, #16
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}

08000c66 <lsm6dsr_temperature_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8000c66:	b580      	push	{r7, lr}
 8000c68:	b084      	sub	sp, #16
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	6078      	str	r0, [r7, #4]
 8000c6e:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUT_TEMP_L, buff, 2);
 8000c70:	f107 0208 	add.w	r2, r7, #8
 8000c74:	2302      	movs	r3, #2
 8000c76:	2120      	movs	r1, #32
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f7ff fcc3 	bl	8000604 <lsm6dsr_read_reg>
 8000c7e:	60f8      	str	r0, [r7, #12]
  val[0] = (int16_t)buff[1];
 8000c80:	7a7b      	ldrb	r3, [r7, #9]
 8000c82:	b21a      	sxth	r2, r3
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c8e:	b29b      	uxth	r3, r3
 8000c90:	021b      	lsls	r3, r3, #8
 8000c92:	b29a      	uxth	r2, r3
 8000c94:	7a3b      	ldrb	r3, [r7, #8]
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	4413      	add	r3, r2
 8000c9a:	b29b      	uxth	r3, r3
 8000c9c:	b21a      	sxth	r2, r3
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	801a      	strh	r2, [r3, #0]
  return ret;
 8000ca2:	68fb      	ldr	r3, [r7, #12]
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3710      	adds	r7, #16
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}

08000cac <lsm6dsr_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b086      	sub	sp, #24
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
 8000cb4:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_G, buff, 6);
 8000cb6:	f107 020c 	add.w	r2, r7, #12
 8000cba:	2306      	movs	r3, #6
 8000cbc:	2122      	movs	r1, #34	; 0x22
 8000cbe:	6878      	ldr	r0, [r7, #4]
 8000cc0:	f7ff fca0 	bl	8000604 <lsm6dsr_read_reg>
 8000cc4:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8000cc6:	7b7b      	ldrb	r3, [r7, #13]
 8000cc8:	b21a      	sxth	r2, r3
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cd4:	b29b      	uxth	r3, r3
 8000cd6:	021b      	lsls	r3, r3, #8
 8000cd8:	b29a      	uxth	r2, r3
 8000cda:	7b3b      	ldrb	r3, [r7, #12]
 8000cdc:	b29b      	uxth	r3, r3
 8000cde:	4413      	add	r3, r2
 8000ce0:	b29b      	uxth	r3, r3
 8000ce2:	b21a      	sxth	r2, r3
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8000ce8:	7bfa      	ldrb	r2, [r7, #15]
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	3302      	adds	r3, #2
 8000cee:	b212      	sxth	r2, r2
 8000cf0:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	3302      	adds	r3, #2
 8000cf6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	021b      	lsls	r3, r3, #8
 8000cfe:	b29a      	uxth	r2, r3
 8000d00:	7bbb      	ldrb	r3, [r7, #14]
 8000d02:	b29b      	uxth	r3, r3
 8000d04:	4413      	add	r3, r2
 8000d06:	b29a      	uxth	r2, r3
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	3302      	adds	r3, #2
 8000d0c:	b212      	sxth	r2, r2
 8000d0e:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8000d10:	7c7a      	ldrb	r2, [r7, #17]
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	3304      	adds	r3, #4
 8000d16:	b212      	sxth	r2, r2
 8000d18:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	3304      	adds	r3, #4
 8000d1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d22:	b29b      	uxth	r3, r3
 8000d24:	021b      	lsls	r3, r3, #8
 8000d26:	b29a      	uxth	r2, r3
 8000d28:	7c3b      	ldrb	r3, [r7, #16]
 8000d2a:	b29b      	uxth	r3, r3
 8000d2c:	4413      	add	r3, r2
 8000d2e:	b29a      	uxth	r2, r3
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	3304      	adds	r3, #4
 8000d34:	b212      	sxth	r2, r2
 8000d36:	801a      	strh	r2, [r3, #0]
  return ret;
 8000d38:	697b      	ldr	r3, [r7, #20]
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3718      	adds	r7, #24
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <lsm6dsr_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8000d42:	b580      	push	{r7, lr}
 8000d44:	b086      	sub	sp, #24
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
 8000d4a:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_A, buff, 6);
 8000d4c:	f107 020c 	add.w	r2, r7, #12
 8000d50:	2306      	movs	r3, #6
 8000d52:	2128      	movs	r1, #40	; 0x28
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f7ff fc55 	bl	8000604 <lsm6dsr_read_reg>
 8000d5a:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8000d5c:	7b7b      	ldrb	r3, [r7, #13]
 8000d5e:	b21a      	sxth	r2, r3
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d6a:	b29b      	uxth	r3, r3
 8000d6c:	021b      	lsls	r3, r3, #8
 8000d6e:	b29a      	uxth	r2, r3
 8000d70:	7b3b      	ldrb	r3, [r7, #12]
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	4413      	add	r3, r2
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	b21a      	sxth	r2, r3
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8000d7e:	7bfa      	ldrb	r2, [r7, #15]
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	3302      	adds	r3, #2
 8000d84:	b212      	sxth	r2, r2
 8000d86:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	3302      	adds	r3, #2
 8000d8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d90:	b29b      	uxth	r3, r3
 8000d92:	021b      	lsls	r3, r3, #8
 8000d94:	b29a      	uxth	r2, r3
 8000d96:	7bbb      	ldrb	r3, [r7, #14]
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	4413      	add	r3, r2
 8000d9c:	b29a      	uxth	r2, r3
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	3302      	adds	r3, #2
 8000da2:	b212      	sxth	r2, r2
 8000da4:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8000da6:	7c7a      	ldrb	r2, [r7, #17]
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	3304      	adds	r3, #4
 8000dac:	b212      	sxth	r2, r2
 8000dae:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	3304      	adds	r3, #4
 8000db4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000db8:	b29b      	uxth	r3, r3
 8000dba:	021b      	lsls	r3, r3, #8
 8000dbc:	b29a      	uxth	r2, r3
 8000dbe:	7c3b      	ldrb	r3, [r7, #16]
 8000dc0:	b29b      	uxth	r3, r3
 8000dc2:	4413      	add	r3, r2
 8000dc4:	b29a      	uxth	r2, r3
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	3304      	adds	r3, #4
 8000dca:	b212      	sxth	r2, r2
 8000dcc:	801a      	strh	r2, [r3, #0]
  return ret;
 8000dce:	697b      	ldr	r3, [r7, #20]
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	3718      	adds	r7, #24
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <lsm6dsr_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dsr_reg_access_t val)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	460b      	mov	r3, r1
 8000de2:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_func_cfg_access_t func_cfg_access;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 8000de4:	f107 0208 	add.w	r2, r7, #8
 8000de8:	2301      	movs	r3, #1
 8000dea:	2101      	movs	r1, #1
 8000dec:	6878      	ldr	r0, [r7, #4]
 8000dee:	f7ff fc09 	bl	8000604 <lsm6dsr_read_reg>
 8000df2:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&func_cfg_access, 1);

  if (ret == 0) {
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d10f      	bne.n	8000e1a <lsm6dsr_mem_bank_set+0x42>
    func_cfg_access.reg_access = (uint8_t)val;
 8000dfa:	78fb      	ldrb	r3, [r7, #3]
 8000dfc:	f003 0303 	and.w	r3, r3, #3
 8000e00:	b2da      	uxtb	r2, r3
 8000e02:	7a3b      	ldrb	r3, [r7, #8]
 8000e04:	f362 1387 	bfi	r3, r2, #6, #2
 8000e08:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 8000e0a:	f107 0208 	add.w	r2, r7, #8
 8000e0e:	2301      	movs	r3, #1
 8000e10:	2101      	movs	r1, #1
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	f7ff fc0e 	bl	8000634 <lsm6dsr_write_reg>
 8000e18:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 8000e1a:	68fb      	ldr	r3, [r7, #12]
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	3710      	adds	r7, #16
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <lsm6dsr_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b084      	sub	sp, #16
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_WHO_AM_I, buff, 1);
 8000e2e:	2301      	movs	r3, #1
 8000e30:	683a      	ldr	r2, [r7, #0]
 8000e32:	210f      	movs	r1, #15
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f7ff fbe5 	bl	8000604 <lsm6dsr_read_reg>
 8000e3a:	60f8      	str	r0, [r7, #12]
  return ret;
 8000e3c:	68fb      	ldr	r3, [r7, #12]
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	3710      	adds	r7, #16
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <lsm6dsr_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b084      	sub	sp, #16
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	6078      	str	r0, [r7, #4]
 8000e4e:	460b      	mov	r3, r1
 8000e50:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8000e52:	f107 0208 	add.w	r2, r7, #8
 8000e56:	2301      	movs	r3, #1
 8000e58:	2112      	movs	r1, #18
 8000e5a:	6878      	ldr	r0, [r7, #4]
 8000e5c:	f7ff fbd2 	bl	8000604 <lsm6dsr_read_reg>
 8000e60:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d10f      	bne.n	8000e88 <lsm6dsr_reset_set+0x42>
    ctrl3_c.sw_reset = (uint8_t)val;
 8000e68:	78fb      	ldrb	r3, [r7, #3]
 8000e6a:	f003 0301 	and.w	r3, r3, #1
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	7a3b      	ldrb	r3, [r7, #8]
 8000e72:	f362 0300 	bfi	r3, r2, #0, #1
 8000e76:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8000e78:	f107 0208 	add.w	r2, r7, #8
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	2112      	movs	r1, #18
 8000e80:	6878      	ldr	r0, [r7, #4]
 8000e82:	f7ff fbd7 	bl	8000634 <lsm6dsr_write_reg>
 8000e86:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8000e88:	68fb      	ldr	r3, [r7, #12]
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3710      	adds	r7, #16
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <lsm6dsr_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b084      	sub	sp, #16
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
 8000e9a:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8000e9c:	f107 0208 	add.w	r2, r7, #8
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	2112      	movs	r1, #18
 8000ea4:	6878      	ldr	r0, [r7, #4]
 8000ea6:	f7ff fbad 	bl	8000604 <lsm6dsr_read_reg>
 8000eaa:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 8000eac:	7a3b      	ldrb	r3, [r7, #8]
 8000eae:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	701a      	strb	r2, [r3, #0]
  return ret;
 8000eba:	68fb      	ldr	r3, [r7, #12]
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3710      	adds	r7, #16
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <lsm6dsr_xl_filter_lp2_set>:
  * @param  val    Change the values of lpf2_xl_en in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_filter_lp2_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	460b      	mov	r3, r1
 8000ece:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8000ed0:	f107 0208 	add.w	r2, r7, #8
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	2110      	movs	r1, #16
 8000ed8:	6878      	ldr	r0, [r7, #4]
 8000eda:	f7ff fb93 	bl	8000604 <lsm6dsr_read_reg>
 8000ede:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d10f      	bne.n	8000f06 <lsm6dsr_xl_filter_lp2_set+0x42>
    ctrl1_xl.lpf2_xl_en = (uint8_t)val;
 8000ee6:	78fb      	ldrb	r3, [r7, #3]
 8000ee8:	f003 0301 	and.w	r3, r3, #1
 8000eec:	b2da      	uxtb	r2, r3
 8000eee:	7a3b      	ldrb	r3, [r7, #8]
 8000ef0:	f362 0341 	bfi	r3, r2, #1, #1
 8000ef4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8000ef6:	f107 0208 	add.w	r2, r7, #8
 8000efa:	2301      	movs	r3, #1
 8000efc:	2110      	movs	r1, #16
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f7ff fb98 	bl	8000634 <lsm6dsr_write_reg>
 8000f04:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8000f06:	68fb      	ldr	r3, [r7, #12]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3710      	adds	r7, #16
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <lsm6dsr_xl_hp_path_on_out_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_hp_path_on_out_set(stmdev_ctx_t *ctx,
                                      lsm6dsr_hp_slope_xl_en_t val)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	460b      	mov	r3, r1
 8000f1a:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl8_xl_t ctrl8_xl;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL8_XL, (uint8_t *)&ctrl8_xl,
 8000f1c:	f107 0208 	add.w	r2, r7, #8
 8000f20:	2301      	movs	r3, #1
 8000f22:	2117      	movs	r1, #23
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f7ff fb6d 	bl	8000604 <lsm6dsr_read_reg>
 8000f2a:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d121      	bne.n	8000f76 <lsm6dsr_xl_hp_path_on_out_set+0x66>
    ctrl8_xl.hp_slope_xl_en = (((uint8_t)val & 0x10U) >> 4);
 8000f32:	78fb      	ldrb	r3, [r7, #3]
 8000f34:	091b      	lsrs	r3, r3, #4
 8000f36:	f003 0301 	and.w	r3, r3, #1
 8000f3a:	b2da      	uxtb	r2, r3
 8000f3c:	7a3b      	ldrb	r3, [r7, #8]
 8000f3e:	f362 0382 	bfi	r3, r2, #2, #1
 8000f42:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hp_ref_mode_xl = (((uint8_t)val & 0x20U) >> 5);
 8000f44:	78fb      	ldrb	r3, [r7, #3]
 8000f46:	095b      	lsrs	r3, r3, #5
 8000f48:	f003 0301 	and.w	r3, r3, #1
 8000f4c:	b2da      	uxtb	r2, r3
 8000f4e:	7a3b      	ldrb	r3, [r7, #8]
 8000f50:	f362 1304 	bfi	r3, r2, #4, #1
 8000f54:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hpcf_xl = (uint8_t)val & 0x07U;
 8000f56:	78fb      	ldrb	r3, [r7, #3]
 8000f58:	f003 0307 	and.w	r3, r3, #7
 8000f5c:	b2da      	uxtb	r2, r3
 8000f5e:	7a3b      	ldrb	r3, [r7, #8]
 8000f60:	f362 1347 	bfi	r3, r2, #5, #3
 8000f64:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL8_XL,
 8000f66:	f107 0208 	add.w	r2, r7, #8
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	2117      	movs	r1, #23
 8000f6e:	6878      	ldr	r0, [r7, #4]
 8000f70:	f7ff fb60 	bl	8000634 <lsm6dsr_write_reg>
 8000f74:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl8_xl, 1);
  }

  return ret;
 8000f76:	68fb      	ldr	r3, [r7, #12]
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3710      	adds	r7, #16
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <lsm6dsr_i3c_disable_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dsr_i3c_disable_t val)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b086      	sub	sp, #24
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	460b      	mov	r3, r1
 8000f8a:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl9_xl_t ctrl9_xl;
  lsm6dsr_i3c_bus_avb_t i3c_bus_avb;
  int32_t ret;
  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL9_XL, (uint8_t *)&ctrl9_xl,
 8000f8c:	f107 0210 	add.w	r2, r7, #16
 8000f90:	2301      	movs	r3, #1
 8000f92:	2118      	movs	r1, #24
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	f7ff fb35 	bl	8000604 <lsm6dsr_read_reg>
 8000f9a:	6178      	str	r0, [r7, #20]
                         1);

  if (ret == 0) {
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d111      	bne.n	8000fc6 <lsm6dsr_i3c_disable_set+0x46>
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 8000fa2:	78fb      	ldrb	r3, [r7, #3]
 8000fa4:	09db      	lsrs	r3, r3, #7
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	f003 0301 	and.w	r3, r3, #1
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	7c3b      	ldrb	r3, [r7, #16]
 8000fb0:	f362 0341 	bfi	r3, r2, #1, #1
 8000fb4:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL9_XL,
 8000fb6:	f107 0210 	add.w	r2, r7, #16
 8000fba:	2301      	movs	r3, #1
 8000fbc:	2118      	movs	r1, #24
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f7ff fb38 	bl	8000634 <lsm6dsr_write_reg>
 8000fc4:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&ctrl9_xl, 1);
  }

  if (ret == 0) {
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d107      	bne.n	8000fdc <lsm6dsr_i3c_disable_set+0x5c>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_I3C_BUS_AVB,
 8000fcc:	f107 020c 	add.w	r2, r7, #12
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	2162      	movs	r1, #98	; 0x62
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f7ff fb15 	bl	8000604 <lsm6dsr_read_reg>
 8000fda:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0) {
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d10f      	bne.n	8001002 <lsm6dsr_i3c_disable_set+0x82>
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 8000fe2:	78fb      	ldrb	r3, [r7, #3]
 8000fe4:	f003 0303 	and.w	r3, r3, #3
 8000fe8:	b2da      	uxtb	r2, r3
 8000fea:	7b3b      	ldrb	r3, [r7, #12]
 8000fec:	f362 03c4 	bfi	r3, r2, #3, #2
 8000ff0:	733b      	strb	r3, [r7, #12]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_I3C_BUS_AVB,
 8000ff2:	f107 020c 	add.w	r2, r7, #12
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	2162      	movs	r1, #98	; 0x62
 8000ffa:	6878      	ldr	r0, [r7, #4]
 8000ffc:	f7ff fb1a 	bl	8000634 <lsm6dsr_write_reg>
 8001000:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
 8001002:	697b      	ldr	r3, [r7, #20]
}
 8001004:	4618      	mov	r0, r3
 8001006:	3718      	adds	r7, #24
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <lsm6dsr_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dsr_emb_fsm_enable_t *val)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8001016:	2102      	movs	r1, #2
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f7ff fedd 	bl	8000dd8 <lsm6dsr_mem_bank_set>
 800101e:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d106      	bne.n	8001034 <lsm6dsr_fsm_enable_get+0x28>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
                           (uint8_t *)&val->fsm_enable_a, 1);
 8001026:	683a      	ldr	r2, [r7, #0]
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
 8001028:	2301      	movs	r3, #1
 800102a:	2146      	movs	r1, #70	; 0x46
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f7ff fae9 	bl	8000604 <lsm6dsr_read_reg>
 8001032:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0) {
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d107      	bne.n	800104a <lsm6dsr_fsm_enable_get+0x3e>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
                           (uint8_t *)&val->fsm_enable_b, 1);
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	1c5a      	adds	r2, r3, #1
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
 800103e:	2301      	movs	r3, #1
 8001040:	2147      	movs	r1, #71	; 0x47
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f7ff fade 	bl	8000604 <lsm6dsr_read_reg>
 8001048:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0) {
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d104      	bne.n	800105a <lsm6dsr_fsm_enable_get+0x4e>
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8001050:	2100      	movs	r1, #0
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f7ff fec0 	bl	8000dd8 <lsm6dsr_mem_bank_set>
 8001058:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800105a:	68fb      	ldr	r3, [r7, #12]
}
 800105c:	4618      	mov	r0, r3
 800105e:	3710      	adds	r7, #16
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <lsm6dsr_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dsr_fsm_odr_t *val)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	6039      	str	r1, [r7, #0]
  lsm6dsr_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;
  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 800106e:	2102      	movs	r1, #2
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f7ff feb1 	bl	8000dd8 <lsm6dsr_mem_bank_set>
 8001076:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d107      	bne.n	800108e <lsm6dsr_fsm_data_rate_get+0x2a>
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_EMB_FUNC_ODR_CFG_B,
 800107e:	f107 0208 	add.w	r2, r7, #8
 8001082:	2301      	movs	r3, #1
 8001084:	215f      	movs	r1, #95	; 0x5f
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	f7ff fabc 	bl	8000604 <lsm6dsr_read_reg>
 800108c:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0) {
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d104      	bne.n	800109e <lsm6dsr_fsm_data_rate_get+0x3a>
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8001094:	2100      	movs	r1, #0
 8001096:	6878      	ldr	r0, [r7, #4]
 8001098:	f7ff fe9e 	bl	8000dd8 <lsm6dsr_mem_bank_set>
 800109c:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr) {
 800109e:	7a3b      	ldrb	r3, [r7, #8]
 80010a0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	2b03      	cmp	r3, #3
 80010a8:	d81a      	bhi.n	80010e0 <lsm6dsr_fsm_data_rate_get+0x7c>
 80010aa:	a201      	add	r2, pc, #4	; (adr r2, 80010b0 <lsm6dsr_fsm_data_rate_get+0x4c>)
 80010ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010b0:	080010c1 	.word	0x080010c1
 80010b4:	080010c9 	.word	0x080010c9
 80010b8:	080010d1 	.word	0x080010d1
 80010bc:	080010d9 	.word	0x080010d9
    case LSM6DSR_ODR_FSM_12Hz5:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	2200      	movs	r2, #0
 80010c4:	701a      	strb	r2, [r3, #0]
      break;
 80010c6:	e00f      	b.n	80010e8 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_26Hz:
      *val = LSM6DSR_ODR_FSM_26Hz;
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	2201      	movs	r2, #1
 80010cc:	701a      	strb	r2, [r3, #0]
      break;
 80010ce:	e00b      	b.n	80010e8 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_52Hz:
      *val = LSM6DSR_ODR_FSM_52Hz;
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	2202      	movs	r2, #2
 80010d4:	701a      	strb	r2, [r3, #0]
      break;
 80010d6:	e007      	b.n	80010e8 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_104Hz:
      *val = LSM6DSR_ODR_FSM_104Hz;
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	2203      	movs	r2, #3
 80010dc:	701a      	strb	r2, [r3, #0]
      break;
 80010de:	e003      	b.n	80010e8 <lsm6dsr_fsm_data_rate_get+0x84>

    default:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	2200      	movs	r2, #0
 80010e4:	701a      	strb	r2, [r3, #0]
      break;
 80010e6:	bf00      	nop
  }

  return ret;
 80010e8:	68fb      	ldr	r3, [r7, #12]
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop

080010f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010f8:	f000 fa96 	bl	8001628 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010fc:	f000 f809 	bl	8001112 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001100:	f000 f8d8 	bl	80012b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001104:	f000 f8a6 	bl	8001254 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001108:	f000 f864 	bl	80011d4 <MX_I2C1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	lsm6dsr_read_data_polling();
 800110c:	f7ff f8c0 	bl	8000290 <lsm6dsr_read_data_polling>
  {
 8001110:	e7fc      	b.n	800110c <main+0x18>

08001112 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	b0a6      	sub	sp, #152	; 0x98
 8001116:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001118:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800111c:	2228      	movs	r2, #40	; 0x28
 800111e:	2100      	movs	r1, #0
 8001120:	4618      	mov	r0, r3
 8001122:	f003 fab5 	bl	8004690 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001126:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	605a      	str	r2, [r3, #4]
 8001130:	609a      	str	r2, [r3, #8]
 8001132:	60da      	str	r2, [r3, #12]
 8001134:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001136:	1d3b      	adds	r3, r7, #4
 8001138:	2258      	movs	r2, #88	; 0x58
 800113a:	2100      	movs	r1, #0
 800113c:	4618      	mov	r0, r3
 800113e:	f003 faa7 	bl	8004690 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001142:	2302      	movs	r3, #2
 8001144:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001146:	2301      	movs	r3, #1
 8001148:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800114a:	2310      	movs	r3, #16
 800114c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001150:	2302      	movs	r3, #2
 8001152:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001156:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800115a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800115e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001162:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001166:	2300      	movs	r3, #0
 8001168:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800116c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001170:	4618      	mov	r0, r3
 8001172:	f001 fadb 	bl	800272c <HAL_RCC_OscConfig>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800117c:	f000 f902 	bl	8001384 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001180:	230f      	movs	r3, #15
 8001182:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001184:	2302      	movs	r3, #2
 8001186:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001188:	2300      	movs	r3, #0
 800118a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800118c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001190:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001192:	2300      	movs	r3, #0
 8001194:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001196:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800119a:	2102      	movs	r1, #2
 800119c:	4618      	mov	r0, r3
 800119e:	f002 f9db 	bl	8003558 <HAL_RCC_ClockConfig>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80011a8:	f000 f8ec 	bl	8001384 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 80011ac:	2322      	movs	r3, #34	; 0x22
 80011ae:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80011b0:	2300      	movs	r3, #0
 80011b2:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80011b4:	2300      	movs	r3, #0
 80011b6:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011b8:	1d3b      	adds	r3, r7, #4
 80011ba:	4618      	mov	r0, r3
 80011bc:	f002 fc02 	bl	80039c4 <HAL_RCCEx_PeriphCLKConfig>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80011c6:	f000 f8dd 	bl	8001384 <Error_Handler>
  }
}
 80011ca:	bf00      	nop
 80011cc:	3798      	adds	r7, #152	; 0x98
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
	...

080011d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011d8:	4b1b      	ldr	r3, [pc, #108]	; (8001248 <MX_I2C1_Init+0x74>)
 80011da:	4a1c      	ldr	r2, [pc, #112]	; (800124c <MX_I2C1_Init+0x78>)
 80011dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80011de:	4b1a      	ldr	r3, [pc, #104]	; (8001248 <MX_I2C1_Init+0x74>)
 80011e0:	4a1b      	ldr	r2, [pc, #108]	; (8001250 <MX_I2C1_Init+0x7c>)
 80011e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011e4:	4b18      	ldr	r3, [pc, #96]	; (8001248 <MX_I2C1_Init+0x74>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011ea:	4b17      	ldr	r3, [pc, #92]	; (8001248 <MX_I2C1_Init+0x74>)
 80011ec:	2201      	movs	r2, #1
 80011ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011f0:	4b15      	ldr	r3, [pc, #84]	; (8001248 <MX_I2C1_Init+0x74>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011f6:	4b14      	ldr	r3, [pc, #80]	; (8001248 <MX_I2C1_Init+0x74>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011fc:	4b12      	ldr	r3, [pc, #72]	; (8001248 <MX_I2C1_Init+0x74>)
 80011fe:	2200      	movs	r2, #0
 8001200:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001202:	4b11      	ldr	r3, [pc, #68]	; (8001248 <MX_I2C1_Init+0x74>)
 8001204:	2200      	movs	r2, #0
 8001206:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001208:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <MX_I2C1_Init+0x74>)
 800120a:	2200      	movs	r2, #0
 800120c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800120e:	480e      	ldr	r0, [pc, #56]	; (8001248 <MX_I2C1_Init+0x74>)
 8001210:	f000 fd1a 	bl	8001c48 <HAL_I2C_Init>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800121a:	f000 f8b3 	bl	8001384 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800121e:	2100      	movs	r1, #0
 8001220:	4809      	ldr	r0, [pc, #36]	; (8001248 <MX_I2C1_Init+0x74>)
 8001222:	f001 f9eb 	bl	80025fc <HAL_I2CEx_ConfigAnalogFilter>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800122c:	f000 f8aa 	bl	8001384 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001230:	2100      	movs	r1, #0
 8001232:	4805      	ldr	r0, [pc, #20]	; (8001248 <MX_I2C1_Init+0x74>)
 8001234:	f001 fa2d 	bl	8002692 <HAL_I2CEx_ConfigDigitalFilter>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800123e:	f000 f8a1 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	200004b0 	.word	0x200004b0
 800124c:	40005400 	.word	0x40005400
 8001250:	2000090e 	.word	0x2000090e

08001254 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001258:	4b14      	ldr	r3, [pc, #80]	; (80012ac <MX_USART2_UART_Init+0x58>)
 800125a:	4a15      	ldr	r2, [pc, #84]	; (80012b0 <MX_USART2_UART_Init+0x5c>)
 800125c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800125e:	4b13      	ldr	r3, [pc, #76]	; (80012ac <MX_USART2_UART_Init+0x58>)
 8001260:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001264:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001266:	4b11      	ldr	r3, [pc, #68]	; (80012ac <MX_USART2_UART_Init+0x58>)
 8001268:	2200      	movs	r2, #0
 800126a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800126c:	4b0f      	ldr	r3, [pc, #60]	; (80012ac <MX_USART2_UART_Init+0x58>)
 800126e:	2200      	movs	r2, #0
 8001270:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001272:	4b0e      	ldr	r3, [pc, #56]	; (80012ac <MX_USART2_UART_Init+0x58>)
 8001274:	2200      	movs	r2, #0
 8001276:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001278:	4b0c      	ldr	r3, [pc, #48]	; (80012ac <MX_USART2_UART_Init+0x58>)
 800127a:	220c      	movs	r2, #12
 800127c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800127e:	4b0b      	ldr	r3, [pc, #44]	; (80012ac <MX_USART2_UART_Init+0x58>)
 8001280:	2200      	movs	r2, #0
 8001282:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001284:	4b09      	ldr	r3, [pc, #36]	; (80012ac <MX_USART2_UART_Init+0x58>)
 8001286:	2200      	movs	r2, #0
 8001288:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800128a:	4b08      	ldr	r3, [pc, #32]	; (80012ac <MX_USART2_UART_Init+0x58>)
 800128c:	2200      	movs	r2, #0
 800128e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001290:	4b06      	ldr	r3, [pc, #24]	; (80012ac <MX_USART2_UART_Init+0x58>)
 8001292:	2200      	movs	r2, #0
 8001294:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001296:	4805      	ldr	r0, [pc, #20]	; (80012ac <MX_USART2_UART_Init+0x58>)
 8001298:	f002 fdb2 	bl	8003e00 <HAL_UART_Init>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80012a2:	f000 f86f 	bl	8001384 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	200004fc 	.word	0x200004fc
 80012b0:	40004400 	.word	0x40004400

080012b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b08a      	sub	sp, #40	; 0x28
 80012b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ba:	f107 0314 	add.w	r3, r7, #20
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	605a      	str	r2, [r3, #4]
 80012c4:	609a      	str	r2, [r3, #8]
 80012c6:	60da      	str	r2, [r3, #12]
 80012c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ca:	4b2b      	ldr	r3, [pc, #172]	; (8001378 <MX_GPIO_Init+0xc4>)
 80012cc:	695b      	ldr	r3, [r3, #20]
 80012ce:	4a2a      	ldr	r2, [pc, #168]	; (8001378 <MX_GPIO_Init+0xc4>)
 80012d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80012d4:	6153      	str	r3, [r2, #20]
 80012d6:	4b28      	ldr	r3, [pc, #160]	; (8001378 <MX_GPIO_Init+0xc4>)
 80012d8:	695b      	ldr	r3, [r3, #20]
 80012da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80012de:	613b      	str	r3, [r7, #16]
 80012e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012e2:	4b25      	ldr	r3, [pc, #148]	; (8001378 <MX_GPIO_Init+0xc4>)
 80012e4:	695b      	ldr	r3, [r3, #20]
 80012e6:	4a24      	ldr	r2, [pc, #144]	; (8001378 <MX_GPIO_Init+0xc4>)
 80012e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012ec:	6153      	str	r3, [r2, #20]
 80012ee:	4b22      	ldr	r3, [pc, #136]	; (8001378 <MX_GPIO_Init+0xc4>)
 80012f0:	695b      	ldr	r3, [r3, #20]
 80012f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fa:	4b1f      	ldr	r3, [pc, #124]	; (8001378 <MX_GPIO_Init+0xc4>)
 80012fc:	695b      	ldr	r3, [r3, #20]
 80012fe:	4a1e      	ldr	r2, [pc, #120]	; (8001378 <MX_GPIO_Init+0xc4>)
 8001300:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001304:	6153      	str	r3, [r2, #20]
 8001306:	4b1c      	ldr	r3, [pc, #112]	; (8001378 <MX_GPIO_Init+0xc4>)
 8001308:	695b      	ldr	r3, [r3, #20]
 800130a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800130e:	60bb      	str	r3, [r7, #8]
 8001310:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001312:	4b19      	ldr	r3, [pc, #100]	; (8001378 <MX_GPIO_Init+0xc4>)
 8001314:	695b      	ldr	r3, [r3, #20]
 8001316:	4a18      	ldr	r2, [pc, #96]	; (8001378 <MX_GPIO_Init+0xc4>)
 8001318:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800131c:	6153      	str	r3, [r2, #20]
 800131e:	4b16      	ldr	r3, [pc, #88]	; (8001378 <MX_GPIO_Init+0xc4>)
 8001320:	695b      	ldr	r3, [r3, #20]
 8001322:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001326:	607b      	str	r3, [r7, #4]
 8001328:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800132a:	2200      	movs	r2, #0
 800132c:	2120      	movs	r1, #32
 800132e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001332:	f000 fc71 	bl	8001c18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001336:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800133a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800133c:	4b0f      	ldr	r3, [pc, #60]	; (800137c <MX_GPIO_Init+0xc8>)
 800133e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001340:	2300      	movs	r3, #0
 8001342:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001344:	f107 0314 	add.w	r3, r7, #20
 8001348:	4619      	mov	r1, r3
 800134a:	480d      	ldr	r0, [pc, #52]	; (8001380 <MX_GPIO_Init+0xcc>)
 800134c:	f000 fada 	bl	8001904 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001350:	2320      	movs	r3, #32
 8001352:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001354:	2301      	movs	r3, #1
 8001356:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001358:	2300      	movs	r3, #0
 800135a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800135c:	2300      	movs	r3, #0
 800135e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001360:	f107 0314 	add.w	r3, r7, #20
 8001364:	4619      	mov	r1, r3
 8001366:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800136a:	f000 facb 	bl	8001904 <HAL_GPIO_Init>

}
 800136e:	bf00      	nop
 8001370:	3728      	adds	r7, #40	; 0x28
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40021000 	.word	0x40021000
 800137c:	10210000 	.word	0x10210000
 8001380:	48000800 	.word	0x48000800

08001384 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
	...

08001394 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800139a:	4b0f      	ldr	r3, [pc, #60]	; (80013d8 <HAL_MspInit+0x44>)
 800139c:	699b      	ldr	r3, [r3, #24]
 800139e:	4a0e      	ldr	r2, [pc, #56]	; (80013d8 <HAL_MspInit+0x44>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	6193      	str	r3, [r2, #24]
 80013a6:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <HAL_MspInit+0x44>)
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	607b      	str	r3, [r7, #4]
 80013b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013b2:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <HAL_MspInit+0x44>)
 80013b4:	69db      	ldr	r3, [r3, #28]
 80013b6:	4a08      	ldr	r2, [pc, #32]	; (80013d8 <HAL_MspInit+0x44>)
 80013b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013bc:	61d3      	str	r3, [r2, #28]
 80013be:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <HAL_MspInit+0x44>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013c6:	603b      	str	r3, [r7, #0]
 80013c8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80013ca:	2007      	movs	r0, #7
 80013cc:	f000 fa66 	bl	800189c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013d0:	bf00      	nop
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40021000 	.word	0x40021000

080013dc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b08a      	sub	sp, #40	; 0x28
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e4:	f107 0314 	add.w	r3, r7, #20
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	60da      	str	r2, [r3, #12]
 80013f2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a17      	ldr	r2, [pc, #92]	; (8001458 <HAL_I2C_MspInit+0x7c>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d128      	bne.n	8001450 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013fe:	4b17      	ldr	r3, [pc, #92]	; (800145c <HAL_I2C_MspInit+0x80>)
 8001400:	695b      	ldr	r3, [r3, #20]
 8001402:	4a16      	ldr	r2, [pc, #88]	; (800145c <HAL_I2C_MspInit+0x80>)
 8001404:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001408:	6153      	str	r3, [r2, #20]
 800140a:	4b14      	ldr	r3, [pc, #80]	; (800145c <HAL_I2C_MspInit+0x80>)
 800140c:	695b      	ldr	r3, [r3, #20]
 800140e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001412:	613b      	str	r3, [r7, #16]
 8001414:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001416:	f44f 7340 	mov.w	r3, #768	; 0x300
 800141a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800141c:	2312      	movs	r3, #18
 800141e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001420:	2301      	movs	r3, #1
 8001422:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001424:	2303      	movs	r3, #3
 8001426:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001428:	2304      	movs	r3, #4
 800142a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800142c:	f107 0314 	add.w	r3, r7, #20
 8001430:	4619      	mov	r1, r3
 8001432:	480b      	ldr	r0, [pc, #44]	; (8001460 <HAL_I2C_MspInit+0x84>)
 8001434:	f000 fa66 	bl	8001904 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001438:	4b08      	ldr	r3, [pc, #32]	; (800145c <HAL_I2C_MspInit+0x80>)
 800143a:	69db      	ldr	r3, [r3, #28]
 800143c:	4a07      	ldr	r2, [pc, #28]	; (800145c <HAL_I2C_MspInit+0x80>)
 800143e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001442:	61d3      	str	r3, [r2, #28]
 8001444:	4b05      	ldr	r3, [pc, #20]	; (800145c <HAL_I2C_MspInit+0x80>)
 8001446:	69db      	ldr	r3, [r3, #28]
 8001448:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800144c:	60fb      	str	r3, [r7, #12]
 800144e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001450:	bf00      	nop
 8001452:	3728      	adds	r7, #40	; 0x28
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	40005400 	.word	0x40005400
 800145c:	40021000 	.word	0x40021000
 8001460:	48000400 	.word	0x48000400

08001464 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08a      	sub	sp, #40	; 0x28
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146c:	f107 0314 	add.w	r3, r7, #20
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	605a      	str	r2, [r3, #4]
 8001476:	609a      	str	r2, [r3, #8]
 8001478:	60da      	str	r2, [r3, #12]
 800147a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a17      	ldr	r2, [pc, #92]	; (80014e0 <HAL_UART_MspInit+0x7c>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d128      	bne.n	80014d8 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001486:	4b17      	ldr	r3, [pc, #92]	; (80014e4 <HAL_UART_MspInit+0x80>)
 8001488:	69db      	ldr	r3, [r3, #28]
 800148a:	4a16      	ldr	r2, [pc, #88]	; (80014e4 <HAL_UART_MspInit+0x80>)
 800148c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001490:	61d3      	str	r3, [r2, #28]
 8001492:	4b14      	ldr	r3, [pc, #80]	; (80014e4 <HAL_UART_MspInit+0x80>)
 8001494:	69db      	ldr	r3, [r3, #28]
 8001496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800149a:	613b      	str	r3, [r7, #16]
 800149c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800149e:	4b11      	ldr	r3, [pc, #68]	; (80014e4 <HAL_UART_MspInit+0x80>)
 80014a0:	695b      	ldr	r3, [r3, #20]
 80014a2:	4a10      	ldr	r2, [pc, #64]	; (80014e4 <HAL_UART_MspInit+0x80>)
 80014a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014a8:	6153      	str	r3, [r2, #20]
 80014aa:	4b0e      	ldr	r3, [pc, #56]	; (80014e4 <HAL_UART_MspInit+0x80>)
 80014ac:	695b      	ldr	r3, [r3, #20]
 80014ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014b2:	60fb      	str	r3, [r7, #12]
 80014b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80014b6:	230c      	movs	r3, #12
 80014b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ba:	2302      	movs	r3, #2
 80014bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014be:	2300      	movs	r3, #0
 80014c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c2:	2300      	movs	r3, #0
 80014c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014c6:	2307      	movs	r3, #7
 80014c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ca:	f107 0314 	add.w	r3, r7, #20
 80014ce:	4619      	mov	r1, r3
 80014d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014d4:	f000 fa16 	bl	8001904 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014d8:	bf00      	nop
 80014da:	3728      	adds	r7, #40	; 0x28
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40004400 	.word	0x40004400
 80014e4:	40021000 	.word	0x40021000

080014e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80014ec:	bf00      	nop
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr

080014f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014f6:	b480      	push	{r7}
 80014f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014fa:	e7fe      	b.n	80014fa <HardFault_Handler+0x4>

080014fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001500:	e7fe      	b.n	8001500 <MemManage_Handler+0x4>

08001502 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001502:	b480      	push	{r7}
 8001504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001506:	e7fe      	b.n	8001506 <BusFault_Handler+0x4>

08001508 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800150c:	e7fe      	b.n	800150c <UsageFault_Handler+0x4>

0800150e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800150e:	b480      	push	{r7}
 8001510:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001512:	bf00      	nop
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr

0800151c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001520:	bf00      	nop
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr

0800152a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800152a:	b480      	push	{r7}
 800152c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800152e:	bf00      	nop
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr

08001538 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800153c:	f000 f8ba 	bl	80016b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001540:	bf00      	nop
 8001542:	bd80      	pop	{r7, pc}

08001544 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800154c:	4a14      	ldr	r2, [pc, #80]	; (80015a0 <_sbrk+0x5c>)
 800154e:	4b15      	ldr	r3, [pc, #84]	; (80015a4 <_sbrk+0x60>)
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001558:	4b13      	ldr	r3, [pc, #76]	; (80015a8 <_sbrk+0x64>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d102      	bne.n	8001566 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001560:	4b11      	ldr	r3, [pc, #68]	; (80015a8 <_sbrk+0x64>)
 8001562:	4a12      	ldr	r2, [pc, #72]	; (80015ac <_sbrk+0x68>)
 8001564:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001566:	4b10      	ldr	r3, [pc, #64]	; (80015a8 <_sbrk+0x64>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4413      	add	r3, r2
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	429a      	cmp	r2, r3
 8001572:	d207      	bcs.n	8001584 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001574:	f003 f862 	bl	800463c <__errno>
 8001578:	4602      	mov	r2, r0
 800157a:	230c      	movs	r3, #12
 800157c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800157e:	f04f 33ff 	mov.w	r3, #4294967295
 8001582:	e009      	b.n	8001598 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001584:	4b08      	ldr	r3, [pc, #32]	; (80015a8 <_sbrk+0x64>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800158a:	4b07      	ldr	r3, [pc, #28]	; (80015a8 <_sbrk+0x64>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4413      	add	r3, r2
 8001592:	4a05      	ldr	r2, [pc, #20]	; (80015a8 <_sbrk+0x64>)
 8001594:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001596:	68fb      	ldr	r3, [r7, #12]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3718      	adds	r7, #24
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	20010000 	.word	0x20010000
 80015a4:	00000400 	.word	0x00000400
 80015a8:	200004a4 	.word	0x200004a4
 80015ac:	20000588 	.word	0x20000588

080015b0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015b4:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <SystemInit+0x20>)
 80015b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015ba:	4a05      	ldr	r2, [pc, #20]	; (80015d0 <SystemInit+0x20>)
 80015bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015c4:	bf00      	nop
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	e000ed00 	.word	0xe000ed00

080015d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80015d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800160c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015d8:	480d      	ldr	r0, [pc, #52]	; (8001610 <LoopForever+0x6>)
  ldr r1, =_edata
 80015da:	490e      	ldr	r1, [pc, #56]	; (8001614 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015dc:	4a0e      	ldr	r2, [pc, #56]	; (8001618 <LoopForever+0xe>)
  movs r3, #0
 80015de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015e0:	e002      	b.n	80015e8 <LoopCopyDataInit>

080015e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015e6:	3304      	adds	r3, #4

080015e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015ec:	d3f9      	bcc.n	80015e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015ee:	4a0b      	ldr	r2, [pc, #44]	; (800161c <LoopForever+0x12>)
  ldr r4, =_ebss
 80015f0:	4c0b      	ldr	r4, [pc, #44]	; (8001620 <LoopForever+0x16>)
  movs r3, #0
 80015f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015f4:	e001      	b.n	80015fa <LoopFillZerobss>

080015f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015f8:	3204      	adds	r2, #4

080015fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015fc:	d3fb      	bcc.n	80015f6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80015fe:	f7ff ffd7 	bl	80015b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001602:	f003 f821 	bl	8004648 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001606:	f7ff fd75 	bl	80010f4 <main>

0800160a <LoopForever>:

LoopForever:
    b LoopForever
 800160a:	e7fe      	b.n	800160a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800160c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001610:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001614:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001618:	08004f98 	.word	0x08004f98
  ldr r2, =_sbss
 800161c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001620:	20000588 	.word	0x20000588

08001624 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001624:	e7fe      	b.n	8001624 <ADC1_2_IRQHandler>
	...

08001628 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800162c:	4b08      	ldr	r3, [pc, #32]	; (8001650 <HAL_Init+0x28>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a07      	ldr	r2, [pc, #28]	; (8001650 <HAL_Init+0x28>)
 8001632:	f043 0310 	orr.w	r3, r3, #16
 8001636:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001638:	2003      	movs	r0, #3
 800163a:	f000 f92f 	bl	800189c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800163e:	2000      	movs	r0, #0
 8001640:	f000 f808 	bl	8001654 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001644:	f7ff fea6 	bl	8001394 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001648:	2300      	movs	r3, #0
}
 800164a:	4618      	mov	r0, r3
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40022000 	.word	0x40022000

08001654 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800165c:	4b12      	ldr	r3, [pc, #72]	; (80016a8 <HAL_InitTick+0x54>)
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	4b12      	ldr	r3, [pc, #72]	; (80016ac <HAL_InitTick+0x58>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	4619      	mov	r1, r3
 8001666:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800166a:	fbb3 f3f1 	udiv	r3, r3, r1
 800166e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001672:	4618      	mov	r0, r3
 8001674:	f000 f939 	bl	80018ea <HAL_SYSTICK_Config>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e00e      	b.n	80016a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2b0f      	cmp	r3, #15
 8001686:	d80a      	bhi.n	800169e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001688:	2200      	movs	r2, #0
 800168a:	6879      	ldr	r1, [r7, #4]
 800168c:	f04f 30ff 	mov.w	r0, #4294967295
 8001690:	f000 f90f 	bl	80018b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001694:	4a06      	ldr	r2, [pc, #24]	; (80016b0 <HAL_InitTick+0x5c>)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800169a:	2300      	movs	r3, #0
 800169c:	e000      	b.n	80016a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20000000 	.word	0x20000000
 80016ac:	20000008 	.word	0x20000008
 80016b0:	20000004 	.word	0x20000004

080016b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016b8:	4b06      	ldr	r3, [pc, #24]	; (80016d4 <HAL_IncTick+0x20>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	461a      	mov	r2, r3
 80016be:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <HAL_IncTick+0x24>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4413      	add	r3, r2
 80016c4:	4a04      	ldr	r2, [pc, #16]	; (80016d8 <HAL_IncTick+0x24>)
 80016c6:	6013      	str	r3, [r2, #0]
}
 80016c8:	bf00      	nop
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	20000008 	.word	0x20000008
 80016d8:	20000580 	.word	0x20000580

080016dc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  return uwTick;  
 80016e0:	4b03      	ldr	r3, [pc, #12]	; (80016f0 <HAL_GetTick+0x14>)
 80016e2:	681b      	ldr	r3, [r3, #0]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	20000580 	.word	0x20000580

080016f4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016fc:	f7ff ffee 	bl	80016dc <HAL_GetTick>
 8001700:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800170c:	d005      	beq.n	800171a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800170e:	4b09      	ldr	r3, [pc, #36]	; (8001734 <HAL_Delay+0x40>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	461a      	mov	r2, r3
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	4413      	add	r3, r2
 8001718:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800171a:	bf00      	nop
 800171c:	f7ff ffde 	bl	80016dc <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	68fa      	ldr	r2, [r7, #12]
 8001728:	429a      	cmp	r2, r3
 800172a:	d8f7      	bhi.n	800171c <HAL_Delay+0x28>
  {
  }
}
 800172c:	bf00      	nop
 800172e:	3710      	adds	r7, #16
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20000008 	.word	0x20000008

08001738 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001738:	b480      	push	{r7}
 800173a:	b085      	sub	sp, #20
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f003 0307 	and.w	r3, r3, #7
 8001746:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001748:	4b0c      	ldr	r3, [pc, #48]	; (800177c <__NVIC_SetPriorityGrouping+0x44>)
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800174e:	68ba      	ldr	r2, [r7, #8]
 8001750:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001754:	4013      	ands	r3, r2
 8001756:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001760:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001764:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001768:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800176a:	4a04      	ldr	r2, [pc, #16]	; (800177c <__NVIC_SetPriorityGrouping+0x44>)
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	60d3      	str	r3, [r2, #12]
}
 8001770:	bf00      	nop
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	e000ed00 	.word	0xe000ed00

08001780 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001784:	4b04      	ldr	r3, [pc, #16]	; (8001798 <__NVIC_GetPriorityGrouping+0x18>)
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	0a1b      	lsrs	r3, r3, #8
 800178a:	f003 0307 	and.w	r3, r3, #7
}
 800178e:	4618      	mov	r0, r3
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr
 8001798:	e000ed00 	.word	0xe000ed00

0800179c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	6039      	str	r1, [r7, #0]
 80017a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	db0a      	blt.n	80017c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	b2da      	uxtb	r2, r3
 80017b4:	490c      	ldr	r1, [pc, #48]	; (80017e8 <__NVIC_SetPriority+0x4c>)
 80017b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ba:	0112      	lsls	r2, r2, #4
 80017bc:	b2d2      	uxtb	r2, r2
 80017be:	440b      	add	r3, r1
 80017c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017c4:	e00a      	b.n	80017dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	4908      	ldr	r1, [pc, #32]	; (80017ec <__NVIC_SetPriority+0x50>)
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	f003 030f 	and.w	r3, r3, #15
 80017d2:	3b04      	subs	r3, #4
 80017d4:	0112      	lsls	r2, r2, #4
 80017d6:	b2d2      	uxtb	r2, r2
 80017d8:	440b      	add	r3, r1
 80017da:	761a      	strb	r2, [r3, #24]
}
 80017dc:	bf00      	nop
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	e000e100 	.word	0xe000e100
 80017ec:	e000ed00 	.word	0xe000ed00

080017f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b089      	sub	sp, #36	; 0x24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	60b9      	str	r1, [r7, #8]
 80017fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	f003 0307 	and.w	r3, r3, #7
 8001802:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	f1c3 0307 	rsb	r3, r3, #7
 800180a:	2b04      	cmp	r3, #4
 800180c:	bf28      	it	cs
 800180e:	2304      	movcs	r3, #4
 8001810:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	3304      	adds	r3, #4
 8001816:	2b06      	cmp	r3, #6
 8001818:	d902      	bls.n	8001820 <NVIC_EncodePriority+0x30>
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	3b03      	subs	r3, #3
 800181e:	e000      	b.n	8001822 <NVIC_EncodePriority+0x32>
 8001820:	2300      	movs	r3, #0
 8001822:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001824:	f04f 32ff 	mov.w	r2, #4294967295
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	fa02 f303 	lsl.w	r3, r2, r3
 800182e:	43da      	mvns	r2, r3
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	401a      	ands	r2, r3
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001838:	f04f 31ff 	mov.w	r1, #4294967295
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	fa01 f303 	lsl.w	r3, r1, r3
 8001842:	43d9      	mvns	r1, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001848:	4313      	orrs	r3, r2
         );
}
 800184a:	4618      	mov	r0, r3
 800184c:	3724      	adds	r7, #36	; 0x24
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
	...

08001858 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	3b01      	subs	r3, #1
 8001864:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001868:	d301      	bcc.n	800186e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800186a:	2301      	movs	r3, #1
 800186c:	e00f      	b.n	800188e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800186e:	4a0a      	ldr	r2, [pc, #40]	; (8001898 <SysTick_Config+0x40>)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	3b01      	subs	r3, #1
 8001874:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001876:	210f      	movs	r1, #15
 8001878:	f04f 30ff 	mov.w	r0, #4294967295
 800187c:	f7ff ff8e 	bl	800179c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001880:	4b05      	ldr	r3, [pc, #20]	; (8001898 <SysTick_Config+0x40>)
 8001882:	2200      	movs	r2, #0
 8001884:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001886:	4b04      	ldr	r3, [pc, #16]	; (8001898 <SysTick_Config+0x40>)
 8001888:	2207      	movs	r2, #7
 800188a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	e000e010 	.word	0xe000e010

0800189c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f7ff ff47 	bl	8001738 <__NVIC_SetPriorityGrouping>
}
 80018aa:	bf00      	nop
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018b2:	b580      	push	{r7, lr}
 80018b4:	b086      	sub	sp, #24
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	4603      	mov	r3, r0
 80018ba:	60b9      	str	r1, [r7, #8]
 80018bc:	607a      	str	r2, [r7, #4]
 80018be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018c0:	2300      	movs	r3, #0
 80018c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018c4:	f7ff ff5c 	bl	8001780 <__NVIC_GetPriorityGrouping>
 80018c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018ca:	687a      	ldr	r2, [r7, #4]
 80018cc:	68b9      	ldr	r1, [r7, #8]
 80018ce:	6978      	ldr	r0, [r7, #20]
 80018d0:	f7ff ff8e 	bl	80017f0 <NVIC_EncodePriority>
 80018d4:	4602      	mov	r2, r0
 80018d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018da:	4611      	mov	r1, r2
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff ff5d 	bl	800179c <__NVIC_SetPriority>
}
 80018e2:	bf00      	nop
 80018e4:	3718      	adds	r7, #24
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b082      	sub	sp, #8
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f7ff ffb0 	bl	8001858 <SysTick_Config>
 80018f8:	4603      	mov	r3, r0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
	...

08001904 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001904:	b480      	push	{r7}
 8001906:	b087      	sub	sp, #28
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800190e:	2300      	movs	r3, #0
 8001910:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001912:	e160      	b.n	8001bd6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	2101      	movs	r1, #1
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	fa01 f303 	lsl.w	r3, r1, r3
 8001920:	4013      	ands	r3, r2
 8001922:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	2b00      	cmp	r3, #0
 8001928:	f000 8152 	beq.w	8001bd0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	2b01      	cmp	r3, #1
 8001932:	d00b      	beq.n	800194c <HAL_GPIO_Init+0x48>
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	2b02      	cmp	r3, #2
 800193a:	d007      	beq.n	800194c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001940:	2b11      	cmp	r3, #17
 8001942:	d003      	beq.n	800194c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	2b12      	cmp	r3, #18
 800194a:	d130      	bne.n	80019ae <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	2203      	movs	r2, #3
 8001958:	fa02 f303 	lsl.w	r3, r2, r3
 800195c:	43db      	mvns	r3, r3
 800195e:	693a      	ldr	r2, [r7, #16]
 8001960:	4013      	ands	r3, r2
 8001962:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	68da      	ldr	r2, [r3, #12]
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	fa02 f303 	lsl.w	r3, r2, r3
 8001970:	693a      	ldr	r2, [r7, #16]
 8001972:	4313      	orrs	r3, r2
 8001974:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	693a      	ldr	r2, [r7, #16]
 800197a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001982:	2201      	movs	r2, #1
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	fa02 f303 	lsl.w	r3, r2, r3
 800198a:	43db      	mvns	r3, r3
 800198c:	693a      	ldr	r2, [r7, #16]
 800198e:	4013      	ands	r3, r2
 8001990:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	091b      	lsrs	r3, r3, #4
 8001998:	f003 0201 	and.w	r2, r3, #1
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	fa02 f303 	lsl.w	r3, r2, r3
 80019a2:	693a      	ldr	r2, [r7, #16]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	68db      	ldr	r3, [r3, #12]
 80019b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	005b      	lsls	r3, r3, #1
 80019b8:	2203      	movs	r2, #3
 80019ba:	fa02 f303 	lsl.w	r3, r2, r3
 80019be:	43db      	mvns	r3, r3
 80019c0:	693a      	ldr	r2, [r7, #16]
 80019c2:	4013      	ands	r3, r2
 80019c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	689a      	ldr	r2, [r3, #8]
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	005b      	lsls	r3, r3, #1
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d003      	beq.n	80019ee <HAL_GPIO_Init+0xea>
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	2b12      	cmp	r3, #18
 80019ec:	d123      	bne.n	8001a36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	08da      	lsrs	r2, r3, #3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	3208      	adds	r2, #8
 80019f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	f003 0307 	and.w	r3, r3, #7
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	220f      	movs	r2, #15
 8001a06:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0a:	43db      	mvns	r3, r3
 8001a0c:	693a      	ldr	r2, [r7, #16]
 8001a0e:	4013      	ands	r3, r2
 8001a10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	691a      	ldr	r2, [r3, #16]
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	f003 0307 	and.w	r3, r3, #7
 8001a1c:	009b      	lsls	r3, r3, #2
 8001a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a22:	693a      	ldr	r2, [r7, #16]
 8001a24:	4313      	orrs	r3, r2
 8001a26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	08da      	lsrs	r2, r3, #3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	3208      	adds	r2, #8
 8001a30:	6939      	ldr	r1, [r7, #16]
 8001a32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	2203      	movs	r2, #3
 8001a42:	fa02 f303 	lsl.w	r3, r2, r3
 8001a46:	43db      	mvns	r3, r3
 8001a48:	693a      	ldr	r2, [r7, #16]
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f003 0203 	and.w	r2, r3, #3
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5e:	693a      	ldr	r2, [r7, #16]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	693a      	ldr	r2, [r7, #16]
 8001a68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	f000 80ac 	beq.w	8001bd0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a78:	4b5e      	ldr	r3, [pc, #376]	; (8001bf4 <HAL_GPIO_Init+0x2f0>)
 8001a7a:	699b      	ldr	r3, [r3, #24]
 8001a7c:	4a5d      	ldr	r2, [pc, #372]	; (8001bf4 <HAL_GPIO_Init+0x2f0>)
 8001a7e:	f043 0301 	orr.w	r3, r3, #1
 8001a82:	6193      	str	r3, [r2, #24]
 8001a84:	4b5b      	ldr	r3, [pc, #364]	; (8001bf4 <HAL_GPIO_Init+0x2f0>)
 8001a86:	699b      	ldr	r3, [r3, #24]
 8001a88:	f003 0301 	and.w	r3, r3, #1
 8001a8c:	60bb      	str	r3, [r7, #8]
 8001a8e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a90:	4a59      	ldr	r2, [pc, #356]	; (8001bf8 <HAL_GPIO_Init+0x2f4>)
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	089b      	lsrs	r3, r3, #2
 8001a96:	3302      	adds	r3, #2
 8001a98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	f003 0303 	and.w	r3, r3, #3
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	220f      	movs	r2, #15
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	43db      	mvns	r3, r3
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001aba:	d025      	beq.n	8001b08 <HAL_GPIO_Init+0x204>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	4a4f      	ldr	r2, [pc, #316]	; (8001bfc <HAL_GPIO_Init+0x2f8>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d01f      	beq.n	8001b04 <HAL_GPIO_Init+0x200>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	4a4e      	ldr	r2, [pc, #312]	; (8001c00 <HAL_GPIO_Init+0x2fc>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d019      	beq.n	8001b00 <HAL_GPIO_Init+0x1fc>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	4a4d      	ldr	r2, [pc, #308]	; (8001c04 <HAL_GPIO_Init+0x300>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d013      	beq.n	8001afc <HAL_GPIO_Init+0x1f8>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	4a4c      	ldr	r2, [pc, #304]	; (8001c08 <HAL_GPIO_Init+0x304>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d00d      	beq.n	8001af8 <HAL_GPIO_Init+0x1f4>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4a4b      	ldr	r2, [pc, #300]	; (8001c0c <HAL_GPIO_Init+0x308>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d007      	beq.n	8001af4 <HAL_GPIO_Init+0x1f0>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4a4a      	ldr	r2, [pc, #296]	; (8001c10 <HAL_GPIO_Init+0x30c>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d101      	bne.n	8001af0 <HAL_GPIO_Init+0x1ec>
 8001aec:	2306      	movs	r3, #6
 8001aee:	e00c      	b.n	8001b0a <HAL_GPIO_Init+0x206>
 8001af0:	2307      	movs	r3, #7
 8001af2:	e00a      	b.n	8001b0a <HAL_GPIO_Init+0x206>
 8001af4:	2305      	movs	r3, #5
 8001af6:	e008      	b.n	8001b0a <HAL_GPIO_Init+0x206>
 8001af8:	2304      	movs	r3, #4
 8001afa:	e006      	b.n	8001b0a <HAL_GPIO_Init+0x206>
 8001afc:	2303      	movs	r3, #3
 8001afe:	e004      	b.n	8001b0a <HAL_GPIO_Init+0x206>
 8001b00:	2302      	movs	r3, #2
 8001b02:	e002      	b.n	8001b0a <HAL_GPIO_Init+0x206>
 8001b04:	2301      	movs	r3, #1
 8001b06:	e000      	b.n	8001b0a <HAL_GPIO_Init+0x206>
 8001b08:	2300      	movs	r3, #0
 8001b0a:	697a      	ldr	r2, [r7, #20]
 8001b0c:	f002 0203 	and.w	r2, r2, #3
 8001b10:	0092      	lsls	r2, r2, #2
 8001b12:	4093      	lsls	r3, r2
 8001b14:	693a      	ldr	r2, [r7, #16]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b1a:	4937      	ldr	r1, [pc, #220]	; (8001bf8 <HAL_GPIO_Init+0x2f4>)
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	089b      	lsrs	r3, r3, #2
 8001b20:	3302      	adds	r3, #2
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b28:	4b3a      	ldr	r3, [pc, #232]	; (8001c14 <HAL_GPIO_Init+0x310>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	43db      	mvns	r3, r3
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	4013      	ands	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d003      	beq.n	8001b4c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001b44:	693a      	ldr	r2, [r7, #16]
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001b4c:	4a31      	ldr	r2, [pc, #196]	; (8001c14 <HAL_GPIO_Init+0x310>)
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001b52:	4b30      	ldr	r3, [pc, #192]	; (8001c14 <HAL_GPIO_Init+0x310>)
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	43db      	mvns	r3, r3
 8001b5c:	693a      	ldr	r2, [r7, #16]
 8001b5e:	4013      	ands	r3, r2
 8001b60:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d003      	beq.n	8001b76 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001b76:	4a27      	ldr	r2, [pc, #156]	; (8001c14 <HAL_GPIO_Init+0x310>)
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b7c:	4b25      	ldr	r3, [pc, #148]	; (8001c14 <HAL_GPIO_Init+0x310>)
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	43db      	mvns	r3, r3
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d003      	beq.n	8001ba0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001b98:	693a      	ldr	r2, [r7, #16]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ba0:	4a1c      	ldr	r2, [pc, #112]	; (8001c14 <HAL_GPIO_Init+0x310>)
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ba6:	4b1b      	ldr	r3, [pc, #108]	; (8001c14 <HAL_GPIO_Init+0x310>)
 8001ba8:	68db      	ldr	r3, [r3, #12]
 8001baa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	43db      	mvns	r3, r3
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d003      	beq.n	8001bca <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001bca:	4a12      	ldr	r2, [pc, #72]	; (8001c14 <HAL_GPIO_Init+0x310>)
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	f47f ae97 	bne.w	8001914 <HAL_GPIO_Init+0x10>
  }
}
 8001be6:	bf00      	nop
 8001be8:	371c      	adds	r7, #28
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	40010000 	.word	0x40010000
 8001bfc:	48000400 	.word	0x48000400
 8001c00:	48000800 	.word	0x48000800
 8001c04:	48000c00 	.word	0x48000c00
 8001c08:	48001000 	.word	0x48001000
 8001c0c:	48001400 	.word	0x48001400
 8001c10:	48001800 	.word	0x48001800
 8001c14:	40010400 	.word	0x40010400

08001c18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	460b      	mov	r3, r1
 8001c22:	807b      	strh	r3, [r7, #2]
 8001c24:	4613      	mov	r3, r2
 8001c26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c28:	787b      	ldrb	r3, [r7, #1]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d003      	beq.n	8001c36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c2e:	887a      	ldrh	r2, [r7, #2]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c34:	e002      	b.n	8001c3c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c36:	887a      	ldrh	r2, [r7, #2]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c3c:	bf00      	nop
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr

08001c48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d101      	bne.n	8001c5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e081      	b.n	8001d5e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d106      	bne.n	8001c74 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7ff fbb4 	bl	80013dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2224      	movs	r2, #36	; 0x24
 8001c78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f022 0201 	bic.w	r2, r2, #1
 8001c8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	685a      	ldr	r2, [r3, #4]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001c98:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	689a      	ldr	r2, [r3, #8]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ca8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d107      	bne.n	8001cc2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	689a      	ldr	r2, [r3, #8]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	e006      	b.n	8001cd0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	689a      	ldr	r2, [r3, #8]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001cce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d104      	bne.n	8001ce2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ce0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	6812      	ldr	r2, [r2, #0]
 8001cec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cf0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001cf4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	68da      	ldr	r2, [r3, #12]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d04:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	691a      	ldr	r2, [r3, #16]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	695b      	ldr	r3, [r3, #20]
 8001d0e:	ea42 0103 	orr.w	r1, r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	699b      	ldr	r3, [r3, #24]
 8001d16:	021a      	lsls	r2, r3, #8
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	69d9      	ldr	r1, [r3, #28]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6a1a      	ldr	r2, [r3, #32]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f042 0201 	orr.w	r2, r2, #1
 8001d3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2220      	movs	r2, #32
 8001d4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2200      	movs	r2, #0
 8001d58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001d5c:	2300      	movs	r3, #0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
	...

08001d68 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b088      	sub	sp, #32
 8001d6c:	af02      	add	r7, sp, #8
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	4608      	mov	r0, r1
 8001d72:	4611      	mov	r1, r2
 8001d74:	461a      	mov	r2, r3
 8001d76:	4603      	mov	r3, r0
 8001d78:	817b      	strh	r3, [r7, #10]
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	813b      	strh	r3, [r7, #8]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	2b20      	cmp	r3, #32
 8001d8c:	f040 80f9 	bne.w	8001f82 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d90:	6a3b      	ldr	r3, [r7, #32]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d002      	beq.n	8001d9c <HAL_I2C_Mem_Write+0x34>
 8001d96:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d105      	bne.n	8001da8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001da2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e0ed      	b.n	8001f84 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d101      	bne.n	8001db6 <HAL_I2C_Mem_Write+0x4e>
 8001db2:	2302      	movs	r3, #2
 8001db4:	e0e6      	b.n	8001f84 <HAL_I2C_Mem_Write+0x21c>
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2201      	movs	r2, #1
 8001dba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001dbe:	f7ff fc8d 	bl	80016dc <HAL_GetTick>
 8001dc2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	9300      	str	r3, [sp, #0]
 8001dc8:	2319      	movs	r3, #25
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001dd0:	68f8      	ldr	r0, [r7, #12]
 8001dd2:	f000 fac3 	bl	800235c <I2C_WaitOnFlagUntilTimeout>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e0d1      	b.n	8001f84 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2221      	movs	r2, #33	; 0x21
 8001de4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2240      	movs	r2, #64	; 0x40
 8001dec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	2200      	movs	r2, #0
 8001df4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	6a3a      	ldr	r2, [r7, #32]
 8001dfa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001e00:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2200      	movs	r2, #0
 8001e06:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e08:	88f8      	ldrh	r0, [r7, #6]
 8001e0a:	893a      	ldrh	r2, [r7, #8]
 8001e0c:	8979      	ldrh	r1, [r7, #10]
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	9301      	str	r3, [sp, #4]
 8001e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e14:	9300      	str	r3, [sp, #0]
 8001e16:	4603      	mov	r3, r0
 8001e18:	68f8      	ldr	r0, [r7, #12]
 8001e1a:	f000 f9d3 	bl	80021c4 <I2C_RequestMemoryWrite>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d005      	beq.n	8001e30 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2200      	movs	r2, #0
 8001e28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e0a9      	b.n	8001f84 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	2bff      	cmp	r3, #255	; 0xff
 8001e38:	d90e      	bls.n	8001e58 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	22ff      	movs	r2, #255	; 0xff
 8001e3e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e44:	b2da      	uxtb	r2, r3
 8001e46:	8979      	ldrh	r1, [r7, #10]
 8001e48:	2300      	movs	r3, #0
 8001e4a:	9300      	str	r3, [sp, #0]
 8001e4c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e50:	68f8      	ldr	r0, [r7, #12]
 8001e52:	f000 fba5 	bl	80025a0 <I2C_TransferConfig>
 8001e56:	e00f      	b.n	8001e78 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e5c:	b29a      	uxth	r2, r3
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e66:	b2da      	uxtb	r2, r3
 8001e68:	8979      	ldrh	r1, [r7, #10]
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	9300      	str	r3, [sp, #0]
 8001e6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e72:	68f8      	ldr	r0, [r7, #12]
 8001e74:	f000 fb94 	bl	80025a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e78:	697a      	ldr	r2, [r7, #20]
 8001e7a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001e7c:	68f8      	ldr	r0, [r7, #12]
 8001e7e:	f000 faad 	bl	80023dc <I2C_WaitOnTXISFlagUntilTimeout>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e07b      	b.n	8001f84 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e90:	781a      	ldrb	r2, [r3, #0]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e9c:	1c5a      	adds	r2, r3, #1
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	3b01      	subs	r3, #1
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eb4:	3b01      	subs	r3, #1
 8001eb6:	b29a      	uxth	r2, r3
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d034      	beq.n	8001f30 <HAL_I2C_Mem_Write+0x1c8>
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d130      	bne.n	8001f30 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	9300      	str	r3, [sp, #0]
 8001ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	2180      	movs	r1, #128	; 0x80
 8001ed8:	68f8      	ldr	r0, [r7, #12]
 8001eda:	f000 fa3f 	bl	800235c <I2C_WaitOnFlagUntilTimeout>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e04d      	b.n	8001f84 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	2bff      	cmp	r3, #255	; 0xff
 8001ef0:	d90e      	bls.n	8001f10 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	22ff      	movs	r2, #255	; 0xff
 8001ef6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001efc:	b2da      	uxtb	r2, r3
 8001efe:	8979      	ldrh	r1, [r7, #10]
 8001f00:	2300      	movs	r3, #0
 8001f02:	9300      	str	r3, [sp, #0]
 8001f04:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f08:	68f8      	ldr	r0, [r7, #12]
 8001f0a:	f000 fb49 	bl	80025a0 <I2C_TransferConfig>
 8001f0e:	e00f      	b.n	8001f30 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f1e:	b2da      	uxtb	r2, r3
 8001f20:	8979      	ldrh	r1, [r7, #10]
 8001f22:	2300      	movs	r3, #0
 8001f24:	9300      	str	r3, [sp, #0]
 8001f26:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f2a:	68f8      	ldr	r0, [r7, #12]
 8001f2c:	f000 fb38 	bl	80025a0 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d19e      	bne.n	8001e78 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f3a:	697a      	ldr	r2, [r7, #20]
 8001f3c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f3e:	68f8      	ldr	r0, [r7, #12]
 8001f40:	f000 fa8c 	bl	800245c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e01a      	b.n	8001f84 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	2220      	movs	r2, #32
 8001f54:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	6859      	ldr	r1, [r3, #4]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	4b0a      	ldr	r3, [pc, #40]	; (8001f8c <HAL_I2C_Mem_Write+0x224>)
 8001f62:	400b      	ands	r3, r1
 8001f64:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	2220      	movs	r2, #32
 8001f6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	2200      	movs	r2, #0
 8001f72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	e000      	b.n	8001f84 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001f82:	2302      	movs	r3, #2
  }
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3718      	adds	r7, #24
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	fe00e800 	.word	0xfe00e800

08001f90 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b088      	sub	sp, #32
 8001f94:	af02      	add	r7, sp, #8
 8001f96:	60f8      	str	r0, [r7, #12]
 8001f98:	4608      	mov	r0, r1
 8001f9a:	4611      	mov	r1, r2
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	817b      	strh	r3, [r7, #10]
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	813b      	strh	r3, [r7, #8]
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	2b20      	cmp	r3, #32
 8001fb4:	f040 80fd 	bne.w	80021b2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001fb8:	6a3b      	ldr	r3, [r7, #32]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d002      	beq.n	8001fc4 <HAL_I2C_Mem_Read+0x34>
 8001fbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d105      	bne.n	8001fd0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fca:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e0f1      	b.n	80021b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d101      	bne.n	8001fde <HAL_I2C_Mem_Read+0x4e>
 8001fda:	2302      	movs	r3, #2
 8001fdc:	e0ea      	b.n	80021b4 <HAL_I2C_Mem_Read+0x224>
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001fe6:	f7ff fb79 	bl	80016dc <HAL_GetTick>
 8001fea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	9300      	str	r3, [sp, #0]
 8001ff0:	2319      	movs	r3, #25
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ff8:	68f8      	ldr	r0, [r7, #12]
 8001ffa:	f000 f9af 	bl	800235c <I2C_WaitOnFlagUntilTimeout>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d001      	beq.n	8002008 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e0d5      	b.n	80021b4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2222      	movs	r2, #34	; 0x22
 800200c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2240      	movs	r2, #64	; 0x40
 8002014:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	2200      	movs	r2, #0
 800201c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6a3a      	ldr	r2, [r7, #32]
 8002022:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002028:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	2200      	movs	r2, #0
 800202e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002030:	88f8      	ldrh	r0, [r7, #6]
 8002032:	893a      	ldrh	r2, [r7, #8]
 8002034:	8979      	ldrh	r1, [r7, #10]
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	9301      	str	r3, [sp, #4]
 800203a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800203c:	9300      	str	r3, [sp, #0]
 800203e:	4603      	mov	r3, r0
 8002040:	68f8      	ldr	r0, [r7, #12]
 8002042:	f000 f913 	bl	800226c <I2C_RequestMemoryRead>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d005      	beq.n	8002058 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2200      	movs	r2, #0
 8002050:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e0ad      	b.n	80021b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800205c:	b29b      	uxth	r3, r3
 800205e:	2bff      	cmp	r3, #255	; 0xff
 8002060:	d90e      	bls.n	8002080 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	22ff      	movs	r2, #255	; 0xff
 8002066:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800206c:	b2da      	uxtb	r2, r3
 800206e:	8979      	ldrh	r1, [r7, #10]
 8002070:	4b52      	ldr	r3, [pc, #328]	; (80021bc <HAL_I2C_Mem_Read+0x22c>)
 8002072:	9300      	str	r3, [sp, #0]
 8002074:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002078:	68f8      	ldr	r0, [r7, #12]
 800207a:	f000 fa91 	bl	80025a0 <I2C_TransferConfig>
 800207e:	e00f      	b.n	80020a0 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002084:	b29a      	uxth	r2, r3
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800208e:	b2da      	uxtb	r2, r3
 8002090:	8979      	ldrh	r1, [r7, #10]
 8002092:	4b4a      	ldr	r3, [pc, #296]	; (80021bc <HAL_I2C_Mem_Read+0x22c>)
 8002094:	9300      	str	r3, [sp, #0]
 8002096:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800209a:	68f8      	ldr	r0, [r7, #12]
 800209c:	f000 fa80 	bl	80025a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	9300      	str	r3, [sp, #0]
 80020a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020a6:	2200      	movs	r2, #0
 80020a8:	2104      	movs	r1, #4
 80020aa:	68f8      	ldr	r0, [r7, #12]
 80020ac:	f000 f956 	bl	800235c <I2C_WaitOnFlagUntilTimeout>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e07c      	b.n	80021b4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c4:	b2d2      	uxtb	r2, r2
 80020c6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020cc:	1c5a      	adds	r2, r3, #1
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020d6:	3b01      	subs	r3, #1
 80020d8:	b29a      	uxth	r2, r3
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	3b01      	subs	r3, #1
 80020e6:	b29a      	uxth	r2, r3
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d034      	beq.n	8002160 <HAL_I2C_Mem_Read+0x1d0>
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d130      	bne.n	8002160 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	9300      	str	r3, [sp, #0]
 8002102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002104:	2200      	movs	r2, #0
 8002106:	2180      	movs	r1, #128	; 0x80
 8002108:	68f8      	ldr	r0, [r7, #12]
 800210a:	f000 f927 	bl	800235c <I2C_WaitOnFlagUntilTimeout>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e04d      	b.n	80021b4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800211c:	b29b      	uxth	r3, r3
 800211e:	2bff      	cmp	r3, #255	; 0xff
 8002120:	d90e      	bls.n	8002140 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	22ff      	movs	r2, #255	; 0xff
 8002126:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800212c:	b2da      	uxtb	r2, r3
 800212e:	8979      	ldrh	r1, [r7, #10]
 8002130:	2300      	movs	r3, #0
 8002132:	9300      	str	r3, [sp, #0]
 8002134:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002138:	68f8      	ldr	r0, [r7, #12]
 800213a:	f000 fa31 	bl	80025a0 <I2C_TransferConfig>
 800213e:	e00f      	b.n	8002160 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002144:	b29a      	uxth	r2, r3
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800214e:	b2da      	uxtb	r2, r3
 8002150:	8979      	ldrh	r1, [r7, #10]
 8002152:	2300      	movs	r3, #0
 8002154:	9300      	str	r3, [sp, #0]
 8002156:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800215a:	68f8      	ldr	r0, [r7, #12]
 800215c:	f000 fa20 	bl	80025a0 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002164:	b29b      	uxth	r3, r3
 8002166:	2b00      	cmp	r3, #0
 8002168:	d19a      	bne.n	80020a0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800216a:	697a      	ldr	r2, [r7, #20]
 800216c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800216e:	68f8      	ldr	r0, [r7, #12]
 8002170:	f000 f974 	bl	800245c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e01a      	b.n	80021b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	2220      	movs	r2, #32
 8002184:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6859      	ldr	r1, [r3, #4]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	4b0b      	ldr	r3, [pc, #44]	; (80021c0 <HAL_I2C_Mem_Read+0x230>)
 8002192:	400b      	ands	r3, r1
 8002194:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2220      	movs	r2, #32
 800219a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	2200      	movs	r2, #0
 80021a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2200      	movs	r2, #0
 80021aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80021ae:	2300      	movs	r3, #0
 80021b0:	e000      	b.n	80021b4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80021b2:	2302      	movs	r3, #2
  }
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3718      	adds	r7, #24
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	80002400 	.word	0x80002400
 80021c0:	fe00e800 	.word	0xfe00e800

080021c4 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b086      	sub	sp, #24
 80021c8:	af02      	add	r7, sp, #8
 80021ca:	60f8      	str	r0, [r7, #12]
 80021cc:	4608      	mov	r0, r1
 80021ce:	4611      	mov	r1, r2
 80021d0:	461a      	mov	r2, r3
 80021d2:	4603      	mov	r3, r0
 80021d4:	817b      	strh	r3, [r7, #10]
 80021d6:	460b      	mov	r3, r1
 80021d8:	813b      	strh	r3, [r7, #8]
 80021da:	4613      	mov	r3, r2
 80021dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80021de:	88fb      	ldrh	r3, [r7, #6]
 80021e0:	b2da      	uxtb	r2, r3
 80021e2:	8979      	ldrh	r1, [r7, #10]
 80021e4:	4b20      	ldr	r3, [pc, #128]	; (8002268 <I2C_RequestMemoryWrite+0xa4>)
 80021e6:	9300      	str	r3, [sp, #0]
 80021e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021ec:	68f8      	ldr	r0, [r7, #12]
 80021ee:	f000 f9d7 	bl	80025a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021f2:	69fa      	ldr	r2, [r7, #28]
 80021f4:	69b9      	ldr	r1, [r7, #24]
 80021f6:	68f8      	ldr	r0, [r7, #12]
 80021f8:	f000 f8f0 	bl	80023dc <I2C_WaitOnTXISFlagUntilTimeout>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e02c      	b.n	8002260 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002206:	88fb      	ldrh	r3, [r7, #6]
 8002208:	2b01      	cmp	r3, #1
 800220a:	d105      	bne.n	8002218 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800220c:	893b      	ldrh	r3, [r7, #8]
 800220e:	b2da      	uxtb	r2, r3
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	629a      	str	r2, [r3, #40]	; 0x28
 8002216:	e015      	b.n	8002244 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002218:	893b      	ldrh	r3, [r7, #8]
 800221a:	0a1b      	lsrs	r3, r3, #8
 800221c:	b29b      	uxth	r3, r3
 800221e:	b2da      	uxtb	r2, r3
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002226:	69fa      	ldr	r2, [r7, #28]
 8002228:	69b9      	ldr	r1, [r7, #24]
 800222a:	68f8      	ldr	r0, [r7, #12]
 800222c:	f000 f8d6 	bl	80023dc <I2C_WaitOnTXISFlagUntilTimeout>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e012      	b.n	8002260 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800223a:	893b      	ldrh	r3, [r7, #8]
 800223c:	b2da      	uxtb	r2, r3
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	9300      	str	r3, [sp, #0]
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	2200      	movs	r2, #0
 800224c:	2180      	movs	r1, #128	; 0x80
 800224e:	68f8      	ldr	r0, [r7, #12]
 8002250:	f000 f884 	bl	800235c <I2C_WaitOnFlagUntilTimeout>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e000      	b.n	8002260 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800225e:	2300      	movs	r3, #0
}
 8002260:	4618      	mov	r0, r3
 8002262:	3710      	adds	r7, #16
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	80002000 	.word	0x80002000

0800226c <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af02      	add	r7, sp, #8
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	4608      	mov	r0, r1
 8002276:	4611      	mov	r1, r2
 8002278:	461a      	mov	r2, r3
 800227a:	4603      	mov	r3, r0
 800227c:	817b      	strh	r3, [r7, #10]
 800227e:	460b      	mov	r3, r1
 8002280:	813b      	strh	r3, [r7, #8]
 8002282:	4613      	mov	r3, r2
 8002284:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002286:	88fb      	ldrh	r3, [r7, #6]
 8002288:	b2da      	uxtb	r2, r3
 800228a:	8979      	ldrh	r1, [r7, #10]
 800228c:	4b20      	ldr	r3, [pc, #128]	; (8002310 <I2C_RequestMemoryRead+0xa4>)
 800228e:	9300      	str	r3, [sp, #0]
 8002290:	2300      	movs	r3, #0
 8002292:	68f8      	ldr	r0, [r7, #12]
 8002294:	f000 f984 	bl	80025a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002298:	69fa      	ldr	r2, [r7, #28]
 800229a:	69b9      	ldr	r1, [r7, #24]
 800229c:	68f8      	ldr	r0, [r7, #12]
 800229e:	f000 f89d 	bl	80023dc <I2C_WaitOnTXISFlagUntilTimeout>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d001      	beq.n	80022ac <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e02c      	b.n	8002306 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80022ac:	88fb      	ldrh	r3, [r7, #6]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d105      	bne.n	80022be <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80022b2:	893b      	ldrh	r3, [r7, #8]
 80022b4:	b2da      	uxtb	r2, r3
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	629a      	str	r2, [r3, #40]	; 0x28
 80022bc:	e015      	b.n	80022ea <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80022be:	893b      	ldrh	r3, [r7, #8]
 80022c0:	0a1b      	lsrs	r3, r3, #8
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	b2da      	uxtb	r2, r3
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80022cc:	69fa      	ldr	r2, [r7, #28]
 80022ce:	69b9      	ldr	r1, [r7, #24]
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f000 f883 	bl	80023dc <I2C_WaitOnTXISFlagUntilTimeout>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e012      	b.n	8002306 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80022e0:	893b      	ldrh	r3, [r7, #8]
 80022e2:	b2da      	uxtb	r2, r3
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	9300      	str	r3, [sp, #0]
 80022ee:	69bb      	ldr	r3, [r7, #24]
 80022f0:	2200      	movs	r2, #0
 80022f2:	2140      	movs	r1, #64	; 0x40
 80022f4:	68f8      	ldr	r0, [r7, #12]
 80022f6:	f000 f831 	bl	800235c <I2C_WaitOnFlagUntilTimeout>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e000      	b.n	8002306 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3710      	adds	r7, #16
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	80002000 	.word	0x80002000

08002314 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	2b02      	cmp	r3, #2
 8002328:	d103      	bne.n	8002332 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	2200      	movs	r2, #0
 8002330:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	699b      	ldr	r3, [r3, #24]
 8002338:	f003 0301 	and.w	r3, r3, #1
 800233c:	2b01      	cmp	r3, #1
 800233e:	d007      	beq.n	8002350 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	699a      	ldr	r2, [r3, #24]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f042 0201 	orr.w	r2, r2, #1
 800234e:	619a      	str	r2, [r3, #24]
  }
}
 8002350:	bf00      	nop
 8002352:	370c      	adds	r7, #12
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	60f8      	str	r0, [r7, #12]
 8002364:	60b9      	str	r1, [r7, #8]
 8002366:	603b      	str	r3, [r7, #0]
 8002368:	4613      	mov	r3, r2
 800236a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800236c:	e022      	b.n	80023b4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002374:	d01e      	beq.n	80023b4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002376:	f7ff f9b1 	bl	80016dc <HAL_GetTick>
 800237a:	4602      	mov	r2, r0
 800237c:	69bb      	ldr	r3, [r7, #24]
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	683a      	ldr	r2, [r7, #0]
 8002382:	429a      	cmp	r2, r3
 8002384:	d302      	bcc.n	800238c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d113      	bne.n	80023b4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002390:	f043 0220 	orr.w	r2, r3, #32
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2220      	movs	r2, #32
 800239c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2200      	movs	r2, #0
 80023a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e00f      	b.n	80023d4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	699a      	ldr	r2, [r3, #24]
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	4013      	ands	r3, r2
 80023be:	68ba      	ldr	r2, [r7, #8]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	bf0c      	ite	eq
 80023c4:	2301      	moveq	r3, #1
 80023c6:	2300      	movne	r3, #0
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	461a      	mov	r2, r3
 80023cc:	79fb      	ldrb	r3, [r7, #7]
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d0cd      	beq.n	800236e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3710      	adds	r7, #16
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	60f8      	str	r0, [r7, #12]
 80023e4:	60b9      	str	r1, [r7, #8]
 80023e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80023e8:	e02c      	b.n	8002444 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	68b9      	ldr	r1, [r7, #8]
 80023ee:	68f8      	ldr	r0, [r7, #12]
 80023f0:	f000 f870 	bl	80024d4 <I2C_IsAcknowledgeFailed>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e02a      	b.n	8002454 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002404:	d01e      	beq.n	8002444 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002406:	f7ff f969 	bl	80016dc <HAL_GetTick>
 800240a:	4602      	mov	r2, r0
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	68ba      	ldr	r2, [r7, #8]
 8002412:	429a      	cmp	r2, r3
 8002414:	d302      	bcc.n	800241c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d113      	bne.n	8002444 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002420:	f043 0220 	orr.w	r2, r3, #32
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2220      	movs	r2, #32
 800242c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2200      	movs	r2, #0
 8002434:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e007      	b.n	8002454 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	699b      	ldr	r3, [r3, #24]
 800244a:	f003 0302 	and.w	r3, r3, #2
 800244e:	2b02      	cmp	r3, #2
 8002450:	d1cb      	bne.n	80023ea <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002452:	2300      	movs	r3, #0
}
 8002454:	4618      	mov	r0, r3
 8002456:	3710      	adds	r7, #16
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002468:	e028      	b.n	80024bc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	68b9      	ldr	r1, [r7, #8]
 800246e:	68f8      	ldr	r0, [r7, #12]
 8002470:	f000 f830 	bl	80024d4 <I2C_IsAcknowledgeFailed>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e026      	b.n	80024cc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800247e:	f7ff f92d 	bl	80016dc <HAL_GetTick>
 8002482:	4602      	mov	r2, r0
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	68ba      	ldr	r2, [r7, #8]
 800248a:	429a      	cmp	r2, r3
 800248c:	d302      	bcc.n	8002494 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d113      	bne.n	80024bc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002498:	f043 0220 	orr.w	r2, r3, #32
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2220      	movs	r2, #32
 80024a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2200      	movs	r2, #0
 80024ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2200      	movs	r2, #0
 80024b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e007      	b.n	80024cc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	699b      	ldr	r3, [r3, #24]
 80024c2:	f003 0320 	and.w	r3, r3, #32
 80024c6:	2b20      	cmp	r3, #32
 80024c8:	d1cf      	bne.n	800246a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80024ca:	2300      	movs	r3, #0
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	60b9      	str	r1, [r7, #8]
 80024de:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	699b      	ldr	r3, [r3, #24]
 80024e6:	f003 0310 	and.w	r3, r3, #16
 80024ea:	2b10      	cmp	r3, #16
 80024ec:	d151      	bne.n	8002592 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024ee:	e022      	b.n	8002536 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f6:	d01e      	beq.n	8002536 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024f8:	f7ff f8f0 	bl	80016dc <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	68ba      	ldr	r2, [r7, #8]
 8002504:	429a      	cmp	r2, r3
 8002506:	d302      	bcc.n	800250e <I2C_IsAcknowledgeFailed+0x3a>
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d113      	bne.n	8002536 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002512:	f043 0220 	orr.w	r2, r3, #32
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2220      	movs	r2, #32
 800251e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2200      	movs	r2, #0
 8002526:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2200      	movs	r2, #0
 800252e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e02e      	b.n	8002594 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	699b      	ldr	r3, [r3, #24]
 800253c:	f003 0320 	and.w	r3, r3, #32
 8002540:	2b20      	cmp	r3, #32
 8002542:	d1d5      	bne.n	80024f0 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2210      	movs	r2, #16
 800254a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2220      	movs	r2, #32
 8002552:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002554:	68f8      	ldr	r0, [r7, #12]
 8002556:	f7ff fedd 	bl	8002314 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	6859      	ldr	r1, [r3, #4]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	4b0d      	ldr	r3, [pc, #52]	; (800259c <I2C_IsAcknowledgeFailed+0xc8>)
 8002566:	400b      	ands	r3, r1
 8002568:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800256e:	f043 0204 	orr.w	r2, r3, #4
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2220      	movs	r2, #32
 800257a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2200      	movs	r2, #0
 8002582:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2200      	movs	r2, #0
 800258a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e000      	b.n	8002594 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8002592:	2300      	movs	r3, #0
}
 8002594:	4618      	mov	r0, r3
 8002596:	3710      	adds	r7, #16
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	fe00e800 	.word	0xfe00e800

080025a0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b085      	sub	sp, #20
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	60f8      	str	r0, [r7, #12]
 80025a8:	607b      	str	r3, [r7, #4]
 80025aa:	460b      	mov	r3, r1
 80025ac:	817b      	strh	r3, [r7, #10]
 80025ae:	4613      	mov	r3, r2
 80025b0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	685a      	ldr	r2, [r3, #4]
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	0d5b      	lsrs	r3, r3, #21
 80025bc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80025c0:	4b0d      	ldr	r3, [pc, #52]	; (80025f8 <I2C_TransferConfig+0x58>)
 80025c2:	430b      	orrs	r3, r1
 80025c4:	43db      	mvns	r3, r3
 80025c6:	ea02 0103 	and.w	r1, r2, r3
 80025ca:	897b      	ldrh	r3, [r7, #10]
 80025cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80025d0:	7a7b      	ldrb	r3, [r7, #9]
 80025d2:	041b      	lsls	r3, r3, #16
 80025d4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80025d8:	431a      	orrs	r2, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	431a      	orrs	r2, r3
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	431a      	orrs	r2, r3
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	430a      	orrs	r2, r1
 80025e8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80025ea:	bf00      	nop
 80025ec:	3714      	adds	r7, #20
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	03ff63ff 	.word	0x03ff63ff

080025fc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b20      	cmp	r3, #32
 8002610:	d138      	bne.n	8002684 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002618:	2b01      	cmp	r3, #1
 800261a:	d101      	bne.n	8002620 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800261c:	2302      	movs	r3, #2
 800261e:	e032      	b.n	8002686 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2201      	movs	r2, #1
 8002624:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2224      	movs	r2, #36	; 0x24
 800262c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f022 0201 	bic.w	r2, r2, #1
 800263e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800264e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6819      	ldr	r1, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	683a      	ldr	r2, [r7, #0]
 800265c:	430a      	orrs	r2, r1
 800265e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f042 0201 	orr.w	r2, r2, #1
 800266e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2220      	movs	r2, #32
 8002674:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2200      	movs	r2, #0
 800267c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002680:	2300      	movs	r3, #0
 8002682:	e000      	b.n	8002686 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002684:	2302      	movs	r3, #2
  }
}
 8002686:	4618      	mov	r0, r3
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr

08002692 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002692:	b480      	push	{r7}
 8002694:	b085      	sub	sp, #20
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
 800269a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b20      	cmp	r3, #32
 80026a6:	d139      	bne.n	800271c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d101      	bne.n	80026b6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80026b2:	2302      	movs	r3, #2
 80026b4:	e033      	b.n	800271e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2201      	movs	r2, #1
 80026ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2224      	movs	r2, #36	; 0x24
 80026c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f022 0201 	bic.w	r2, r2, #1
 80026d4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80026e4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	021b      	lsls	r3, r3, #8
 80026ea:	68fa      	ldr	r2, [r7, #12]
 80026ec:	4313      	orrs	r3, r2
 80026ee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	68fa      	ldr	r2, [r7, #12]
 80026f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f042 0201 	orr.w	r2, r2, #1
 8002706:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2220      	movs	r2, #32
 800270c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002718:	2300      	movs	r3, #0
 800271a:	e000      	b.n	800271e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800271c:	2302      	movs	r3, #2
  }
}
 800271e:	4618      	mov	r0, r3
 8002720:	3714      	adds	r7, #20
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
	...

0800272c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8002732:	af00      	add	r7, sp, #0
 8002734:	1d3b      	adds	r3, r7, #4
 8002736:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002738:	1d3b      	adds	r3, r7, #4
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d102      	bne.n	8002746 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	f000 bf01 	b.w	8003548 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002746:	1d3b      	adds	r3, r7, #4
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	2b00      	cmp	r3, #0
 8002752:	f000 8160 	beq.w	8002a16 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002756:	4bae      	ldr	r3, [pc, #696]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f003 030c 	and.w	r3, r3, #12
 800275e:	2b04      	cmp	r3, #4
 8002760:	d00c      	beq.n	800277c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002762:	4bab      	ldr	r3, [pc, #684]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f003 030c 	and.w	r3, r3, #12
 800276a:	2b08      	cmp	r3, #8
 800276c:	d159      	bne.n	8002822 <HAL_RCC_OscConfig+0xf6>
 800276e:	4ba8      	ldr	r3, [pc, #672]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002776:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800277a:	d152      	bne.n	8002822 <HAL_RCC_OscConfig+0xf6>
 800277c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002780:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002784:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002788:	fa93 f3a3 	rbit	r3, r3
 800278c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002790:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002794:	fab3 f383 	clz	r3, r3
 8002798:	b2db      	uxtb	r3, r3
 800279a:	095b      	lsrs	r3, r3, #5
 800279c:	b2db      	uxtb	r3, r3
 800279e:	f043 0301 	orr.w	r3, r3, #1
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d102      	bne.n	80027ae <HAL_RCC_OscConfig+0x82>
 80027a8:	4b99      	ldr	r3, [pc, #612]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	e015      	b.n	80027da <HAL_RCC_OscConfig+0xae>
 80027ae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027b2:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80027ba:	fa93 f3a3 	rbit	r3, r3
 80027be:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80027c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027c6:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80027ca:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80027ce:	fa93 f3a3 	rbit	r3, r3
 80027d2:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80027d6:	4b8e      	ldr	r3, [pc, #568]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 80027d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027da:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80027de:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80027e2:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80027e6:	fa92 f2a2 	rbit	r2, r2
 80027ea:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80027ee:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80027f2:	fab2 f282 	clz	r2, r2
 80027f6:	b2d2      	uxtb	r2, r2
 80027f8:	f042 0220 	orr.w	r2, r2, #32
 80027fc:	b2d2      	uxtb	r2, r2
 80027fe:	f002 021f 	and.w	r2, r2, #31
 8002802:	2101      	movs	r1, #1
 8002804:	fa01 f202 	lsl.w	r2, r1, r2
 8002808:	4013      	ands	r3, r2
 800280a:	2b00      	cmp	r3, #0
 800280c:	f000 8102 	beq.w	8002a14 <HAL_RCC_OscConfig+0x2e8>
 8002810:	1d3b      	adds	r3, r7, #4
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	2b00      	cmp	r3, #0
 8002818:	f040 80fc 	bne.w	8002a14 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	f000 be93 	b.w	8003548 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002822:	1d3b      	adds	r3, r7, #4
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800282c:	d106      	bne.n	800283c <HAL_RCC_OscConfig+0x110>
 800282e:	4b78      	ldr	r3, [pc, #480]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a77      	ldr	r2, [pc, #476]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 8002834:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002838:	6013      	str	r3, [r2, #0]
 800283a:	e030      	b.n	800289e <HAL_RCC_OscConfig+0x172>
 800283c:	1d3b      	adds	r3, r7, #4
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d10c      	bne.n	8002860 <HAL_RCC_OscConfig+0x134>
 8002846:	4b72      	ldr	r3, [pc, #456]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a71      	ldr	r2, [pc, #452]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 800284c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002850:	6013      	str	r3, [r2, #0]
 8002852:	4b6f      	ldr	r3, [pc, #444]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a6e      	ldr	r2, [pc, #440]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 8002858:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800285c:	6013      	str	r3, [r2, #0]
 800285e:	e01e      	b.n	800289e <HAL_RCC_OscConfig+0x172>
 8002860:	1d3b      	adds	r3, r7, #4
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800286a:	d10c      	bne.n	8002886 <HAL_RCC_OscConfig+0x15a>
 800286c:	4b68      	ldr	r3, [pc, #416]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a67      	ldr	r2, [pc, #412]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 8002872:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002876:	6013      	str	r3, [r2, #0]
 8002878:	4b65      	ldr	r3, [pc, #404]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a64      	ldr	r2, [pc, #400]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 800287e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002882:	6013      	str	r3, [r2, #0]
 8002884:	e00b      	b.n	800289e <HAL_RCC_OscConfig+0x172>
 8002886:	4b62      	ldr	r3, [pc, #392]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a61      	ldr	r2, [pc, #388]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 800288c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002890:	6013      	str	r3, [r2, #0]
 8002892:	4b5f      	ldr	r3, [pc, #380]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a5e      	ldr	r2, [pc, #376]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 8002898:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800289c:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800289e:	1d3b      	adds	r3, r7, #4
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d059      	beq.n	800295c <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a8:	f7fe ff18 	bl	80016dc <HAL_GetTick>
 80028ac:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028b0:	e00a      	b.n	80028c8 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028b2:	f7fe ff13 	bl	80016dc <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	2b64      	cmp	r3, #100	; 0x64
 80028c0:	d902      	bls.n	80028c8 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	f000 be40 	b.w	8003548 <HAL_RCC_OscConfig+0xe1c>
 80028c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028cc:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d0:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80028d4:	fa93 f3a3 	rbit	r3, r3
 80028d8:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80028dc:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028e0:	fab3 f383 	clz	r3, r3
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	095b      	lsrs	r3, r3, #5
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	f043 0301 	orr.w	r3, r3, #1
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d102      	bne.n	80028fa <HAL_RCC_OscConfig+0x1ce>
 80028f4:	4b46      	ldr	r3, [pc, #280]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	e015      	b.n	8002926 <HAL_RCC_OscConfig+0x1fa>
 80028fa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028fe:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002902:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002906:	fa93 f3a3 	rbit	r3, r3
 800290a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800290e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002912:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002916:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800291a:	fa93 f3a3 	rbit	r3, r3
 800291e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002922:	4b3b      	ldr	r3, [pc, #236]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 8002924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002926:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800292a:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800292e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8002932:	fa92 f2a2 	rbit	r2, r2
 8002936:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800293a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800293e:	fab2 f282 	clz	r2, r2
 8002942:	b2d2      	uxtb	r2, r2
 8002944:	f042 0220 	orr.w	r2, r2, #32
 8002948:	b2d2      	uxtb	r2, r2
 800294a:	f002 021f 	and.w	r2, r2, #31
 800294e:	2101      	movs	r1, #1
 8002950:	fa01 f202 	lsl.w	r2, r1, r2
 8002954:	4013      	ands	r3, r2
 8002956:	2b00      	cmp	r3, #0
 8002958:	d0ab      	beq.n	80028b2 <HAL_RCC_OscConfig+0x186>
 800295a:	e05c      	b.n	8002a16 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800295c:	f7fe febe 	bl	80016dc <HAL_GetTick>
 8002960:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002964:	e00a      	b.n	800297c <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002966:	f7fe feb9 	bl	80016dc <HAL_GetTick>
 800296a:	4602      	mov	r2, r0
 800296c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	2b64      	cmp	r3, #100	; 0x64
 8002974:	d902      	bls.n	800297c <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	f000 bde6 	b.w	8003548 <HAL_RCC_OscConfig+0xe1c>
 800297c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002980:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002984:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8002988:	fa93 f3a3 	rbit	r3, r3
 800298c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8002990:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002994:	fab3 f383 	clz	r3, r3
 8002998:	b2db      	uxtb	r3, r3
 800299a:	095b      	lsrs	r3, r3, #5
 800299c:	b2db      	uxtb	r3, r3
 800299e:	f043 0301 	orr.w	r3, r3, #1
 80029a2:	b2db      	uxtb	r3, r3
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d102      	bne.n	80029ae <HAL_RCC_OscConfig+0x282>
 80029a8:	4b19      	ldr	r3, [pc, #100]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	e015      	b.n	80029da <HAL_RCC_OscConfig+0x2ae>
 80029ae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029b2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80029ba:	fa93 f3a3 	rbit	r3, r3
 80029be:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80029c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029c6:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80029ca:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80029ce:	fa93 f3a3 	rbit	r3, r3
 80029d2:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80029d6:	4b0e      	ldr	r3, [pc, #56]	; (8002a10 <HAL_RCC_OscConfig+0x2e4>)
 80029d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029da:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80029de:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80029e2:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80029e6:	fa92 f2a2 	rbit	r2, r2
 80029ea:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 80029ee:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80029f2:	fab2 f282 	clz	r2, r2
 80029f6:	b2d2      	uxtb	r2, r2
 80029f8:	f042 0220 	orr.w	r2, r2, #32
 80029fc:	b2d2      	uxtb	r2, r2
 80029fe:	f002 021f 	and.w	r2, r2, #31
 8002a02:	2101      	movs	r1, #1
 8002a04:	fa01 f202 	lsl.w	r2, r1, r2
 8002a08:	4013      	ands	r3, r2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d1ab      	bne.n	8002966 <HAL_RCC_OscConfig+0x23a>
 8002a0e:	e002      	b.n	8002a16 <HAL_RCC_OscConfig+0x2ea>
 8002a10:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a16:	1d3b      	adds	r3, r7, #4
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0302 	and.w	r3, r3, #2
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	f000 8170 	beq.w	8002d06 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002a26:	4bd0      	ldr	r3, [pc, #832]	; (8002d68 <HAL_RCC_OscConfig+0x63c>)
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f003 030c 	and.w	r3, r3, #12
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00c      	beq.n	8002a4c <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002a32:	4bcd      	ldr	r3, [pc, #820]	; (8002d68 <HAL_RCC_OscConfig+0x63c>)
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	f003 030c 	and.w	r3, r3, #12
 8002a3a:	2b08      	cmp	r3, #8
 8002a3c:	d16d      	bne.n	8002b1a <HAL_RCC_OscConfig+0x3ee>
 8002a3e:	4bca      	ldr	r3, [pc, #808]	; (8002d68 <HAL_RCC_OscConfig+0x63c>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002a46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a4a:	d166      	bne.n	8002b1a <HAL_RCC_OscConfig+0x3ee>
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a52:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002a56:	fa93 f3a3 	rbit	r3, r3
 8002a5a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8002a5e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a62:	fab3 f383 	clz	r3, r3
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	095b      	lsrs	r3, r3, #5
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	f043 0301 	orr.w	r3, r3, #1
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d102      	bne.n	8002a7c <HAL_RCC_OscConfig+0x350>
 8002a76:	4bbc      	ldr	r3, [pc, #752]	; (8002d68 <HAL_RCC_OscConfig+0x63c>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	e013      	b.n	8002aa4 <HAL_RCC_OscConfig+0x378>
 8002a7c:	2302      	movs	r3, #2
 8002a7e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a82:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8002a86:	fa93 f3a3 	rbit	r3, r3
 8002a8a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8002a8e:	2302      	movs	r3, #2
 8002a90:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002a94:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002a98:	fa93 f3a3 	rbit	r3, r3
 8002a9c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002aa0:	4bb1      	ldr	r3, [pc, #708]	; (8002d68 <HAL_RCC_OscConfig+0x63c>)
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa4:	2202      	movs	r2, #2
 8002aa6:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8002aaa:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8002aae:	fa92 f2a2 	rbit	r2, r2
 8002ab2:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8002ab6:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002aba:	fab2 f282 	clz	r2, r2
 8002abe:	b2d2      	uxtb	r2, r2
 8002ac0:	f042 0220 	orr.w	r2, r2, #32
 8002ac4:	b2d2      	uxtb	r2, r2
 8002ac6:	f002 021f 	and.w	r2, r2, #31
 8002aca:	2101      	movs	r1, #1
 8002acc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d007      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x3ba>
 8002ad6:	1d3b      	adds	r3, r7, #4
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d002      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	f000 bd31 	b.w	8003548 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ae6:	4ba0      	ldr	r3, [pc, #640]	; (8002d68 <HAL_RCC_OscConfig+0x63c>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002aee:	1d3b      	adds	r3, r7, #4
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	691b      	ldr	r3, [r3, #16]
 8002af4:	21f8      	movs	r1, #248	; 0xf8
 8002af6:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002afa:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8002afe:	fa91 f1a1 	rbit	r1, r1
 8002b02:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8002b06:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002b0a:	fab1 f181 	clz	r1, r1
 8002b0e:	b2c9      	uxtb	r1, r1
 8002b10:	408b      	lsls	r3, r1
 8002b12:	4995      	ldr	r1, [pc, #596]	; (8002d68 <HAL_RCC_OscConfig+0x63c>)
 8002b14:	4313      	orrs	r3, r2
 8002b16:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b18:	e0f5      	b.n	8002d06 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b1a:	1d3b      	adds	r3, r7, #4
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	f000 8085 	beq.w	8002c30 <HAL_RCC_OscConfig+0x504>
 8002b26:	2301      	movs	r3, #1
 8002b28:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b2c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002b30:	fa93 f3a3 	rbit	r3, r3
 8002b34:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8002b38:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b3c:	fab3 f383 	clz	r3, r3
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002b46:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	2301      	movs	r3, #1
 8002b50:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b52:	f7fe fdc3 	bl	80016dc <HAL_GetTick>
 8002b56:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b5a:	e00a      	b.n	8002b72 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b5c:	f7fe fdbe 	bl	80016dc <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d902      	bls.n	8002b72 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	f000 bceb 	b.w	8003548 <HAL_RCC_OscConfig+0xe1c>
 8002b72:	2302      	movs	r3, #2
 8002b74:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b78:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8002b7c:	fa93 f3a3 	rbit	r3, r3
 8002b80:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8002b84:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b88:	fab3 f383 	clz	r3, r3
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	095b      	lsrs	r3, r3, #5
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	f043 0301 	orr.w	r3, r3, #1
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d102      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x476>
 8002b9c:	4b72      	ldr	r3, [pc, #456]	; (8002d68 <HAL_RCC_OscConfig+0x63c>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	e013      	b.n	8002bca <HAL_RCC_OscConfig+0x49e>
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba8:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8002bac:	fa93 f3a3 	rbit	r3, r3
 8002bb0:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002bba:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002bbe:	fa93 f3a3 	rbit	r3, r3
 8002bc2:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002bc6:	4b68      	ldr	r3, [pc, #416]	; (8002d68 <HAL_RCC_OscConfig+0x63c>)
 8002bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bca:	2202      	movs	r2, #2
 8002bcc:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8002bd0:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8002bd4:	fa92 f2a2 	rbit	r2, r2
 8002bd8:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8002bdc:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002be0:	fab2 f282 	clz	r2, r2
 8002be4:	b2d2      	uxtb	r2, r2
 8002be6:	f042 0220 	orr.w	r2, r2, #32
 8002bea:	b2d2      	uxtb	r2, r2
 8002bec:	f002 021f 	and.w	r2, r2, #31
 8002bf0:	2101      	movs	r1, #1
 8002bf2:	fa01 f202 	lsl.w	r2, r1, r2
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d0af      	beq.n	8002b5c <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bfc:	4b5a      	ldr	r3, [pc, #360]	; (8002d68 <HAL_RCC_OscConfig+0x63c>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c04:	1d3b      	adds	r3, r7, #4
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	21f8      	movs	r1, #248	; 0xf8
 8002c0c:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c10:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8002c14:	fa91 f1a1 	rbit	r1, r1
 8002c18:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8002c1c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002c20:	fab1 f181 	clz	r1, r1
 8002c24:	b2c9      	uxtb	r1, r1
 8002c26:	408b      	lsls	r3, r1
 8002c28:	494f      	ldr	r1, [pc, #316]	; (8002d68 <HAL_RCC_OscConfig+0x63c>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	600b      	str	r3, [r1, #0]
 8002c2e:	e06a      	b.n	8002d06 <HAL_RCC_OscConfig+0x5da>
 8002c30:	2301      	movs	r3, #1
 8002c32:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c36:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002c3a:	fa93 f3a3 	rbit	r3, r3
 8002c3e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8002c42:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c46:	fab3 f383 	clz	r3, r3
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002c50:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	461a      	mov	r2, r3
 8002c58:	2300      	movs	r3, #0
 8002c5a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c5c:	f7fe fd3e 	bl	80016dc <HAL_GetTick>
 8002c60:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c64:	e00a      	b.n	8002c7c <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c66:	f7fe fd39 	bl	80016dc <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d902      	bls.n	8002c7c <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8002c76:	2303      	movs	r3, #3
 8002c78:	f000 bc66 	b.w	8003548 <HAL_RCC_OscConfig+0xe1c>
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c82:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002c86:	fa93 f3a3 	rbit	r3, r3
 8002c8a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8002c8e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c92:	fab3 f383 	clz	r3, r3
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	095b      	lsrs	r3, r3, #5
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	f043 0301 	orr.w	r3, r3, #1
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d102      	bne.n	8002cac <HAL_RCC_OscConfig+0x580>
 8002ca6:	4b30      	ldr	r3, [pc, #192]	; (8002d68 <HAL_RCC_OscConfig+0x63c>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	e013      	b.n	8002cd4 <HAL_RCC_OscConfig+0x5a8>
 8002cac:	2302      	movs	r3, #2
 8002cae:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cb2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002cb6:	fa93 f3a3 	rbit	r3, r3
 8002cba:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8002cbe:	2302      	movs	r3, #2
 8002cc0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002cc4:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002cc8:	fa93 f3a3 	rbit	r3, r3
 8002ccc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002cd0:	4b25      	ldr	r3, [pc, #148]	; (8002d68 <HAL_RCC_OscConfig+0x63c>)
 8002cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd4:	2202      	movs	r2, #2
 8002cd6:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8002cda:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002cde:	fa92 f2a2 	rbit	r2, r2
 8002ce2:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8002ce6:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002cea:	fab2 f282 	clz	r2, r2
 8002cee:	b2d2      	uxtb	r2, r2
 8002cf0:	f042 0220 	orr.w	r2, r2, #32
 8002cf4:	b2d2      	uxtb	r2, r2
 8002cf6:	f002 021f 	and.w	r2, r2, #31
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	fa01 f202 	lsl.w	r2, r1, r2
 8002d00:	4013      	ands	r3, r2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d1af      	bne.n	8002c66 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d06:	1d3b      	adds	r3, r7, #4
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0308 	and.w	r3, r3, #8
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	f000 80da 	beq.w	8002eca <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d16:	1d3b      	adds	r3, r7, #4
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	695b      	ldr	r3, [r3, #20]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d069      	beq.n	8002df4 <HAL_RCC_OscConfig+0x6c8>
 8002d20:	2301      	movs	r3, #1
 8002d22:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d2a:	fa93 f3a3 	rbit	r3, r3
 8002d2e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8002d32:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d36:	fab3 f383 	clz	r3, r3
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	4b0b      	ldr	r3, [pc, #44]	; (8002d6c <HAL_RCC_OscConfig+0x640>)
 8002d40:	4413      	add	r3, r2
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	461a      	mov	r2, r3
 8002d46:	2301      	movs	r3, #1
 8002d48:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d4a:	f7fe fcc7 	bl	80016dc <HAL_GetTick>
 8002d4e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d52:	e00d      	b.n	8002d70 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d54:	f7fe fcc2 	bl	80016dc <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d905      	bls.n	8002d70 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8002d64:	2303      	movs	r3, #3
 8002d66:	e3ef      	b.n	8003548 <HAL_RCC_OscConfig+0xe1c>
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	10908120 	.word	0x10908120
 8002d70:	2302      	movs	r3, #2
 8002d72:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d76:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d7a:	fa93 f2a3 	rbit	r2, r3
 8002d7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002d82:	601a      	str	r2, [r3, #0]
 8002d84:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002d88:	2202      	movs	r2, #2
 8002d8a:	601a      	str	r2, [r3, #0]
 8002d8c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	fa93 f2a3 	rbit	r2, r3
 8002d96:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002d9a:	601a      	str	r2, [r3, #0]
 8002d9c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002da0:	2202      	movs	r2, #2
 8002da2:	601a      	str	r2, [r3, #0]
 8002da4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	fa93 f2a3 	rbit	r2, r3
 8002dae:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002db2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002db4:	4ba4      	ldr	r3, [pc, #656]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002db6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002db8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002dbc:	2102      	movs	r1, #2
 8002dbe:	6019      	str	r1, [r3, #0]
 8002dc0:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	fa93 f1a3 	rbit	r1, r3
 8002dca:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002dce:	6019      	str	r1, [r3, #0]
  return result;
 8002dd0:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	fab3 f383 	clz	r3, r3
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	f003 031f 	and.w	r3, r3, #31
 8002de6:	2101      	movs	r1, #1
 8002de8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dec:	4013      	ands	r3, r2
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d0b0      	beq.n	8002d54 <HAL_RCC_OscConfig+0x628>
 8002df2:	e06a      	b.n	8002eca <HAL_RCC_OscConfig+0x79e>
 8002df4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002df8:	2201      	movs	r2, #1
 8002dfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	fa93 f2a3 	rbit	r2, r3
 8002e06:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002e0a:	601a      	str	r2, [r3, #0]
  return result;
 8002e0c:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002e10:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e12:	fab3 f383 	clz	r3, r3
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	461a      	mov	r2, r3
 8002e1a:	4b8c      	ldr	r3, [pc, #560]	; (800304c <HAL_RCC_OscConfig+0x920>)
 8002e1c:	4413      	add	r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	461a      	mov	r2, r3
 8002e22:	2300      	movs	r3, #0
 8002e24:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e26:	f7fe fc59 	bl	80016dc <HAL_GetTick>
 8002e2a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e2e:	e009      	b.n	8002e44 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e30:	f7fe fc54 	bl	80016dc <HAL_GetTick>
 8002e34:	4602      	mov	r2, r0
 8002e36:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d901      	bls.n	8002e44 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8002e40:	2303      	movs	r3, #3
 8002e42:	e381      	b.n	8003548 <HAL_RCC_OscConfig+0xe1c>
 8002e44:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002e48:	2202      	movs	r2, #2
 8002e4a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e4c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	fa93 f2a3 	rbit	r2, r3
 8002e56:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002e5a:	601a      	str	r2, [r3, #0]
 8002e5c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002e60:	2202      	movs	r2, #2
 8002e62:	601a      	str	r2, [r3, #0]
 8002e64:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	fa93 f2a3 	rbit	r2, r3
 8002e6e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002e72:	601a      	str	r2, [r3, #0]
 8002e74:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002e78:	2202      	movs	r2, #2
 8002e7a:	601a      	str	r2, [r3, #0]
 8002e7c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	fa93 f2a3 	rbit	r2, r3
 8002e86:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002e8a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e8c:	4b6e      	ldr	r3, [pc, #440]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002e8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e90:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002e94:	2102      	movs	r1, #2
 8002e96:	6019      	str	r1, [r3, #0]
 8002e98:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	fa93 f1a3 	rbit	r1, r3
 8002ea2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002ea6:	6019      	str	r1, [r3, #0]
  return result;
 8002ea8:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	fab3 f383 	clz	r3, r3
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	f003 031f 	and.w	r3, r3, #31
 8002ebe:	2101      	movs	r1, #1
 8002ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d1b2      	bne.n	8002e30 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eca:	1d3b      	adds	r3, r7, #4
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0304 	and.w	r3, r3, #4
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	f000 8157 	beq.w	8003188 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eda:	2300      	movs	r3, #0
 8002edc:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ee0:	4b59      	ldr	r3, [pc, #356]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002ee2:	69db      	ldr	r3, [r3, #28]
 8002ee4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d112      	bne.n	8002f12 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eec:	4b56      	ldr	r3, [pc, #344]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002eee:	69db      	ldr	r3, [r3, #28]
 8002ef0:	4a55      	ldr	r2, [pc, #340]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002ef2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ef6:	61d3      	str	r3, [r2, #28]
 8002ef8:	4b53      	ldr	r3, [pc, #332]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002efa:	69db      	ldr	r3, [r3, #28]
 8002efc:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002f00:	f107 030c 	add.w	r3, r7, #12
 8002f04:	601a      	str	r2, [r3, #0]
 8002f06:	f107 030c 	add.w	r3, r7, #12
 8002f0a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f12:	4b4f      	ldr	r3, [pc, #316]	; (8003050 <HAL_RCC_OscConfig+0x924>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d11a      	bne.n	8002f54 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f1e:	4b4c      	ldr	r3, [pc, #304]	; (8003050 <HAL_RCC_OscConfig+0x924>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a4b      	ldr	r2, [pc, #300]	; (8003050 <HAL_RCC_OscConfig+0x924>)
 8002f24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f28:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f2a:	f7fe fbd7 	bl	80016dc <HAL_GetTick>
 8002f2e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f32:	e009      	b.n	8002f48 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f34:	f7fe fbd2 	bl	80016dc <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	2b64      	cmp	r3, #100	; 0x64
 8002f42:	d901      	bls.n	8002f48 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e2ff      	b.n	8003548 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f48:	4b41      	ldr	r3, [pc, #260]	; (8003050 <HAL_RCC_OscConfig+0x924>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d0ef      	beq.n	8002f34 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f54:	1d3b      	adds	r3, r7, #4
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d106      	bne.n	8002f6c <HAL_RCC_OscConfig+0x840>
 8002f5e:	4b3a      	ldr	r3, [pc, #232]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002f60:	6a1b      	ldr	r3, [r3, #32]
 8002f62:	4a39      	ldr	r2, [pc, #228]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002f64:	f043 0301 	orr.w	r3, r3, #1
 8002f68:	6213      	str	r3, [r2, #32]
 8002f6a:	e02f      	b.n	8002fcc <HAL_RCC_OscConfig+0x8a0>
 8002f6c:	1d3b      	adds	r3, r7, #4
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d10c      	bne.n	8002f90 <HAL_RCC_OscConfig+0x864>
 8002f76:	4b34      	ldr	r3, [pc, #208]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002f78:	6a1b      	ldr	r3, [r3, #32]
 8002f7a:	4a33      	ldr	r2, [pc, #204]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002f7c:	f023 0301 	bic.w	r3, r3, #1
 8002f80:	6213      	str	r3, [r2, #32]
 8002f82:	4b31      	ldr	r3, [pc, #196]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002f84:	6a1b      	ldr	r3, [r3, #32]
 8002f86:	4a30      	ldr	r2, [pc, #192]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002f88:	f023 0304 	bic.w	r3, r3, #4
 8002f8c:	6213      	str	r3, [r2, #32]
 8002f8e:	e01d      	b.n	8002fcc <HAL_RCC_OscConfig+0x8a0>
 8002f90:	1d3b      	adds	r3, r7, #4
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	2b05      	cmp	r3, #5
 8002f98:	d10c      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x888>
 8002f9a:	4b2b      	ldr	r3, [pc, #172]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002f9c:	6a1b      	ldr	r3, [r3, #32]
 8002f9e:	4a2a      	ldr	r2, [pc, #168]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002fa0:	f043 0304 	orr.w	r3, r3, #4
 8002fa4:	6213      	str	r3, [r2, #32]
 8002fa6:	4b28      	ldr	r3, [pc, #160]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002fa8:	6a1b      	ldr	r3, [r3, #32]
 8002faa:	4a27      	ldr	r2, [pc, #156]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002fac:	f043 0301 	orr.w	r3, r3, #1
 8002fb0:	6213      	str	r3, [r2, #32]
 8002fb2:	e00b      	b.n	8002fcc <HAL_RCC_OscConfig+0x8a0>
 8002fb4:	4b24      	ldr	r3, [pc, #144]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002fb6:	6a1b      	ldr	r3, [r3, #32]
 8002fb8:	4a23      	ldr	r2, [pc, #140]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002fba:	f023 0301 	bic.w	r3, r3, #1
 8002fbe:	6213      	str	r3, [r2, #32]
 8002fc0:	4b21      	ldr	r3, [pc, #132]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002fc2:	6a1b      	ldr	r3, [r3, #32]
 8002fc4:	4a20      	ldr	r2, [pc, #128]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8002fc6:	f023 0304 	bic.w	r3, r3, #4
 8002fca:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fcc:	1d3b      	adds	r3, r7, #4
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d06a      	beq.n	80030ac <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fd6:	f7fe fb81 	bl	80016dc <HAL_GetTick>
 8002fda:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fde:	e00b      	b.n	8002ff8 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fe0:	f7fe fb7c 	bl	80016dc <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d901      	bls.n	8002ff8 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e2a7      	b.n	8003548 <HAL_RCC_OscConfig+0xe1c>
 8002ff8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002ffc:	2202      	movs	r2, #2
 8002ffe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003000:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	fa93 f2a3 	rbit	r2, r3
 800300a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800300e:	601a      	str	r2, [r3, #0]
 8003010:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003014:	2202      	movs	r2, #2
 8003016:	601a      	str	r2, [r3, #0]
 8003018:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	fa93 f2a3 	rbit	r2, r3
 8003022:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003026:	601a      	str	r2, [r3, #0]
  return result;
 8003028:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800302c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800302e:	fab3 f383 	clz	r3, r3
 8003032:	b2db      	uxtb	r3, r3
 8003034:	095b      	lsrs	r3, r3, #5
 8003036:	b2db      	uxtb	r3, r3
 8003038:	f043 0302 	orr.w	r3, r3, #2
 800303c:	b2db      	uxtb	r3, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d108      	bne.n	8003054 <HAL_RCC_OscConfig+0x928>
 8003042:	4b01      	ldr	r3, [pc, #4]	; (8003048 <HAL_RCC_OscConfig+0x91c>)
 8003044:	6a1b      	ldr	r3, [r3, #32]
 8003046:	e013      	b.n	8003070 <HAL_RCC_OscConfig+0x944>
 8003048:	40021000 	.word	0x40021000
 800304c:	10908120 	.word	0x10908120
 8003050:	40007000 	.word	0x40007000
 8003054:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003058:	2202      	movs	r2, #2
 800305a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800305c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	fa93 f2a3 	rbit	r2, r3
 8003066:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800306a:	601a      	str	r2, [r3, #0]
 800306c:	4bc0      	ldr	r3, [pc, #768]	; (8003370 <HAL_RCC_OscConfig+0xc44>)
 800306e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003070:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8003074:	2102      	movs	r1, #2
 8003076:	6011      	str	r1, [r2, #0]
 8003078:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800307c:	6812      	ldr	r2, [r2, #0]
 800307e:	fa92 f1a2 	rbit	r1, r2
 8003082:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003086:	6011      	str	r1, [r2, #0]
  return result;
 8003088:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800308c:	6812      	ldr	r2, [r2, #0]
 800308e:	fab2 f282 	clz	r2, r2
 8003092:	b2d2      	uxtb	r2, r2
 8003094:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003098:	b2d2      	uxtb	r2, r2
 800309a:	f002 021f 	and.w	r2, r2, #31
 800309e:	2101      	movs	r1, #1
 80030a0:	fa01 f202 	lsl.w	r2, r1, r2
 80030a4:	4013      	ands	r3, r2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d09a      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x8b4>
 80030aa:	e063      	b.n	8003174 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030ac:	f7fe fb16 	bl	80016dc <HAL_GetTick>
 80030b0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030b4:	e00b      	b.n	80030ce <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030b6:	f7fe fb11 	bl	80016dc <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80030c0:	1ad3      	subs	r3, r2, r3
 80030c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d901      	bls.n	80030ce <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e23c      	b.n	8003548 <HAL_RCC_OscConfig+0xe1c>
 80030ce:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80030d2:	2202      	movs	r2, #2
 80030d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	fa93 f2a3 	rbit	r2, r3
 80030e0:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80030e4:	601a      	str	r2, [r3, #0]
 80030e6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80030ea:	2202      	movs	r2, #2
 80030ec:	601a      	str	r2, [r3, #0]
 80030ee:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	fa93 f2a3 	rbit	r2, r3
 80030f8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80030fc:	601a      	str	r2, [r3, #0]
  return result;
 80030fe:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003102:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003104:	fab3 f383 	clz	r3, r3
 8003108:	b2db      	uxtb	r3, r3
 800310a:	095b      	lsrs	r3, r3, #5
 800310c:	b2db      	uxtb	r3, r3
 800310e:	f043 0302 	orr.w	r3, r3, #2
 8003112:	b2db      	uxtb	r3, r3
 8003114:	2b02      	cmp	r3, #2
 8003116:	d102      	bne.n	800311e <HAL_RCC_OscConfig+0x9f2>
 8003118:	4b95      	ldr	r3, [pc, #596]	; (8003370 <HAL_RCC_OscConfig+0xc44>)
 800311a:	6a1b      	ldr	r3, [r3, #32]
 800311c:	e00d      	b.n	800313a <HAL_RCC_OscConfig+0xa0e>
 800311e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003122:	2202      	movs	r2, #2
 8003124:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003126:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	fa93 f2a3 	rbit	r2, r3
 8003130:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003134:	601a      	str	r2, [r3, #0]
 8003136:	4b8e      	ldr	r3, [pc, #568]	; (8003370 <HAL_RCC_OscConfig+0xc44>)
 8003138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313a:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800313e:	2102      	movs	r1, #2
 8003140:	6011      	str	r1, [r2, #0]
 8003142:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8003146:	6812      	ldr	r2, [r2, #0]
 8003148:	fa92 f1a2 	rbit	r1, r2
 800314c:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003150:	6011      	str	r1, [r2, #0]
  return result;
 8003152:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003156:	6812      	ldr	r2, [r2, #0]
 8003158:	fab2 f282 	clz	r2, r2
 800315c:	b2d2      	uxtb	r2, r2
 800315e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003162:	b2d2      	uxtb	r2, r2
 8003164:	f002 021f 	and.w	r2, r2, #31
 8003168:	2101      	movs	r1, #1
 800316a:	fa01 f202 	lsl.w	r2, r1, r2
 800316e:	4013      	ands	r3, r2
 8003170:	2b00      	cmp	r3, #0
 8003172:	d1a0      	bne.n	80030b6 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003174:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8003178:	2b01      	cmp	r3, #1
 800317a:	d105      	bne.n	8003188 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800317c:	4b7c      	ldr	r3, [pc, #496]	; (8003370 <HAL_RCC_OscConfig+0xc44>)
 800317e:	69db      	ldr	r3, [r3, #28]
 8003180:	4a7b      	ldr	r2, [pc, #492]	; (8003370 <HAL_RCC_OscConfig+0xc44>)
 8003182:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003186:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003188:	1d3b      	adds	r3, r7, #4
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	699b      	ldr	r3, [r3, #24]
 800318e:	2b00      	cmp	r3, #0
 8003190:	f000 81d9 	beq.w	8003546 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003194:	4b76      	ldr	r3, [pc, #472]	; (8003370 <HAL_RCC_OscConfig+0xc44>)
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f003 030c 	and.w	r3, r3, #12
 800319c:	2b08      	cmp	r3, #8
 800319e:	f000 81a6 	beq.w	80034ee <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031a2:	1d3b      	adds	r3, r7, #4
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	699b      	ldr	r3, [r3, #24]
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	f040 811e 	bne.w	80033ea <HAL_RCC_OscConfig+0xcbe>
 80031ae:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80031b2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80031b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	fa93 f2a3 	rbit	r2, r3
 80031c2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80031c6:	601a      	str	r2, [r3, #0]
  return result;
 80031c8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80031cc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031ce:	fab3 f383 	clz	r3, r3
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80031d8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	461a      	mov	r2, r3
 80031e0:	2300      	movs	r3, #0
 80031e2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e4:	f7fe fa7a 	bl	80016dc <HAL_GetTick>
 80031e8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031ec:	e009      	b.n	8003202 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031ee:	f7fe fa75 	bl	80016dc <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d901      	bls.n	8003202 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	e1a2      	b.n	8003548 <HAL_RCC_OscConfig+0xe1c>
 8003202:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003206:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800320a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	fa93 f2a3 	rbit	r2, r3
 8003216:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800321a:	601a      	str	r2, [r3, #0]
  return result;
 800321c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003220:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003222:	fab3 f383 	clz	r3, r3
 8003226:	b2db      	uxtb	r3, r3
 8003228:	095b      	lsrs	r3, r3, #5
 800322a:	b2db      	uxtb	r3, r3
 800322c:	f043 0301 	orr.w	r3, r3, #1
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b01      	cmp	r3, #1
 8003234:	d102      	bne.n	800323c <HAL_RCC_OscConfig+0xb10>
 8003236:	4b4e      	ldr	r3, [pc, #312]	; (8003370 <HAL_RCC_OscConfig+0xc44>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	e01b      	b.n	8003274 <HAL_RCC_OscConfig+0xb48>
 800323c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003240:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003244:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003246:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	fa93 f2a3 	rbit	r2, r3
 8003250:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003254:	601a      	str	r2, [r3, #0]
 8003256:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800325a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800325e:	601a      	str	r2, [r3, #0]
 8003260:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	fa93 f2a3 	rbit	r2, r3
 800326a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800326e:	601a      	str	r2, [r3, #0]
 8003270:	4b3f      	ldr	r3, [pc, #252]	; (8003370 <HAL_RCC_OscConfig+0xc44>)
 8003272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003274:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8003278:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800327c:	6011      	str	r1, [r2, #0]
 800327e:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8003282:	6812      	ldr	r2, [r2, #0]
 8003284:	fa92 f1a2 	rbit	r1, r2
 8003288:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800328c:	6011      	str	r1, [r2, #0]
  return result;
 800328e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003292:	6812      	ldr	r2, [r2, #0]
 8003294:	fab2 f282 	clz	r2, r2
 8003298:	b2d2      	uxtb	r2, r2
 800329a:	f042 0220 	orr.w	r2, r2, #32
 800329e:	b2d2      	uxtb	r2, r2
 80032a0:	f002 021f 	and.w	r2, r2, #31
 80032a4:	2101      	movs	r1, #1
 80032a6:	fa01 f202 	lsl.w	r2, r1, r2
 80032aa:	4013      	ands	r3, r2
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d19e      	bne.n	80031ee <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032b0:	4b2f      	ldr	r3, [pc, #188]	; (8003370 <HAL_RCC_OscConfig+0xc44>)
 80032b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b4:	f023 020f 	bic.w	r2, r3, #15
 80032b8:	1d3b      	adds	r3, r7, #4
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032be:	492c      	ldr	r1, [pc, #176]	; (8003370 <HAL_RCC_OscConfig+0xc44>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	62cb      	str	r3, [r1, #44]	; 0x2c
 80032c4:	4b2a      	ldr	r3, [pc, #168]	; (8003370 <HAL_RCC_OscConfig+0xc44>)
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80032cc:	1d3b      	adds	r3, r7, #4
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	6a19      	ldr	r1, [r3, #32]
 80032d2:	1d3b      	adds	r3, r7, #4
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	69db      	ldr	r3, [r3, #28]
 80032d8:	430b      	orrs	r3, r1
 80032da:	4925      	ldr	r1, [pc, #148]	; (8003370 <HAL_RCC_OscConfig+0xc44>)
 80032dc:	4313      	orrs	r3, r2
 80032de:	604b      	str	r3, [r1, #4]
 80032e0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80032e4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80032e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ea:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	fa93 f2a3 	rbit	r2, r3
 80032f4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80032f8:	601a      	str	r2, [r3, #0]
  return result;
 80032fa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80032fe:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003300:	fab3 f383 	clz	r3, r3
 8003304:	b2db      	uxtb	r3, r3
 8003306:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800330a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	461a      	mov	r2, r3
 8003312:	2301      	movs	r3, #1
 8003314:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003316:	f7fe f9e1 	bl	80016dc <HAL_GetTick>
 800331a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800331e:	e009      	b.n	8003334 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003320:	f7fe f9dc 	bl	80016dc <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d901      	bls.n	8003334 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e109      	b.n	8003548 <HAL_RCC_OscConfig+0xe1c>
 8003334:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003338:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800333c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800333e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	fa93 f2a3 	rbit	r2, r3
 8003348:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800334c:	601a      	str	r2, [r3, #0]
  return result;
 800334e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003352:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003354:	fab3 f383 	clz	r3, r3
 8003358:	b2db      	uxtb	r3, r3
 800335a:	095b      	lsrs	r3, r3, #5
 800335c:	b2db      	uxtb	r3, r3
 800335e:	f043 0301 	orr.w	r3, r3, #1
 8003362:	b2db      	uxtb	r3, r3
 8003364:	2b01      	cmp	r3, #1
 8003366:	d105      	bne.n	8003374 <HAL_RCC_OscConfig+0xc48>
 8003368:	4b01      	ldr	r3, [pc, #4]	; (8003370 <HAL_RCC_OscConfig+0xc44>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	e01e      	b.n	80033ac <HAL_RCC_OscConfig+0xc80>
 800336e:	bf00      	nop
 8003370:	40021000 	.word	0x40021000
 8003374:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003378:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800337c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800337e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	fa93 f2a3 	rbit	r2, r3
 8003388:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800338c:	601a      	str	r2, [r3, #0]
 800338e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003392:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	fa93 f2a3 	rbit	r2, r3
 80033a2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80033a6:	601a      	str	r2, [r3, #0]
 80033a8:	4b6a      	ldr	r3, [pc, #424]	; (8003554 <HAL_RCC_OscConfig+0xe28>)
 80033aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ac:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80033b0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80033b4:	6011      	str	r1, [r2, #0]
 80033b6:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80033ba:	6812      	ldr	r2, [r2, #0]
 80033bc:	fa92 f1a2 	rbit	r1, r2
 80033c0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80033c4:	6011      	str	r1, [r2, #0]
  return result;
 80033c6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80033ca:	6812      	ldr	r2, [r2, #0]
 80033cc:	fab2 f282 	clz	r2, r2
 80033d0:	b2d2      	uxtb	r2, r2
 80033d2:	f042 0220 	orr.w	r2, r2, #32
 80033d6:	b2d2      	uxtb	r2, r2
 80033d8:	f002 021f 	and.w	r2, r2, #31
 80033dc:	2101      	movs	r1, #1
 80033de:	fa01 f202 	lsl.w	r2, r1, r2
 80033e2:	4013      	ands	r3, r2
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d09b      	beq.n	8003320 <HAL_RCC_OscConfig+0xbf4>
 80033e8:	e0ad      	b.n	8003546 <HAL_RCC_OscConfig+0xe1a>
 80033ea:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80033ee:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80033f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	fa93 f2a3 	rbit	r2, r3
 80033fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003402:	601a      	str	r2, [r3, #0]
  return result;
 8003404:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003408:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800340a:	fab3 f383 	clz	r3, r3
 800340e:	b2db      	uxtb	r3, r3
 8003410:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003414:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	461a      	mov	r2, r3
 800341c:	2300      	movs	r3, #0
 800341e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003420:	f7fe f95c 	bl	80016dc <HAL_GetTick>
 8003424:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003428:	e009      	b.n	800343e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800342a:	f7fe f957 	bl	80016dc <HAL_GetTick>
 800342e:	4602      	mov	r2, r0
 8003430:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	2b02      	cmp	r3, #2
 8003438:	d901      	bls.n	800343e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e084      	b.n	8003548 <HAL_RCC_OscConfig+0xe1c>
 800343e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003442:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003446:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003448:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	fa93 f2a3 	rbit	r2, r3
 8003452:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003456:	601a      	str	r2, [r3, #0]
  return result;
 8003458:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800345c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800345e:	fab3 f383 	clz	r3, r3
 8003462:	b2db      	uxtb	r3, r3
 8003464:	095b      	lsrs	r3, r3, #5
 8003466:	b2db      	uxtb	r3, r3
 8003468:	f043 0301 	orr.w	r3, r3, #1
 800346c:	b2db      	uxtb	r3, r3
 800346e:	2b01      	cmp	r3, #1
 8003470:	d102      	bne.n	8003478 <HAL_RCC_OscConfig+0xd4c>
 8003472:	4b38      	ldr	r3, [pc, #224]	; (8003554 <HAL_RCC_OscConfig+0xe28>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	e01b      	b.n	80034b0 <HAL_RCC_OscConfig+0xd84>
 8003478:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800347c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003480:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003482:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	fa93 f2a3 	rbit	r2, r3
 800348c:	f107 0320 	add.w	r3, r7, #32
 8003490:	601a      	str	r2, [r3, #0]
 8003492:	f107 031c 	add.w	r3, r7, #28
 8003496:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800349a:	601a      	str	r2, [r3, #0]
 800349c:	f107 031c 	add.w	r3, r7, #28
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	fa93 f2a3 	rbit	r2, r3
 80034a6:	f107 0318 	add.w	r3, r7, #24
 80034aa:	601a      	str	r2, [r3, #0]
 80034ac:	4b29      	ldr	r3, [pc, #164]	; (8003554 <HAL_RCC_OscConfig+0xe28>)
 80034ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b0:	f107 0214 	add.w	r2, r7, #20
 80034b4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80034b8:	6011      	str	r1, [r2, #0]
 80034ba:	f107 0214 	add.w	r2, r7, #20
 80034be:	6812      	ldr	r2, [r2, #0]
 80034c0:	fa92 f1a2 	rbit	r1, r2
 80034c4:	f107 0210 	add.w	r2, r7, #16
 80034c8:	6011      	str	r1, [r2, #0]
  return result;
 80034ca:	f107 0210 	add.w	r2, r7, #16
 80034ce:	6812      	ldr	r2, [r2, #0]
 80034d0:	fab2 f282 	clz	r2, r2
 80034d4:	b2d2      	uxtb	r2, r2
 80034d6:	f042 0220 	orr.w	r2, r2, #32
 80034da:	b2d2      	uxtb	r2, r2
 80034dc:	f002 021f 	and.w	r2, r2, #31
 80034e0:	2101      	movs	r1, #1
 80034e2:	fa01 f202 	lsl.w	r2, r1, r2
 80034e6:	4013      	ands	r3, r2
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d19e      	bne.n	800342a <HAL_RCC_OscConfig+0xcfe>
 80034ec:	e02b      	b.n	8003546 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034ee:	1d3b      	adds	r3, r7, #4
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	699b      	ldr	r3, [r3, #24]
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d101      	bne.n	80034fc <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e025      	b.n	8003548 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80034fc:	4b15      	ldr	r3, [pc, #84]	; (8003554 <HAL_RCC_OscConfig+0xe28>)
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003504:	4b13      	ldr	r3, [pc, #76]	; (8003554 <HAL_RCC_OscConfig+0xe28>)
 8003506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003508:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800350c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003510:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8003514:	1d3b      	adds	r3, r7, #4
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	69db      	ldr	r3, [r3, #28]
 800351a:	429a      	cmp	r2, r3
 800351c:	d111      	bne.n	8003542 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800351e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003522:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003526:	1d3b      	adds	r3, r7, #4
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800352c:	429a      	cmp	r2, r3
 800352e:	d108      	bne.n	8003542 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003530:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003534:	f003 020f 	and.w	r2, r3, #15
 8003538:	1d3b      	adds	r3, r7, #4
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800353e:	429a      	cmp	r2, r3
 8003540:	d001      	beq.n	8003546 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e000      	b.n	8003548 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8003546:	2300      	movs	r3, #0
}
 8003548:	4618      	mov	r0, r3
 800354a:	f507 7702 	add.w	r7, r7, #520	; 0x208
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	40021000 	.word	0x40021000

08003558 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b09e      	sub	sp, #120	; 0x78
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
 8003560:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003562:	2300      	movs	r3, #0
 8003564:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d101      	bne.n	8003570 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e162      	b.n	8003836 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003570:	4b90      	ldr	r3, [pc, #576]	; (80037b4 <HAL_RCC_ClockConfig+0x25c>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 0307 	and.w	r3, r3, #7
 8003578:	683a      	ldr	r2, [r7, #0]
 800357a:	429a      	cmp	r2, r3
 800357c:	d910      	bls.n	80035a0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800357e:	4b8d      	ldr	r3, [pc, #564]	; (80037b4 <HAL_RCC_ClockConfig+0x25c>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f023 0207 	bic.w	r2, r3, #7
 8003586:	498b      	ldr	r1, [pc, #556]	; (80037b4 <HAL_RCC_ClockConfig+0x25c>)
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	4313      	orrs	r3, r2
 800358c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800358e:	4b89      	ldr	r3, [pc, #548]	; (80037b4 <HAL_RCC_ClockConfig+0x25c>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0307 	and.w	r3, r3, #7
 8003596:	683a      	ldr	r2, [r7, #0]
 8003598:	429a      	cmp	r2, r3
 800359a:	d001      	beq.n	80035a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e14a      	b.n	8003836 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0302 	and.w	r3, r3, #2
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d008      	beq.n	80035be <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035ac:	4b82      	ldr	r3, [pc, #520]	; (80037b8 <HAL_RCC_ClockConfig+0x260>)
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	497f      	ldr	r1, [pc, #508]	; (80037b8 <HAL_RCC_ClockConfig+0x260>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	f000 80dc 	beq.w	8003784 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d13c      	bne.n	800364e <HAL_RCC_ClockConfig+0xf6>
 80035d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80035d8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80035dc:	fa93 f3a3 	rbit	r3, r3
 80035e0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80035e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035e4:	fab3 f383 	clz	r3, r3
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	095b      	lsrs	r3, r3, #5
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	f043 0301 	orr.w	r3, r3, #1
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d102      	bne.n	80035fe <HAL_RCC_ClockConfig+0xa6>
 80035f8:	4b6f      	ldr	r3, [pc, #444]	; (80037b8 <HAL_RCC_ClockConfig+0x260>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	e00f      	b.n	800361e <HAL_RCC_ClockConfig+0xc6>
 80035fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003602:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003604:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003606:	fa93 f3a3 	rbit	r3, r3
 800360a:	667b      	str	r3, [r7, #100]	; 0x64
 800360c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003610:	663b      	str	r3, [r7, #96]	; 0x60
 8003612:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003614:	fa93 f3a3 	rbit	r3, r3
 8003618:	65fb      	str	r3, [r7, #92]	; 0x5c
 800361a:	4b67      	ldr	r3, [pc, #412]	; (80037b8 <HAL_RCC_ClockConfig+0x260>)
 800361c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800361e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003622:	65ba      	str	r2, [r7, #88]	; 0x58
 8003624:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003626:	fa92 f2a2 	rbit	r2, r2
 800362a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800362c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800362e:	fab2 f282 	clz	r2, r2
 8003632:	b2d2      	uxtb	r2, r2
 8003634:	f042 0220 	orr.w	r2, r2, #32
 8003638:	b2d2      	uxtb	r2, r2
 800363a:	f002 021f 	and.w	r2, r2, #31
 800363e:	2101      	movs	r1, #1
 8003640:	fa01 f202 	lsl.w	r2, r1, r2
 8003644:	4013      	ands	r3, r2
 8003646:	2b00      	cmp	r3, #0
 8003648:	d17b      	bne.n	8003742 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e0f3      	b.n	8003836 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	2b02      	cmp	r3, #2
 8003654:	d13c      	bne.n	80036d0 <HAL_RCC_ClockConfig+0x178>
 8003656:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800365a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800365e:	fa93 f3a3 	rbit	r3, r3
 8003662:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003664:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003666:	fab3 f383 	clz	r3, r3
 800366a:	b2db      	uxtb	r3, r3
 800366c:	095b      	lsrs	r3, r3, #5
 800366e:	b2db      	uxtb	r3, r3
 8003670:	f043 0301 	orr.w	r3, r3, #1
 8003674:	b2db      	uxtb	r3, r3
 8003676:	2b01      	cmp	r3, #1
 8003678:	d102      	bne.n	8003680 <HAL_RCC_ClockConfig+0x128>
 800367a:	4b4f      	ldr	r3, [pc, #316]	; (80037b8 <HAL_RCC_ClockConfig+0x260>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	e00f      	b.n	80036a0 <HAL_RCC_ClockConfig+0x148>
 8003680:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003684:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003686:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003688:	fa93 f3a3 	rbit	r3, r3
 800368c:	647b      	str	r3, [r7, #68]	; 0x44
 800368e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003692:	643b      	str	r3, [r7, #64]	; 0x40
 8003694:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003696:	fa93 f3a3 	rbit	r3, r3
 800369a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800369c:	4b46      	ldr	r3, [pc, #280]	; (80037b8 <HAL_RCC_ClockConfig+0x260>)
 800369e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80036a4:	63ba      	str	r2, [r7, #56]	; 0x38
 80036a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80036a8:	fa92 f2a2 	rbit	r2, r2
 80036ac:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80036ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80036b0:	fab2 f282 	clz	r2, r2
 80036b4:	b2d2      	uxtb	r2, r2
 80036b6:	f042 0220 	orr.w	r2, r2, #32
 80036ba:	b2d2      	uxtb	r2, r2
 80036bc:	f002 021f 	and.w	r2, r2, #31
 80036c0:	2101      	movs	r1, #1
 80036c2:	fa01 f202 	lsl.w	r2, r1, r2
 80036c6:	4013      	ands	r3, r2
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d13a      	bne.n	8003742 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e0b2      	b.n	8003836 <HAL_RCC_ClockConfig+0x2de>
 80036d0:	2302      	movs	r3, #2
 80036d2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036d6:	fa93 f3a3 	rbit	r3, r3
 80036da:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80036dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036de:	fab3 f383 	clz	r3, r3
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	095b      	lsrs	r3, r3, #5
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	f043 0301 	orr.w	r3, r3, #1
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d102      	bne.n	80036f8 <HAL_RCC_ClockConfig+0x1a0>
 80036f2:	4b31      	ldr	r3, [pc, #196]	; (80037b8 <HAL_RCC_ClockConfig+0x260>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	e00d      	b.n	8003714 <HAL_RCC_ClockConfig+0x1bc>
 80036f8:	2302      	movs	r3, #2
 80036fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036fe:	fa93 f3a3 	rbit	r3, r3
 8003702:	627b      	str	r3, [r7, #36]	; 0x24
 8003704:	2302      	movs	r3, #2
 8003706:	623b      	str	r3, [r7, #32]
 8003708:	6a3b      	ldr	r3, [r7, #32]
 800370a:	fa93 f3a3 	rbit	r3, r3
 800370e:	61fb      	str	r3, [r7, #28]
 8003710:	4b29      	ldr	r3, [pc, #164]	; (80037b8 <HAL_RCC_ClockConfig+0x260>)
 8003712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003714:	2202      	movs	r2, #2
 8003716:	61ba      	str	r2, [r7, #24]
 8003718:	69ba      	ldr	r2, [r7, #24]
 800371a:	fa92 f2a2 	rbit	r2, r2
 800371e:	617a      	str	r2, [r7, #20]
  return result;
 8003720:	697a      	ldr	r2, [r7, #20]
 8003722:	fab2 f282 	clz	r2, r2
 8003726:	b2d2      	uxtb	r2, r2
 8003728:	f042 0220 	orr.w	r2, r2, #32
 800372c:	b2d2      	uxtb	r2, r2
 800372e:	f002 021f 	and.w	r2, r2, #31
 8003732:	2101      	movs	r1, #1
 8003734:	fa01 f202 	lsl.w	r2, r1, r2
 8003738:	4013      	ands	r3, r2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d101      	bne.n	8003742 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e079      	b.n	8003836 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003742:	4b1d      	ldr	r3, [pc, #116]	; (80037b8 <HAL_RCC_ClockConfig+0x260>)
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f023 0203 	bic.w	r2, r3, #3
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	491a      	ldr	r1, [pc, #104]	; (80037b8 <HAL_RCC_ClockConfig+0x260>)
 8003750:	4313      	orrs	r3, r2
 8003752:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003754:	f7fd ffc2 	bl	80016dc <HAL_GetTick>
 8003758:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800375a:	e00a      	b.n	8003772 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800375c:	f7fd ffbe 	bl	80016dc <HAL_GetTick>
 8003760:	4602      	mov	r2, r0
 8003762:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	f241 3288 	movw	r2, #5000	; 0x1388
 800376a:	4293      	cmp	r3, r2
 800376c:	d901      	bls.n	8003772 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e061      	b.n	8003836 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003772:	4b11      	ldr	r3, [pc, #68]	; (80037b8 <HAL_RCC_ClockConfig+0x260>)
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f003 020c 	and.w	r2, r3, #12
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	429a      	cmp	r2, r3
 8003782:	d1eb      	bne.n	800375c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003784:	4b0b      	ldr	r3, [pc, #44]	; (80037b4 <HAL_RCC_ClockConfig+0x25c>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0307 	and.w	r3, r3, #7
 800378c:	683a      	ldr	r2, [r7, #0]
 800378e:	429a      	cmp	r2, r3
 8003790:	d214      	bcs.n	80037bc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003792:	4b08      	ldr	r3, [pc, #32]	; (80037b4 <HAL_RCC_ClockConfig+0x25c>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f023 0207 	bic.w	r2, r3, #7
 800379a:	4906      	ldr	r1, [pc, #24]	; (80037b4 <HAL_RCC_ClockConfig+0x25c>)
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	4313      	orrs	r3, r2
 80037a0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037a2:	4b04      	ldr	r3, [pc, #16]	; (80037b4 <HAL_RCC_ClockConfig+0x25c>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0307 	and.w	r3, r3, #7
 80037aa:	683a      	ldr	r2, [r7, #0]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d005      	beq.n	80037bc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e040      	b.n	8003836 <HAL_RCC_ClockConfig+0x2de>
 80037b4:	40022000 	.word	0x40022000
 80037b8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0304 	and.w	r3, r3, #4
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d008      	beq.n	80037da <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037c8:	4b1d      	ldr	r3, [pc, #116]	; (8003840 <HAL_RCC_ClockConfig+0x2e8>)
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	491a      	ldr	r1, [pc, #104]	; (8003840 <HAL_RCC_ClockConfig+0x2e8>)
 80037d6:	4313      	orrs	r3, r2
 80037d8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0308 	and.w	r3, r3, #8
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d009      	beq.n	80037fa <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037e6:	4b16      	ldr	r3, [pc, #88]	; (8003840 <HAL_RCC_ClockConfig+0x2e8>)
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	691b      	ldr	r3, [r3, #16]
 80037f2:	00db      	lsls	r3, r3, #3
 80037f4:	4912      	ldr	r1, [pc, #72]	; (8003840 <HAL_RCC_ClockConfig+0x2e8>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80037fa:	f000 f829 	bl	8003850 <HAL_RCC_GetSysClockFreq>
 80037fe:	4601      	mov	r1, r0
 8003800:	4b0f      	ldr	r3, [pc, #60]	; (8003840 <HAL_RCC_ClockConfig+0x2e8>)
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003808:	22f0      	movs	r2, #240	; 0xf0
 800380a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800380c:	693a      	ldr	r2, [r7, #16]
 800380e:	fa92 f2a2 	rbit	r2, r2
 8003812:	60fa      	str	r2, [r7, #12]
  return result;
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	fab2 f282 	clz	r2, r2
 800381a:	b2d2      	uxtb	r2, r2
 800381c:	40d3      	lsrs	r3, r2
 800381e:	4a09      	ldr	r2, [pc, #36]	; (8003844 <HAL_RCC_ClockConfig+0x2ec>)
 8003820:	5cd3      	ldrb	r3, [r2, r3]
 8003822:	fa21 f303 	lsr.w	r3, r1, r3
 8003826:	4a08      	ldr	r2, [pc, #32]	; (8003848 <HAL_RCC_ClockConfig+0x2f0>)
 8003828:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800382a:	4b08      	ldr	r3, [pc, #32]	; (800384c <HAL_RCC_ClockConfig+0x2f4>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4618      	mov	r0, r3
 8003830:	f7fd ff10 	bl	8001654 <HAL_InitTick>
  
  return HAL_OK;
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3778      	adds	r7, #120	; 0x78
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	40021000 	.word	0x40021000
 8003844:	08004f24 	.word	0x08004f24
 8003848:	20000000 	.word	0x20000000
 800384c:	20000004 	.word	0x20000004

08003850 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003850:	b480      	push	{r7}
 8003852:	b08b      	sub	sp, #44	; 0x2c
 8003854:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003856:	2300      	movs	r3, #0
 8003858:	61fb      	str	r3, [r7, #28]
 800385a:	2300      	movs	r3, #0
 800385c:	61bb      	str	r3, [r7, #24]
 800385e:	2300      	movs	r3, #0
 8003860:	627b      	str	r3, [r7, #36]	; 0x24
 8003862:	2300      	movs	r3, #0
 8003864:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003866:	2300      	movs	r3, #0
 8003868:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800386a:	4b2a      	ldr	r3, [pc, #168]	; (8003914 <HAL_RCC_GetSysClockFreq+0xc4>)
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	f003 030c 	and.w	r3, r3, #12
 8003876:	2b04      	cmp	r3, #4
 8003878:	d002      	beq.n	8003880 <HAL_RCC_GetSysClockFreq+0x30>
 800387a:	2b08      	cmp	r3, #8
 800387c:	d003      	beq.n	8003886 <HAL_RCC_GetSysClockFreq+0x36>
 800387e:	e03f      	b.n	8003900 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003880:	4b25      	ldr	r3, [pc, #148]	; (8003918 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003882:	623b      	str	r3, [r7, #32]
      break;
 8003884:	e03f      	b.n	8003906 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800388c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003890:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003892:	68ba      	ldr	r2, [r7, #8]
 8003894:	fa92 f2a2 	rbit	r2, r2
 8003898:	607a      	str	r2, [r7, #4]
  return result;
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	fab2 f282 	clz	r2, r2
 80038a0:	b2d2      	uxtb	r2, r2
 80038a2:	40d3      	lsrs	r3, r2
 80038a4:	4a1d      	ldr	r2, [pc, #116]	; (800391c <HAL_RCC_GetSysClockFreq+0xcc>)
 80038a6:	5cd3      	ldrb	r3, [r2, r3]
 80038a8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80038aa:	4b1a      	ldr	r3, [pc, #104]	; (8003914 <HAL_RCC_GetSysClockFreq+0xc4>)
 80038ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ae:	f003 030f 	and.w	r3, r3, #15
 80038b2:	220f      	movs	r2, #15
 80038b4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b6:	693a      	ldr	r2, [r7, #16]
 80038b8:	fa92 f2a2 	rbit	r2, r2
 80038bc:	60fa      	str	r2, [r7, #12]
  return result;
 80038be:	68fa      	ldr	r2, [r7, #12]
 80038c0:	fab2 f282 	clz	r2, r2
 80038c4:	b2d2      	uxtb	r2, r2
 80038c6:	40d3      	lsrs	r3, r2
 80038c8:	4a15      	ldr	r2, [pc, #84]	; (8003920 <HAL_RCC_GetSysClockFreq+0xd0>)
 80038ca:	5cd3      	ldrb	r3, [r2, r3]
 80038cc:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d008      	beq.n	80038ea <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80038d8:	4a0f      	ldr	r2, [pc, #60]	; (8003918 <HAL_RCC_GetSysClockFreq+0xc8>)
 80038da:	69bb      	ldr	r3, [r7, #24]
 80038dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	fb02 f303 	mul.w	r3, r2, r3
 80038e6:	627b      	str	r3, [r7, #36]	; 0x24
 80038e8:	e007      	b.n	80038fa <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80038ea:	4a0b      	ldr	r2, [pc, #44]	; (8003918 <HAL_RCC_GetSysClockFreq+0xc8>)
 80038ec:	69bb      	ldr	r3, [r7, #24]
 80038ee:	fbb2 f2f3 	udiv	r2, r2, r3
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	fb02 f303 	mul.w	r3, r2, r3
 80038f8:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80038fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fc:	623b      	str	r3, [r7, #32]
      break;
 80038fe:	e002      	b.n	8003906 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003900:	4b05      	ldr	r3, [pc, #20]	; (8003918 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003902:	623b      	str	r3, [r7, #32]
      break;
 8003904:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003906:	6a3b      	ldr	r3, [r7, #32]
}
 8003908:	4618      	mov	r0, r3
 800390a:	372c      	adds	r7, #44	; 0x2c
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr
 8003914:	40021000 	.word	0x40021000
 8003918:	007a1200 	.word	0x007a1200
 800391c:	08004f3c 	.word	0x08004f3c
 8003920:	08004f4c 	.word	0x08004f4c

08003924 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003924:	b480      	push	{r7}
 8003926:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003928:	4b03      	ldr	r3, [pc, #12]	; (8003938 <HAL_RCC_GetHCLKFreq+0x14>)
 800392a:	681b      	ldr	r3, [r3, #0]
}
 800392c:	4618      	mov	r0, r3
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop
 8003938:	20000000 	.word	0x20000000

0800393c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003942:	f7ff ffef 	bl	8003924 <HAL_RCC_GetHCLKFreq>
 8003946:	4601      	mov	r1, r0
 8003948:	4b0b      	ldr	r3, [pc, #44]	; (8003978 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003950:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003954:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	fa92 f2a2 	rbit	r2, r2
 800395c:	603a      	str	r2, [r7, #0]
  return result;
 800395e:	683a      	ldr	r2, [r7, #0]
 8003960:	fab2 f282 	clz	r2, r2
 8003964:	b2d2      	uxtb	r2, r2
 8003966:	40d3      	lsrs	r3, r2
 8003968:	4a04      	ldr	r2, [pc, #16]	; (800397c <HAL_RCC_GetPCLK1Freq+0x40>)
 800396a:	5cd3      	ldrb	r3, [r2, r3]
 800396c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003970:	4618      	mov	r0, r3
 8003972:	3708      	adds	r7, #8
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	40021000 	.word	0x40021000
 800397c:	08004f34 	.word	0x08004f34

08003980 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003986:	f7ff ffcd 	bl	8003924 <HAL_RCC_GetHCLKFreq>
 800398a:	4601      	mov	r1, r0
 800398c:	4b0b      	ldr	r3, [pc, #44]	; (80039bc <HAL_RCC_GetPCLK2Freq+0x3c>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003994:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003998:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	fa92 f2a2 	rbit	r2, r2
 80039a0:	603a      	str	r2, [r7, #0]
  return result;
 80039a2:	683a      	ldr	r2, [r7, #0]
 80039a4:	fab2 f282 	clz	r2, r2
 80039a8:	b2d2      	uxtb	r2, r2
 80039aa:	40d3      	lsrs	r3, r2
 80039ac:	4a04      	ldr	r2, [pc, #16]	; (80039c0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80039ae:	5cd3      	ldrb	r3, [r2, r3]
 80039b0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80039b4:	4618      	mov	r0, r3
 80039b6:	3708      	adds	r7, #8
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	40021000 	.word	0x40021000
 80039c0:	08004f34 	.word	0x08004f34

080039c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b092      	sub	sp, #72	; 0x48
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039cc:	2300      	movs	r3, #0
 80039ce:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80039d0:	2300      	movs	r3, #0
 80039d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80039d4:	2300      	movs	r3, #0
 80039d6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	f000 80d4 	beq.w	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039e8:	4b4e      	ldr	r3, [pc, #312]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ea:	69db      	ldr	r3, [r3, #28]
 80039ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d10e      	bne.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039f4:	4b4b      	ldr	r3, [pc, #300]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039f6:	69db      	ldr	r3, [r3, #28]
 80039f8:	4a4a      	ldr	r2, [pc, #296]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039fe:	61d3      	str	r3, [r2, #28]
 8003a00:	4b48      	ldr	r3, [pc, #288]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a02:	69db      	ldr	r3, [r3, #28]
 8003a04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a08:	60bb      	str	r3, [r7, #8]
 8003a0a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a12:	4b45      	ldr	r3, [pc, #276]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d118      	bne.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a1e:	4b42      	ldr	r3, [pc, #264]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a41      	ldr	r2, [pc, #260]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a28:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a2a:	f7fd fe57 	bl	80016dc <HAL_GetTick>
 8003a2e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a30:	e008      	b.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a32:	f7fd fe53 	bl	80016dc <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b64      	cmp	r3, #100	; 0x64
 8003a3e:	d901      	bls.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e1d6      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a44:	4b38      	ldr	r3, [pc, #224]	; (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d0f0      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a50:	4b34      	ldr	r3, [pc, #208]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a52:	6a1b      	ldr	r3, [r3, #32]
 8003a54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a58:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	f000 8084 	beq.w	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a6a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d07c      	beq.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a70:	4b2c      	ldr	r3, [pc, #176]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a72:	6a1b      	ldr	r3, [r3, #32]
 8003a74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a78:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a7e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a82:	fa93 f3a3 	rbit	r3, r3
 8003a86:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a8a:	fab3 f383 	clz	r3, r3
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	461a      	mov	r2, r3
 8003a92:	4b26      	ldr	r3, [pc, #152]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a94:	4413      	add	r3, r2
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	461a      	mov	r2, r3
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	6013      	str	r3, [r2, #0]
 8003a9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003aa2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aa6:	fa93 f3a3 	rbit	r3, r3
 8003aaa:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003aac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003aae:	fab3 f383 	clz	r3, r3
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	4b1d      	ldr	r3, [pc, #116]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003ab8:	4413      	add	r3, r2
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	461a      	mov	r2, r3
 8003abe:	2300      	movs	r3, #0
 8003ac0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003ac2:	4a18      	ldr	r2, [pc, #96]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ac4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ac6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003ac8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d04b      	beq.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad2:	f7fd fe03 	bl	80016dc <HAL_GetTick>
 8003ad6:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ad8:	e00a      	b.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ada:	f7fd fdff 	bl	80016dc <HAL_GetTick>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d901      	bls.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003aec:	2303      	movs	r3, #3
 8003aee:	e180      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003af0:	2302      	movs	r3, #2
 8003af2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003af6:	fa93 f3a3 	rbit	r3, r3
 8003afa:	627b      	str	r3, [r7, #36]	; 0x24
 8003afc:	2302      	movs	r3, #2
 8003afe:	623b      	str	r3, [r7, #32]
 8003b00:	6a3b      	ldr	r3, [r7, #32]
 8003b02:	fa93 f3a3 	rbit	r3, r3
 8003b06:	61fb      	str	r3, [r7, #28]
  return result;
 8003b08:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b0a:	fab3 f383 	clz	r3, r3
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	095b      	lsrs	r3, r3, #5
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	f043 0302 	orr.w	r3, r3, #2
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d108      	bne.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003b1e:	4b01      	ldr	r3, [pc, #4]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b20:	6a1b      	ldr	r3, [r3, #32]
 8003b22:	e00d      	b.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003b24:	40021000 	.word	0x40021000
 8003b28:	40007000 	.word	0x40007000
 8003b2c:	10908100 	.word	0x10908100
 8003b30:	2302      	movs	r3, #2
 8003b32:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b34:	69bb      	ldr	r3, [r7, #24]
 8003b36:	fa93 f3a3 	rbit	r3, r3
 8003b3a:	617b      	str	r3, [r7, #20]
 8003b3c:	4ba0      	ldr	r3, [pc, #640]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b40:	2202      	movs	r2, #2
 8003b42:	613a      	str	r2, [r7, #16]
 8003b44:	693a      	ldr	r2, [r7, #16]
 8003b46:	fa92 f2a2 	rbit	r2, r2
 8003b4a:	60fa      	str	r2, [r7, #12]
  return result;
 8003b4c:	68fa      	ldr	r2, [r7, #12]
 8003b4e:	fab2 f282 	clz	r2, r2
 8003b52:	b2d2      	uxtb	r2, r2
 8003b54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b58:	b2d2      	uxtb	r2, r2
 8003b5a:	f002 021f 	and.w	r2, r2, #31
 8003b5e:	2101      	movs	r1, #1
 8003b60:	fa01 f202 	lsl.w	r2, r1, r2
 8003b64:	4013      	ands	r3, r2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d0b7      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003b6a:	4b95      	ldr	r3, [pc, #596]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	4992      	ldr	r1, [pc, #584]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003b7c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d105      	bne.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b84:	4b8e      	ldr	r3, [pc, #568]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b86:	69db      	ldr	r3, [r3, #28]
 8003b88:	4a8d      	ldr	r2, [pc, #564]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b8e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0301 	and.w	r3, r3, #1
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d008      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b9c:	4b88      	ldr	r3, [pc, #544]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba0:	f023 0203 	bic.w	r2, r3, #3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	4985      	ldr	r1, [pc, #532]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003baa:	4313      	orrs	r3, r2
 8003bac:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d008      	beq.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003bba:	4b81      	ldr	r3, [pc, #516]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bbe:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	497e      	ldr	r1, [pc, #504]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0304 	and.w	r3, r3, #4
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d008      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003bd8:	4b79      	ldr	r3, [pc, #484]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bdc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	691b      	ldr	r3, [r3, #16]
 8003be4:	4976      	ldr	r1, [pc, #472]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0320 	and.w	r3, r3, #32
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d008      	beq.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003bf6:	4b72      	ldr	r3, [pc, #456]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfa:	f023 0210 	bic.w	r2, r3, #16
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	69db      	ldr	r3, [r3, #28]
 8003c02:	496f      	ldr	r1, [pc, #444]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c04:	4313      	orrs	r3, r2
 8003c06:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d008      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003c14:	4b6a      	ldr	r3, [pc, #424]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c20:	4967      	ldr	r1, [pc, #412]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d008      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c32:	4b63      	ldr	r3, [pc, #396]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c36:	f023 0220 	bic.w	r2, r3, #32
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a1b      	ldr	r3, [r3, #32]
 8003c3e:	4960      	ldr	r1, [pc, #384]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c40:	4313      	orrs	r3, r2
 8003c42:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d008      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c50:	4b5b      	ldr	r3, [pc, #364]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c54:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5c:	4958      	ldr	r1, [pc, #352]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0308 	and.w	r3, r3, #8
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d008      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c6e:	4b54      	ldr	r3, [pc, #336]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c72:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	695b      	ldr	r3, [r3, #20]
 8003c7a:	4951      	ldr	r1, [pc, #324]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0310 	and.w	r3, r3, #16
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d008      	beq.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003c8c:	4b4c      	ldr	r3, [pc, #304]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c90:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	699b      	ldr	r3, [r3, #24]
 8003c98:	4949      	ldr	r1, [pc, #292]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d008      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003caa:	4b45      	ldr	r3, [pc, #276]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb6:	4942      	ldr	r1, [pc, #264]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d008      	beq.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003cc8:	4b3d      	ldr	r3, [pc, #244]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ccc:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cd4:	493a      	ldr	r1, [pc, #232]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d008      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003ce6:	4b36      	ldr	r3, [pc, #216]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cea:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf2:	4933      	ldr	r1, [pc, #204]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d008      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003d04:	4b2e      	ldr	r3, [pc, #184]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d08:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d10:	492b      	ldr	r1, [pc, #172]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d12:	4313      	orrs	r3, r2
 8003d14:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d008      	beq.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003d22:	4b27      	ldr	r3, [pc, #156]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d26:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2e:	4924      	ldr	r1, [pc, #144]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d30:	4313      	orrs	r3, r2
 8003d32:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d008      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003d40:	4b1f      	ldr	r3, [pc, #124]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d44:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d4c:	491c      	ldr	r1, [pc, #112]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d008      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003d5e:	4b18      	ldr	r3, [pc, #96]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d62:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d6a:	4915      	ldr	r1, [pc, #84]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d008      	beq.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003d7c:	4b10      	ldr	r3, [pc, #64]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d80:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d88:	490d      	ldr	r1, [pc, #52]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d008      	beq.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003d9a:	4b09      	ldr	r3, [pc, #36]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003da6:	4906      	ldr	r1, [pc, #24]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d00c      	beq.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003db8:	4b01      	ldr	r3, [pc, #4]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dbc:	e002      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8003dbe:	bf00      	nop
 8003dc0:	40021000 	.word	0x40021000
 8003dc4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dcc:	490b      	ldr	r1, [pc, #44]	; (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d008      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003dde:	4b07      	ldr	r3, [pc, #28]	; (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de2:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dea:	4904      	ldr	r1, [pc, #16]	; (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003df0:	2300      	movs	r3, #0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3748      	adds	r7, #72	; 0x48
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	40021000 	.word	0x40021000

08003e00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d101      	bne.n	8003e12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e040      	b.n	8003e94 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d106      	bne.n	8003e28 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f7fd fb1e 	bl	8001464 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2224      	movs	r2, #36	; 0x24
 8003e2c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f022 0201 	bic.w	r2, r2, #1
 8003e3c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f000 f8c0 	bl	8003fc4 <UART_SetConfig>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d101      	bne.n	8003e4e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e022      	b.n	8003e94 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d002      	beq.n	8003e5c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 fa88 	bl	800436c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	685a      	ldr	r2, [r3, #4]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	689a      	ldr	r2, [r3, #8]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f042 0201 	orr.w	r2, r2, #1
 8003e8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f000 fb0f 	bl	80044b0 <UART_CheckIdleState>
 8003e92:	4603      	mov	r3, r0
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3708      	adds	r7, #8
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b08a      	sub	sp, #40	; 0x28
 8003ea0:	af02      	add	r7, sp, #8
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	603b      	str	r3, [r7, #0]
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003eb0:	2b20      	cmp	r3, #32
 8003eb2:	f040 8082 	bne.w	8003fba <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d002      	beq.n	8003ec2 <HAL_UART_Transmit+0x26>
 8003ebc:	88fb      	ldrh	r3, [r7, #6]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d101      	bne.n	8003ec6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e07a      	b.n	8003fbc <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d101      	bne.n	8003ed4 <HAL_UART_Transmit+0x38>
 8003ed0:	2302      	movs	r3, #2
 8003ed2:	e073      	b.n	8003fbc <HAL_UART_Transmit+0x120>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2221      	movs	r2, #33	; 0x21
 8003ee8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003eea:	f7fd fbf7 	bl	80016dc <HAL_GetTick>
 8003eee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	88fa      	ldrh	r2, [r7, #6]
 8003ef4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	88fa      	ldrh	r2, [r7, #6]
 8003efc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f08:	d108      	bne.n	8003f1c <HAL_UART_Transmit+0x80>
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	691b      	ldr	r3, [r3, #16]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d104      	bne.n	8003f1c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003f12:	2300      	movs	r3, #0
 8003f14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	61bb      	str	r3, [r7, #24]
 8003f1a:	e003      	b.n	8003f24 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f20:	2300      	movs	r3, #0
 8003f22:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003f2c:	e02d      	b.n	8003f8a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	9300      	str	r3, [sp, #0]
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	2200      	movs	r2, #0
 8003f36:	2180      	movs	r1, #128	; 0x80
 8003f38:	68f8      	ldr	r0, [r7, #12]
 8003f3a:	f000 fb02 	bl	8004542 <UART_WaitOnFlagUntilTimeout>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d001      	beq.n	8003f48 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003f44:	2303      	movs	r3, #3
 8003f46:	e039      	b.n	8003fbc <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d10b      	bne.n	8003f66 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f4e:	69bb      	ldr	r3, [r7, #24]
 8003f50:	881a      	ldrh	r2, [r3, #0]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f5a:	b292      	uxth	r2, r2
 8003f5c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	3302      	adds	r3, #2
 8003f62:	61bb      	str	r3, [r7, #24]
 8003f64:	e008      	b.n	8003f78 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	781a      	ldrb	r2, [r3, #0]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	b292      	uxth	r2, r2
 8003f70:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	3301      	adds	r3, #1
 8003f76:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	3b01      	subs	r3, #1
 8003f82:	b29a      	uxth	r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d1cb      	bne.n	8003f2e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	9300      	str	r3, [sp, #0]
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	2140      	movs	r1, #64	; 0x40
 8003fa0:	68f8      	ldr	r0, [r7, #12]
 8003fa2:	f000 face 	bl	8004542 <UART_WaitOnFlagUntilTimeout>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d001      	beq.n	8003fb0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003fac:	2303      	movs	r3, #3
 8003fae:	e005      	b.n	8003fbc <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2220      	movs	r2, #32
 8003fb4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	e000      	b.n	8003fbc <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003fba:	2302      	movs	r3, #2
  }
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3720      	adds	r7, #32
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b088      	sub	sp, #32
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	689a      	ldr	r2, [r3, #8]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	695b      	ldr	r3, [r3, #20]
 8003fde:	431a      	orrs	r2, r3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	69db      	ldr	r3, [r3, #28]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	4baa      	ldr	r3, [pc, #680]	; (8004298 <UART_SetConfig+0x2d4>)
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	6812      	ldr	r2, [r2, #0]
 8003ff6:	6979      	ldr	r1, [r7, #20]
 8003ff8:	430b      	orrs	r3, r1
 8003ffa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	68da      	ldr	r2, [r3, #12]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	430a      	orrs	r2, r1
 8004010:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a1b      	ldr	r3, [r3, #32]
 800401c:	697a      	ldr	r2, [r7, #20]
 800401e:	4313      	orrs	r3, r2
 8004020:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	697a      	ldr	r2, [r7, #20]
 8004032:	430a      	orrs	r2, r1
 8004034:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a98      	ldr	r2, [pc, #608]	; (800429c <UART_SetConfig+0x2d8>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d121      	bne.n	8004084 <UART_SetConfig+0xc0>
 8004040:	4b97      	ldr	r3, [pc, #604]	; (80042a0 <UART_SetConfig+0x2dc>)
 8004042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004044:	f003 0303 	and.w	r3, r3, #3
 8004048:	2b03      	cmp	r3, #3
 800404a:	d817      	bhi.n	800407c <UART_SetConfig+0xb8>
 800404c:	a201      	add	r2, pc, #4	; (adr r2, 8004054 <UART_SetConfig+0x90>)
 800404e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004052:	bf00      	nop
 8004054:	08004065 	.word	0x08004065
 8004058:	08004071 	.word	0x08004071
 800405c:	08004077 	.word	0x08004077
 8004060:	0800406b 	.word	0x0800406b
 8004064:	2301      	movs	r3, #1
 8004066:	77fb      	strb	r3, [r7, #31]
 8004068:	e0b2      	b.n	80041d0 <UART_SetConfig+0x20c>
 800406a:	2302      	movs	r3, #2
 800406c:	77fb      	strb	r3, [r7, #31]
 800406e:	e0af      	b.n	80041d0 <UART_SetConfig+0x20c>
 8004070:	2304      	movs	r3, #4
 8004072:	77fb      	strb	r3, [r7, #31]
 8004074:	e0ac      	b.n	80041d0 <UART_SetConfig+0x20c>
 8004076:	2308      	movs	r3, #8
 8004078:	77fb      	strb	r3, [r7, #31]
 800407a:	e0a9      	b.n	80041d0 <UART_SetConfig+0x20c>
 800407c:	2310      	movs	r3, #16
 800407e:	77fb      	strb	r3, [r7, #31]
 8004080:	bf00      	nop
 8004082:	e0a5      	b.n	80041d0 <UART_SetConfig+0x20c>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a86      	ldr	r2, [pc, #536]	; (80042a4 <UART_SetConfig+0x2e0>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d123      	bne.n	80040d6 <UART_SetConfig+0x112>
 800408e:	4b84      	ldr	r3, [pc, #528]	; (80042a0 <UART_SetConfig+0x2dc>)
 8004090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004092:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004096:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800409a:	d012      	beq.n	80040c2 <UART_SetConfig+0xfe>
 800409c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040a0:	d802      	bhi.n	80040a8 <UART_SetConfig+0xe4>
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d007      	beq.n	80040b6 <UART_SetConfig+0xf2>
 80040a6:	e012      	b.n	80040ce <UART_SetConfig+0x10a>
 80040a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80040ac:	d00c      	beq.n	80040c8 <UART_SetConfig+0x104>
 80040ae:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80040b2:	d003      	beq.n	80040bc <UART_SetConfig+0xf8>
 80040b4:	e00b      	b.n	80040ce <UART_SetConfig+0x10a>
 80040b6:	2300      	movs	r3, #0
 80040b8:	77fb      	strb	r3, [r7, #31]
 80040ba:	e089      	b.n	80041d0 <UART_SetConfig+0x20c>
 80040bc:	2302      	movs	r3, #2
 80040be:	77fb      	strb	r3, [r7, #31]
 80040c0:	e086      	b.n	80041d0 <UART_SetConfig+0x20c>
 80040c2:	2304      	movs	r3, #4
 80040c4:	77fb      	strb	r3, [r7, #31]
 80040c6:	e083      	b.n	80041d0 <UART_SetConfig+0x20c>
 80040c8:	2308      	movs	r3, #8
 80040ca:	77fb      	strb	r3, [r7, #31]
 80040cc:	e080      	b.n	80041d0 <UART_SetConfig+0x20c>
 80040ce:	2310      	movs	r3, #16
 80040d0:	77fb      	strb	r3, [r7, #31]
 80040d2:	bf00      	nop
 80040d4:	e07c      	b.n	80041d0 <UART_SetConfig+0x20c>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a73      	ldr	r2, [pc, #460]	; (80042a8 <UART_SetConfig+0x2e4>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d123      	bne.n	8004128 <UART_SetConfig+0x164>
 80040e0:	4b6f      	ldr	r3, [pc, #444]	; (80042a0 <UART_SetConfig+0x2dc>)
 80040e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80040e8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80040ec:	d012      	beq.n	8004114 <UART_SetConfig+0x150>
 80040ee:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80040f2:	d802      	bhi.n	80040fa <UART_SetConfig+0x136>
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d007      	beq.n	8004108 <UART_SetConfig+0x144>
 80040f8:	e012      	b.n	8004120 <UART_SetConfig+0x15c>
 80040fa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80040fe:	d00c      	beq.n	800411a <UART_SetConfig+0x156>
 8004100:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004104:	d003      	beq.n	800410e <UART_SetConfig+0x14a>
 8004106:	e00b      	b.n	8004120 <UART_SetConfig+0x15c>
 8004108:	2300      	movs	r3, #0
 800410a:	77fb      	strb	r3, [r7, #31]
 800410c:	e060      	b.n	80041d0 <UART_SetConfig+0x20c>
 800410e:	2302      	movs	r3, #2
 8004110:	77fb      	strb	r3, [r7, #31]
 8004112:	e05d      	b.n	80041d0 <UART_SetConfig+0x20c>
 8004114:	2304      	movs	r3, #4
 8004116:	77fb      	strb	r3, [r7, #31]
 8004118:	e05a      	b.n	80041d0 <UART_SetConfig+0x20c>
 800411a:	2308      	movs	r3, #8
 800411c:	77fb      	strb	r3, [r7, #31]
 800411e:	e057      	b.n	80041d0 <UART_SetConfig+0x20c>
 8004120:	2310      	movs	r3, #16
 8004122:	77fb      	strb	r3, [r7, #31]
 8004124:	bf00      	nop
 8004126:	e053      	b.n	80041d0 <UART_SetConfig+0x20c>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a5f      	ldr	r2, [pc, #380]	; (80042ac <UART_SetConfig+0x2e8>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d123      	bne.n	800417a <UART_SetConfig+0x1b6>
 8004132:	4b5b      	ldr	r3, [pc, #364]	; (80042a0 <UART_SetConfig+0x2dc>)
 8004134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004136:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800413a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800413e:	d012      	beq.n	8004166 <UART_SetConfig+0x1a2>
 8004140:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004144:	d802      	bhi.n	800414c <UART_SetConfig+0x188>
 8004146:	2b00      	cmp	r3, #0
 8004148:	d007      	beq.n	800415a <UART_SetConfig+0x196>
 800414a:	e012      	b.n	8004172 <UART_SetConfig+0x1ae>
 800414c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004150:	d00c      	beq.n	800416c <UART_SetConfig+0x1a8>
 8004152:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004156:	d003      	beq.n	8004160 <UART_SetConfig+0x19c>
 8004158:	e00b      	b.n	8004172 <UART_SetConfig+0x1ae>
 800415a:	2300      	movs	r3, #0
 800415c:	77fb      	strb	r3, [r7, #31]
 800415e:	e037      	b.n	80041d0 <UART_SetConfig+0x20c>
 8004160:	2302      	movs	r3, #2
 8004162:	77fb      	strb	r3, [r7, #31]
 8004164:	e034      	b.n	80041d0 <UART_SetConfig+0x20c>
 8004166:	2304      	movs	r3, #4
 8004168:	77fb      	strb	r3, [r7, #31]
 800416a:	e031      	b.n	80041d0 <UART_SetConfig+0x20c>
 800416c:	2308      	movs	r3, #8
 800416e:	77fb      	strb	r3, [r7, #31]
 8004170:	e02e      	b.n	80041d0 <UART_SetConfig+0x20c>
 8004172:	2310      	movs	r3, #16
 8004174:	77fb      	strb	r3, [r7, #31]
 8004176:	bf00      	nop
 8004178:	e02a      	b.n	80041d0 <UART_SetConfig+0x20c>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a4c      	ldr	r2, [pc, #304]	; (80042b0 <UART_SetConfig+0x2ec>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d123      	bne.n	80041cc <UART_SetConfig+0x208>
 8004184:	4b46      	ldr	r3, [pc, #280]	; (80042a0 <UART_SetConfig+0x2dc>)
 8004186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004188:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800418c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004190:	d012      	beq.n	80041b8 <UART_SetConfig+0x1f4>
 8004192:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004196:	d802      	bhi.n	800419e <UART_SetConfig+0x1da>
 8004198:	2b00      	cmp	r3, #0
 800419a:	d007      	beq.n	80041ac <UART_SetConfig+0x1e8>
 800419c:	e012      	b.n	80041c4 <UART_SetConfig+0x200>
 800419e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80041a2:	d00c      	beq.n	80041be <UART_SetConfig+0x1fa>
 80041a4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80041a8:	d003      	beq.n	80041b2 <UART_SetConfig+0x1ee>
 80041aa:	e00b      	b.n	80041c4 <UART_SetConfig+0x200>
 80041ac:	2300      	movs	r3, #0
 80041ae:	77fb      	strb	r3, [r7, #31]
 80041b0:	e00e      	b.n	80041d0 <UART_SetConfig+0x20c>
 80041b2:	2302      	movs	r3, #2
 80041b4:	77fb      	strb	r3, [r7, #31]
 80041b6:	e00b      	b.n	80041d0 <UART_SetConfig+0x20c>
 80041b8:	2304      	movs	r3, #4
 80041ba:	77fb      	strb	r3, [r7, #31]
 80041bc:	e008      	b.n	80041d0 <UART_SetConfig+0x20c>
 80041be:	2308      	movs	r3, #8
 80041c0:	77fb      	strb	r3, [r7, #31]
 80041c2:	e005      	b.n	80041d0 <UART_SetConfig+0x20c>
 80041c4:	2310      	movs	r3, #16
 80041c6:	77fb      	strb	r3, [r7, #31]
 80041c8:	bf00      	nop
 80041ca:	e001      	b.n	80041d0 <UART_SetConfig+0x20c>
 80041cc:	2310      	movs	r3, #16
 80041ce:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	69db      	ldr	r3, [r3, #28]
 80041d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041d8:	d16e      	bne.n	80042b8 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 80041da:	7ffb      	ldrb	r3, [r7, #31]
 80041dc:	2b08      	cmp	r3, #8
 80041de:	d828      	bhi.n	8004232 <UART_SetConfig+0x26e>
 80041e0:	a201      	add	r2, pc, #4	; (adr r2, 80041e8 <UART_SetConfig+0x224>)
 80041e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041e6:	bf00      	nop
 80041e8:	0800420d 	.word	0x0800420d
 80041ec:	08004215 	.word	0x08004215
 80041f0:	0800421d 	.word	0x0800421d
 80041f4:	08004233 	.word	0x08004233
 80041f8:	08004223 	.word	0x08004223
 80041fc:	08004233 	.word	0x08004233
 8004200:	08004233 	.word	0x08004233
 8004204:	08004233 	.word	0x08004233
 8004208:	0800422b 	.word	0x0800422b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800420c:	f7ff fb96 	bl	800393c <HAL_RCC_GetPCLK1Freq>
 8004210:	61b8      	str	r0, [r7, #24]
        break;
 8004212:	e013      	b.n	800423c <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004214:	f7ff fbb4 	bl	8003980 <HAL_RCC_GetPCLK2Freq>
 8004218:	61b8      	str	r0, [r7, #24]
        break;
 800421a:	e00f      	b.n	800423c <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800421c:	4b25      	ldr	r3, [pc, #148]	; (80042b4 <UART_SetConfig+0x2f0>)
 800421e:	61bb      	str	r3, [r7, #24]
        break;
 8004220:	e00c      	b.n	800423c <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004222:	f7ff fb15 	bl	8003850 <HAL_RCC_GetSysClockFreq>
 8004226:	61b8      	str	r0, [r7, #24]
        break;
 8004228:	e008      	b.n	800423c <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800422a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800422e:	61bb      	str	r3, [r7, #24]
        break;
 8004230:	e004      	b.n	800423c <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 8004232:	2300      	movs	r3, #0
 8004234:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	77bb      	strb	r3, [r7, #30]
        break;
 800423a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	2b00      	cmp	r3, #0
 8004240:	f000 8086 	beq.w	8004350 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004244:	69bb      	ldr	r3, [r7, #24]
 8004246:	005a      	lsls	r2, r3, #1
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	085b      	lsrs	r3, r3, #1
 800424e:	441a      	add	r2, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	fbb2 f3f3 	udiv	r3, r2, r3
 8004258:	b29b      	uxth	r3, r3
 800425a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	2b0f      	cmp	r3, #15
 8004260:	d916      	bls.n	8004290 <UART_SetConfig+0x2cc>
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004268:	d212      	bcs.n	8004290 <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	b29b      	uxth	r3, r3
 800426e:	f023 030f 	bic.w	r3, r3, #15
 8004272:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	085b      	lsrs	r3, r3, #1
 8004278:	b29b      	uxth	r3, r3
 800427a:	f003 0307 	and.w	r3, r3, #7
 800427e:	b29a      	uxth	r2, r3
 8004280:	89fb      	ldrh	r3, [r7, #14]
 8004282:	4313      	orrs	r3, r2
 8004284:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	89fa      	ldrh	r2, [r7, #14]
 800428c:	60da      	str	r2, [r3, #12]
 800428e:	e05f      	b.n	8004350 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	77bb      	strb	r3, [r7, #30]
 8004294:	e05c      	b.n	8004350 <UART_SetConfig+0x38c>
 8004296:	bf00      	nop
 8004298:	efff69f3 	.word	0xefff69f3
 800429c:	40013800 	.word	0x40013800
 80042a0:	40021000 	.word	0x40021000
 80042a4:	40004400 	.word	0x40004400
 80042a8:	40004800 	.word	0x40004800
 80042ac:	40004c00 	.word	0x40004c00
 80042b0:	40005000 	.word	0x40005000
 80042b4:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 80042b8:	7ffb      	ldrb	r3, [r7, #31]
 80042ba:	2b08      	cmp	r3, #8
 80042bc:	d827      	bhi.n	800430e <UART_SetConfig+0x34a>
 80042be:	a201      	add	r2, pc, #4	; (adr r2, 80042c4 <UART_SetConfig+0x300>)
 80042c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042c4:	080042e9 	.word	0x080042e9
 80042c8:	080042f1 	.word	0x080042f1
 80042cc:	080042f9 	.word	0x080042f9
 80042d0:	0800430f 	.word	0x0800430f
 80042d4:	080042ff 	.word	0x080042ff
 80042d8:	0800430f 	.word	0x0800430f
 80042dc:	0800430f 	.word	0x0800430f
 80042e0:	0800430f 	.word	0x0800430f
 80042e4:	08004307 	.word	0x08004307
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042e8:	f7ff fb28 	bl	800393c <HAL_RCC_GetPCLK1Freq>
 80042ec:	61b8      	str	r0, [r7, #24]
        break;
 80042ee:	e013      	b.n	8004318 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80042f0:	f7ff fb46 	bl	8003980 <HAL_RCC_GetPCLK2Freq>
 80042f4:	61b8      	str	r0, [r7, #24]
        break;
 80042f6:	e00f      	b.n	8004318 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042f8:	4b1b      	ldr	r3, [pc, #108]	; (8004368 <UART_SetConfig+0x3a4>)
 80042fa:	61bb      	str	r3, [r7, #24]
        break;
 80042fc:	e00c      	b.n	8004318 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042fe:	f7ff faa7 	bl	8003850 <HAL_RCC_GetSysClockFreq>
 8004302:	61b8      	str	r0, [r7, #24]
        break;
 8004304:	e008      	b.n	8004318 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004306:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800430a:	61bb      	str	r3, [r7, #24]
        break;
 800430c:	e004      	b.n	8004318 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800430e:	2300      	movs	r3, #0
 8004310:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	77bb      	strb	r3, [r7, #30]
        break;
 8004316:	bf00      	nop
    }

    if (pclk != 0U)
 8004318:	69bb      	ldr	r3, [r7, #24]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d018      	beq.n	8004350 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	085a      	lsrs	r2, r3, #1
 8004324:	69bb      	ldr	r3, [r7, #24]
 8004326:	441a      	add	r2, r3
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004330:	b29b      	uxth	r3, r3
 8004332:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	2b0f      	cmp	r3, #15
 8004338:	d908      	bls.n	800434c <UART_SetConfig+0x388>
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004340:	d204      	bcs.n	800434c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	693a      	ldr	r2, [r7, #16]
 8004348:	60da      	str	r2, [r3, #12]
 800434a:	e001      	b.n	8004350 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2200      	movs	r2, #0
 8004354:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800435c:	7fbb      	ldrb	r3, [r7, #30]
}
 800435e:	4618      	mov	r0, r3
 8004360:	3720      	adds	r7, #32
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	007a1200 	.word	0x007a1200

0800436c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004378:	f003 0301 	and.w	r3, r3, #1
 800437c:	2b00      	cmp	r3, #0
 800437e:	d00a      	beq.n	8004396 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	430a      	orrs	r2, r1
 8004394:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d00a      	beq.n	80043b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	430a      	orrs	r2, r1
 80043b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043bc:	f003 0304 	and.w	r3, r3, #4
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d00a      	beq.n	80043da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	430a      	orrs	r2, r1
 80043d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043de:	f003 0308 	and.w	r3, r3, #8
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d00a      	beq.n	80043fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	430a      	orrs	r2, r1
 80043fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004400:	f003 0310 	and.w	r3, r3, #16
 8004404:	2b00      	cmp	r3, #0
 8004406:	d00a      	beq.n	800441e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	430a      	orrs	r2, r1
 800441c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004422:	f003 0320 	and.w	r3, r3, #32
 8004426:	2b00      	cmp	r3, #0
 8004428:	d00a      	beq.n	8004440 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	430a      	orrs	r2, r1
 800443e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004444:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004448:	2b00      	cmp	r3, #0
 800444a:	d01a      	beq.n	8004482 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	430a      	orrs	r2, r1
 8004460:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004466:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800446a:	d10a      	bne.n	8004482 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	430a      	orrs	r2, r1
 8004480:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004486:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00a      	beq.n	80044a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	430a      	orrs	r2, r1
 80044a2:	605a      	str	r2, [r3, #4]
  }
}
 80044a4:	bf00      	nop
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr

080044b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b086      	sub	sp, #24
 80044b4:	af02      	add	r7, sp, #8
 80044b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80044c0:	f7fd f90c 	bl	80016dc <HAL_GetTick>
 80044c4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0308 	and.w	r3, r3, #8
 80044d0:	2b08      	cmp	r3, #8
 80044d2:	d10e      	bne.n	80044f2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044d4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80044d8:	9300      	str	r3, [sp, #0]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2200      	movs	r2, #0
 80044de:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 f82d 	bl	8004542 <UART_WaitOnFlagUntilTimeout>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d001      	beq.n	80044f2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e023      	b.n	800453a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 0304 	and.w	r3, r3, #4
 80044fc:	2b04      	cmp	r3, #4
 80044fe:	d10e      	bne.n	800451e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004500:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004504:	9300      	str	r3, [sp, #0]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 f817 	bl	8004542 <UART_WaitOnFlagUntilTimeout>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d001      	beq.n	800451e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e00d      	b.n	800453a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2220      	movs	r2, #32
 8004522:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2220      	movs	r2, #32
 8004528:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004538:	2300      	movs	r3, #0
}
 800453a:	4618      	mov	r0, r3
 800453c:	3710      	adds	r7, #16
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}

08004542 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004542:	b580      	push	{r7, lr}
 8004544:	b084      	sub	sp, #16
 8004546:	af00      	add	r7, sp, #0
 8004548:	60f8      	str	r0, [r7, #12]
 800454a:	60b9      	str	r1, [r7, #8]
 800454c:	603b      	str	r3, [r7, #0]
 800454e:	4613      	mov	r3, r2
 8004550:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004552:	e05e      	b.n	8004612 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800455a:	d05a      	beq.n	8004612 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800455c:	f7fd f8be 	bl	80016dc <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	69ba      	ldr	r2, [r7, #24]
 8004568:	429a      	cmp	r2, r3
 800456a:	d302      	bcc.n	8004572 <UART_WaitOnFlagUntilTimeout+0x30>
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d11b      	bne.n	80045aa <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004580:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	689a      	ldr	r2, [r3, #8]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f022 0201 	bic.w	r2, r2, #1
 8004590:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2220      	movs	r2, #32
 8004596:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2220      	movs	r2, #32
 800459c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e043      	b.n	8004632 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0304 	and.w	r3, r3, #4
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d02c      	beq.n	8004612 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	69db      	ldr	r3, [r3, #28]
 80045be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045c6:	d124      	bne.n	8004612 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80045d0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80045e0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	689a      	ldr	r2, [r3, #8]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f022 0201 	bic.w	r2, r2, #1
 80045f0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2220      	movs	r2, #32
 80045f6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2220      	movs	r2, #32
 80045fc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2220      	movs	r2, #32
 8004602:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2200      	movs	r2, #0
 800460a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e00f      	b.n	8004632 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	69da      	ldr	r2, [r3, #28]
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	4013      	ands	r3, r2
 800461c:	68ba      	ldr	r2, [r7, #8]
 800461e:	429a      	cmp	r2, r3
 8004620:	bf0c      	ite	eq
 8004622:	2301      	moveq	r3, #1
 8004624:	2300      	movne	r3, #0
 8004626:	b2db      	uxtb	r3, r3
 8004628:	461a      	mov	r2, r3
 800462a:	79fb      	ldrb	r3, [r7, #7]
 800462c:	429a      	cmp	r2, r3
 800462e:	d091      	beq.n	8004554 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
	...

0800463c <__errno>:
 800463c:	4b01      	ldr	r3, [pc, #4]	; (8004644 <__errno+0x8>)
 800463e:	6818      	ldr	r0, [r3, #0]
 8004640:	4770      	bx	lr
 8004642:	bf00      	nop
 8004644:	2000000c 	.word	0x2000000c

08004648 <__libc_init_array>:
 8004648:	b570      	push	{r4, r5, r6, lr}
 800464a:	4e0d      	ldr	r6, [pc, #52]	; (8004680 <__libc_init_array+0x38>)
 800464c:	4c0d      	ldr	r4, [pc, #52]	; (8004684 <__libc_init_array+0x3c>)
 800464e:	1ba4      	subs	r4, r4, r6
 8004650:	10a4      	asrs	r4, r4, #2
 8004652:	2500      	movs	r5, #0
 8004654:	42a5      	cmp	r5, r4
 8004656:	d109      	bne.n	800466c <__libc_init_array+0x24>
 8004658:	4e0b      	ldr	r6, [pc, #44]	; (8004688 <__libc_init_array+0x40>)
 800465a:	4c0c      	ldr	r4, [pc, #48]	; (800468c <__libc_init_array+0x44>)
 800465c:	f000 fc26 	bl	8004eac <_init>
 8004660:	1ba4      	subs	r4, r4, r6
 8004662:	10a4      	asrs	r4, r4, #2
 8004664:	2500      	movs	r5, #0
 8004666:	42a5      	cmp	r5, r4
 8004668:	d105      	bne.n	8004676 <__libc_init_array+0x2e>
 800466a:	bd70      	pop	{r4, r5, r6, pc}
 800466c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004670:	4798      	blx	r3
 8004672:	3501      	adds	r5, #1
 8004674:	e7ee      	b.n	8004654 <__libc_init_array+0xc>
 8004676:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800467a:	4798      	blx	r3
 800467c:	3501      	adds	r5, #1
 800467e:	e7f2      	b.n	8004666 <__libc_init_array+0x1e>
 8004680:	08004f90 	.word	0x08004f90
 8004684:	08004f90 	.word	0x08004f90
 8004688:	08004f90 	.word	0x08004f90
 800468c:	08004f94 	.word	0x08004f94

08004690 <memset>:
 8004690:	4402      	add	r2, r0
 8004692:	4603      	mov	r3, r0
 8004694:	4293      	cmp	r3, r2
 8004696:	d100      	bne.n	800469a <memset+0xa>
 8004698:	4770      	bx	lr
 800469a:	f803 1b01 	strb.w	r1, [r3], #1
 800469e:	e7f9      	b.n	8004694 <memset+0x4>

080046a0 <siprintf>:
 80046a0:	b40e      	push	{r1, r2, r3}
 80046a2:	b500      	push	{lr}
 80046a4:	b09c      	sub	sp, #112	; 0x70
 80046a6:	ab1d      	add	r3, sp, #116	; 0x74
 80046a8:	9002      	str	r0, [sp, #8]
 80046aa:	9006      	str	r0, [sp, #24]
 80046ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80046b0:	4809      	ldr	r0, [pc, #36]	; (80046d8 <siprintf+0x38>)
 80046b2:	9107      	str	r1, [sp, #28]
 80046b4:	9104      	str	r1, [sp, #16]
 80046b6:	4909      	ldr	r1, [pc, #36]	; (80046dc <siprintf+0x3c>)
 80046b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80046bc:	9105      	str	r1, [sp, #20]
 80046be:	6800      	ldr	r0, [r0, #0]
 80046c0:	9301      	str	r3, [sp, #4]
 80046c2:	a902      	add	r1, sp, #8
 80046c4:	f000 f866 	bl	8004794 <_svfiprintf_r>
 80046c8:	9b02      	ldr	r3, [sp, #8]
 80046ca:	2200      	movs	r2, #0
 80046cc:	701a      	strb	r2, [r3, #0]
 80046ce:	b01c      	add	sp, #112	; 0x70
 80046d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80046d4:	b003      	add	sp, #12
 80046d6:	4770      	bx	lr
 80046d8:	2000000c 	.word	0x2000000c
 80046dc:	ffff0208 	.word	0xffff0208

080046e0 <__ssputs_r>:
 80046e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046e4:	688e      	ldr	r6, [r1, #8]
 80046e6:	429e      	cmp	r6, r3
 80046e8:	4682      	mov	sl, r0
 80046ea:	460c      	mov	r4, r1
 80046ec:	4690      	mov	r8, r2
 80046ee:	4699      	mov	r9, r3
 80046f0:	d837      	bhi.n	8004762 <__ssputs_r+0x82>
 80046f2:	898a      	ldrh	r2, [r1, #12]
 80046f4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80046f8:	d031      	beq.n	800475e <__ssputs_r+0x7e>
 80046fa:	6825      	ldr	r5, [r4, #0]
 80046fc:	6909      	ldr	r1, [r1, #16]
 80046fe:	1a6f      	subs	r7, r5, r1
 8004700:	6965      	ldr	r5, [r4, #20]
 8004702:	2302      	movs	r3, #2
 8004704:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004708:	fb95 f5f3 	sdiv	r5, r5, r3
 800470c:	f109 0301 	add.w	r3, r9, #1
 8004710:	443b      	add	r3, r7
 8004712:	429d      	cmp	r5, r3
 8004714:	bf38      	it	cc
 8004716:	461d      	movcc	r5, r3
 8004718:	0553      	lsls	r3, r2, #21
 800471a:	d530      	bpl.n	800477e <__ssputs_r+0x9e>
 800471c:	4629      	mov	r1, r5
 800471e:	f000 fb2b 	bl	8004d78 <_malloc_r>
 8004722:	4606      	mov	r6, r0
 8004724:	b950      	cbnz	r0, 800473c <__ssputs_r+0x5c>
 8004726:	230c      	movs	r3, #12
 8004728:	f8ca 3000 	str.w	r3, [sl]
 800472c:	89a3      	ldrh	r3, [r4, #12]
 800472e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004732:	81a3      	strh	r3, [r4, #12]
 8004734:	f04f 30ff 	mov.w	r0, #4294967295
 8004738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800473c:	463a      	mov	r2, r7
 800473e:	6921      	ldr	r1, [r4, #16]
 8004740:	f000 faa8 	bl	8004c94 <memcpy>
 8004744:	89a3      	ldrh	r3, [r4, #12]
 8004746:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800474a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800474e:	81a3      	strh	r3, [r4, #12]
 8004750:	6126      	str	r6, [r4, #16]
 8004752:	6165      	str	r5, [r4, #20]
 8004754:	443e      	add	r6, r7
 8004756:	1bed      	subs	r5, r5, r7
 8004758:	6026      	str	r6, [r4, #0]
 800475a:	60a5      	str	r5, [r4, #8]
 800475c:	464e      	mov	r6, r9
 800475e:	454e      	cmp	r6, r9
 8004760:	d900      	bls.n	8004764 <__ssputs_r+0x84>
 8004762:	464e      	mov	r6, r9
 8004764:	4632      	mov	r2, r6
 8004766:	4641      	mov	r1, r8
 8004768:	6820      	ldr	r0, [r4, #0]
 800476a:	f000 fa9e 	bl	8004caa <memmove>
 800476e:	68a3      	ldr	r3, [r4, #8]
 8004770:	1b9b      	subs	r3, r3, r6
 8004772:	60a3      	str	r3, [r4, #8]
 8004774:	6823      	ldr	r3, [r4, #0]
 8004776:	441e      	add	r6, r3
 8004778:	6026      	str	r6, [r4, #0]
 800477a:	2000      	movs	r0, #0
 800477c:	e7dc      	b.n	8004738 <__ssputs_r+0x58>
 800477e:	462a      	mov	r2, r5
 8004780:	f000 fb54 	bl	8004e2c <_realloc_r>
 8004784:	4606      	mov	r6, r0
 8004786:	2800      	cmp	r0, #0
 8004788:	d1e2      	bne.n	8004750 <__ssputs_r+0x70>
 800478a:	6921      	ldr	r1, [r4, #16]
 800478c:	4650      	mov	r0, sl
 800478e:	f000 faa5 	bl	8004cdc <_free_r>
 8004792:	e7c8      	b.n	8004726 <__ssputs_r+0x46>

08004794 <_svfiprintf_r>:
 8004794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004798:	461d      	mov	r5, r3
 800479a:	898b      	ldrh	r3, [r1, #12]
 800479c:	061f      	lsls	r7, r3, #24
 800479e:	b09d      	sub	sp, #116	; 0x74
 80047a0:	4680      	mov	r8, r0
 80047a2:	460c      	mov	r4, r1
 80047a4:	4616      	mov	r6, r2
 80047a6:	d50f      	bpl.n	80047c8 <_svfiprintf_r+0x34>
 80047a8:	690b      	ldr	r3, [r1, #16]
 80047aa:	b96b      	cbnz	r3, 80047c8 <_svfiprintf_r+0x34>
 80047ac:	2140      	movs	r1, #64	; 0x40
 80047ae:	f000 fae3 	bl	8004d78 <_malloc_r>
 80047b2:	6020      	str	r0, [r4, #0]
 80047b4:	6120      	str	r0, [r4, #16]
 80047b6:	b928      	cbnz	r0, 80047c4 <_svfiprintf_r+0x30>
 80047b8:	230c      	movs	r3, #12
 80047ba:	f8c8 3000 	str.w	r3, [r8]
 80047be:	f04f 30ff 	mov.w	r0, #4294967295
 80047c2:	e0c8      	b.n	8004956 <_svfiprintf_r+0x1c2>
 80047c4:	2340      	movs	r3, #64	; 0x40
 80047c6:	6163      	str	r3, [r4, #20]
 80047c8:	2300      	movs	r3, #0
 80047ca:	9309      	str	r3, [sp, #36]	; 0x24
 80047cc:	2320      	movs	r3, #32
 80047ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80047d2:	2330      	movs	r3, #48	; 0x30
 80047d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80047d8:	9503      	str	r5, [sp, #12]
 80047da:	f04f 0b01 	mov.w	fp, #1
 80047de:	4637      	mov	r7, r6
 80047e0:	463d      	mov	r5, r7
 80047e2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80047e6:	b10b      	cbz	r3, 80047ec <_svfiprintf_r+0x58>
 80047e8:	2b25      	cmp	r3, #37	; 0x25
 80047ea:	d13e      	bne.n	800486a <_svfiprintf_r+0xd6>
 80047ec:	ebb7 0a06 	subs.w	sl, r7, r6
 80047f0:	d00b      	beq.n	800480a <_svfiprintf_r+0x76>
 80047f2:	4653      	mov	r3, sl
 80047f4:	4632      	mov	r2, r6
 80047f6:	4621      	mov	r1, r4
 80047f8:	4640      	mov	r0, r8
 80047fa:	f7ff ff71 	bl	80046e0 <__ssputs_r>
 80047fe:	3001      	adds	r0, #1
 8004800:	f000 80a4 	beq.w	800494c <_svfiprintf_r+0x1b8>
 8004804:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004806:	4453      	add	r3, sl
 8004808:	9309      	str	r3, [sp, #36]	; 0x24
 800480a:	783b      	ldrb	r3, [r7, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	f000 809d 	beq.w	800494c <_svfiprintf_r+0x1b8>
 8004812:	2300      	movs	r3, #0
 8004814:	f04f 32ff 	mov.w	r2, #4294967295
 8004818:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800481c:	9304      	str	r3, [sp, #16]
 800481e:	9307      	str	r3, [sp, #28]
 8004820:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004824:	931a      	str	r3, [sp, #104]	; 0x68
 8004826:	462f      	mov	r7, r5
 8004828:	2205      	movs	r2, #5
 800482a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800482e:	4850      	ldr	r0, [pc, #320]	; (8004970 <_svfiprintf_r+0x1dc>)
 8004830:	f7fb fcde 	bl	80001f0 <memchr>
 8004834:	9b04      	ldr	r3, [sp, #16]
 8004836:	b9d0      	cbnz	r0, 800486e <_svfiprintf_r+0xda>
 8004838:	06d9      	lsls	r1, r3, #27
 800483a:	bf44      	itt	mi
 800483c:	2220      	movmi	r2, #32
 800483e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004842:	071a      	lsls	r2, r3, #28
 8004844:	bf44      	itt	mi
 8004846:	222b      	movmi	r2, #43	; 0x2b
 8004848:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800484c:	782a      	ldrb	r2, [r5, #0]
 800484e:	2a2a      	cmp	r2, #42	; 0x2a
 8004850:	d015      	beq.n	800487e <_svfiprintf_r+0xea>
 8004852:	9a07      	ldr	r2, [sp, #28]
 8004854:	462f      	mov	r7, r5
 8004856:	2000      	movs	r0, #0
 8004858:	250a      	movs	r5, #10
 800485a:	4639      	mov	r1, r7
 800485c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004860:	3b30      	subs	r3, #48	; 0x30
 8004862:	2b09      	cmp	r3, #9
 8004864:	d94d      	bls.n	8004902 <_svfiprintf_r+0x16e>
 8004866:	b1b8      	cbz	r0, 8004898 <_svfiprintf_r+0x104>
 8004868:	e00f      	b.n	800488a <_svfiprintf_r+0xf6>
 800486a:	462f      	mov	r7, r5
 800486c:	e7b8      	b.n	80047e0 <_svfiprintf_r+0x4c>
 800486e:	4a40      	ldr	r2, [pc, #256]	; (8004970 <_svfiprintf_r+0x1dc>)
 8004870:	1a80      	subs	r0, r0, r2
 8004872:	fa0b f000 	lsl.w	r0, fp, r0
 8004876:	4318      	orrs	r0, r3
 8004878:	9004      	str	r0, [sp, #16]
 800487a:	463d      	mov	r5, r7
 800487c:	e7d3      	b.n	8004826 <_svfiprintf_r+0x92>
 800487e:	9a03      	ldr	r2, [sp, #12]
 8004880:	1d11      	adds	r1, r2, #4
 8004882:	6812      	ldr	r2, [r2, #0]
 8004884:	9103      	str	r1, [sp, #12]
 8004886:	2a00      	cmp	r2, #0
 8004888:	db01      	blt.n	800488e <_svfiprintf_r+0xfa>
 800488a:	9207      	str	r2, [sp, #28]
 800488c:	e004      	b.n	8004898 <_svfiprintf_r+0x104>
 800488e:	4252      	negs	r2, r2
 8004890:	f043 0302 	orr.w	r3, r3, #2
 8004894:	9207      	str	r2, [sp, #28]
 8004896:	9304      	str	r3, [sp, #16]
 8004898:	783b      	ldrb	r3, [r7, #0]
 800489a:	2b2e      	cmp	r3, #46	; 0x2e
 800489c:	d10c      	bne.n	80048b8 <_svfiprintf_r+0x124>
 800489e:	787b      	ldrb	r3, [r7, #1]
 80048a0:	2b2a      	cmp	r3, #42	; 0x2a
 80048a2:	d133      	bne.n	800490c <_svfiprintf_r+0x178>
 80048a4:	9b03      	ldr	r3, [sp, #12]
 80048a6:	1d1a      	adds	r2, r3, #4
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	9203      	str	r2, [sp, #12]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	bfb8      	it	lt
 80048b0:	f04f 33ff 	movlt.w	r3, #4294967295
 80048b4:	3702      	adds	r7, #2
 80048b6:	9305      	str	r3, [sp, #20]
 80048b8:	4d2e      	ldr	r5, [pc, #184]	; (8004974 <_svfiprintf_r+0x1e0>)
 80048ba:	7839      	ldrb	r1, [r7, #0]
 80048bc:	2203      	movs	r2, #3
 80048be:	4628      	mov	r0, r5
 80048c0:	f7fb fc96 	bl	80001f0 <memchr>
 80048c4:	b138      	cbz	r0, 80048d6 <_svfiprintf_r+0x142>
 80048c6:	2340      	movs	r3, #64	; 0x40
 80048c8:	1b40      	subs	r0, r0, r5
 80048ca:	fa03 f000 	lsl.w	r0, r3, r0
 80048ce:	9b04      	ldr	r3, [sp, #16]
 80048d0:	4303      	orrs	r3, r0
 80048d2:	3701      	adds	r7, #1
 80048d4:	9304      	str	r3, [sp, #16]
 80048d6:	7839      	ldrb	r1, [r7, #0]
 80048d8:	4827      	ldr	r0, [pc, #156]	; (8004978 <_svfiprintf_r+0x1e4>)
 80048da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80048de:	2206      	movs	r2, #6
 80048e0:	1c7e      	adds	r6, r7, #1
 80048e2:	f7fb fc85 	bl	80001f0 <memchr>
 80048e6:	2800      	cmp	r0, #0
 80048e8:	d038      	beq.n	800495c <_svfiprintf_r+0x1c8>
 80048ea:	4b24      	ldr	r3, [pc, #144]	; (800497c <_svfiprintf_r+0x1e8>)
 80048ec:	bb13      	cbnz	r3, 8004934 <_svfiprintf_r+0x1a0>
 80048ee:	9b03      	ldr	r3, [sp, #12]
 80048f0:	3307      	adds	r3, #7
 80048f2:	f023 0307 	bic.w	r3, r3, #7
 80048f6:	3308      	adds	r3, #8
 80048f8:	9303      	str	r3, [sp, #12]
 80048fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048fc:	444b      	add	r3, r9
 80048fe:	9309      	str	r3, [sp, #36]	; 0x24
 8004900:	e76d      	b.n	80047de <_svfiprintf_r+0x4a>
 8004902:	fb05 3202 	mla	r2, r5, r2, r3
 8004906:	2001      	movs	r0, #1
 8004908:	460f      	mov	r7, r1
 800490a:	e7a6      	b.n	800485a <_svfiprintf_r+0xc6>
 800490c:	2300      	movs	r3, #0
 800490e:	3701      	adds	r7, #1
 8004910:	9305      	str	r3, [sp, #20]
 8004912:	4619      	mov	r1, r3
 8004914:	250a      	movs	r5, #10
 8004916:	4638      	mov	r0, r7
 8004918:	f810 2b01 	ldrb.w	r2, [r0], #1
 800491c:	3a30      	subs	r2, #48	; 0x30
 800491e:	2a09      	cmp	r2, #9
 8004920:	d903      	bls.n	800492a <_svfiprintf_r+0x196>
 8004922:	2b00      	cmp	r3, #0
 8004924:	d0c8      	beq.n	80048b8 <_svfiprintf_r+0x124>
 8004926:	9105      	str	r1, [sp, #20]
 8004928:	e7c6      	b.n	80048b8 <_svfiprintf_r+0x124>
 800492a:	fb05 2101 	mla	r1, r5, r1, r2
 800492e:	2301      	movs	r3, #1
 8004930:	4607      	mov	r7, r0
 8004932:	e7f0      	b.n	8004916 <_svfiprintf_r+0x182>
 8004934:	ab03      	add	r3, sp, #12
 8004936:	9300      	str	r3, [sp, #0]
 8004938:	4622      	mov	r2, r4
 800493a:	4b11      	ldr	r3, [pc, #68]	; (8004980 <_svfiprintf_r+0x1ec>)
 800493c:	a904      	add	r1, sp, #16
 800493e:	4640      	mov	r0, r8
 8004940:	f3af 8000 	nop.w
 8004944:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004948:	4681      	mov	r9, r0
 800494a:	d1d6      	bne.n	80048fa <_svfiprintf_r+0x166>
 800494c:	89a3      	ldrh	r3, [r4, #12]
 800494e:	065b      	lsls	r3, r3, #25
 8004950:	f53f af35 	bmi.w	80047be <_svfiprintf_r+0x2a>
 8004954:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004956:	b01d      	add	sp, #116	; 0x74
 8004958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800495c:	ab03      	add	r3, sp, #12
 800495e:	9300      	str	r3, [sp, #0]
 8004960:	4622      	mov	r2, r4
 8004962:	4b07      	ldr	r3, [pc, #28]	; (8004980 <_svfiprintf_r+0x1ec>)
 8004964:	a904      	add	r1, sp, #16
 8004966:	4640      	mov	r0, r8
 8004968:	f000 f882 	bl	8004a70 <_printf_i>
 800496c:	e7ea      	b.n	8004944 <_svfiprintf_r+0x1b0>
 800496e:	bf00      	nop
 8004970:	08004f5c 	.word	0x08004f5c
 8004974:	08004f62 	.word	0x08004f62
 8004978:	08004f66 	.word	0x08004f66
 800497c:	00000000 	.word	0x00000000
 8004980:	080046e1 	.word	0x080046e1

08004984 <_printf_common>:
 8004984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004988:	4691      	mov	r9, r2
 800498a:	461f      	mov	r7, r3
 800498c:	688a      	ldr	r2, [r1, #8]
 800498e:	690b      	ldr	r3, [r1, #16]
 8004990:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004994:	4293      	cmp	r3, r2
 8004996:	bfb8      	it	lt
 8004998:	4613      	movlt	r3, r2
 800499a:	f8c9 3000 	str.w	r3, [r9]
 800499e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80049a2:	4606      	mov	r6, r0
 80049a4:	460c      	mov	r4, r1
 80049a6:	b112      	cbz	r2, 80049ae <_printf_common+0x2a>
 80049a8:	3301      	adds	r3, #1
 80049aa:	f8c9 3000 	str.w	r3, [r9]
 80049ae:	6823      	ldr	r3, [r4, #0]
 80049b0:	0699      	lsls	r1, r3, #26
 80049b2:	bf42      	ittt	mi
 80049b4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80049b8:	3302      	addmi	r3, #2
 80049ba:	f8c9 3000 	strmi.w	r3, [r9]
 80049be:	6825      	ldr	r5, [r4, #0]
 80049c0:	f015 0506 	ands.w	r5, r5, #6
 80049c4:	d107      	bne.n	80049d6 <_printf_common+0x52>
 80049c6:	f104 0a19 	add.w	sl, r4, #25
 80049ca:	68e3      	ldr	r3, [r4, #12]
 80049cc:	f8d9 2000 	ldr.w	r2, [r9]
 80049d0:	1a9b      	subs	r3, r3, r2
 80049d2:	42ab      	cmp	r3, r5
 80049d4:	dc28      	bgt.n	8004a28 <_printf_common+0xa4>
 80049d6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80049da:	6822      	ldr	r2, [r4, #0]
 80049dc:	3300      	adds	r3, #0
 80049de:	bf18      	it	ne
 80049e0:	2301      	movne	r3, #1
 80049e2:	0692      	lsls	r2, r2, #26
 80049e4:	d42d      	bmi.n	8004a42 <_printf_common+0xbe>
 80049e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80049ea:	4639      	mov	r1, r7
 80049ec:	4630      	mov	r0, r6
 80049ee:	47c0      	blx	r8
 80049f0:	3001      	adds	r0, #1
 80049f2:	d020      	beq.n	8004a36 <_printf_common+0xb2>
 80049f4:	6823      	ldr	r3, [r4, #0]
 80049f6:	68e5      	ldr	r5, [r4, #12]
 80049f8:	f8d9 2000 	ldr.w	r2, [r9]
 80049fc:	f003 0306 	and.w	r3, r3, #6
 8004a00:	2b04      	cmp	r3, #4
 8004a02:	bf08      	it	eq
 8004a04:	1aad      	subeq	r5, r5, r2
 8004a06:	68a3      	ldr	r3, [r4, #8]
 8004a08:	6922      	ldr	r2, [r4, #16]
 8004a0a:	bf0c      	ite	eq
 8004a0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a10:	2500      	movne	r5, #0
 8004a12:	4293      	cmp	r3, r2
 8004a14:	bfc4      	itt	gt
 8004a16:	1a9b      	subgt	r3, r3, r2
 8004a18:	18ed      	addgt	r5, r5, r3
 8004a1a:	f04f 0900 	mov.w	r9, #0
 8004a1e:	341a      	adds	r4, #26
 8004a20:	454d      	cmp	r5, r9
 8004a22:	d11a      	bne.n	8004a5a <_printf_common+0xd6>
 8004a24:	2000      	movs	r0, #0
 8004a26:	e008      	b.n	8004a3a <_printf_common+0xb6>
 8004a28:	2301      	movs	r3, #1
 8004a2a:	4652      	mov	r2, sl
 8004a2c:	4639      	mov	r1, r7
 8004a2e:	4630      	mov	r0, r6
 8004a30:	47c0      	blx	r8
 8004a32:	3001      	adds	r0, #1
 8004a34:	d103      	bne.n	8004a3e <_printf_common+0xba>
 8004a36:	f04f 30ff 	mov.w	r0, #4294967295
 8004a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a3e:	3501      	adds	r5, #1
 8004a40:	e7c3      	b.n	80049ca <_printf_common+0x46>
 8004a42:	18e1      	adds	r1, r4, r3
 8004a44:	1c5a      	adds	r2, r3, #1
 8004a46:	2030      	movs	r0, #48	; 0x30
 8004a48:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004a4c:	4422      	add	r2, r4
 8004a4e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a52:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a56:	3302      	adds	r3, #2
 8004a58:	e7c5      	b.n	80049e6 <_printf_common+0x62>
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	4622      	mov	r2, r4
 8004a5e:	4639      	mov	r1, r7
 8004a60:	4630      	mov	r0, r6
 8004a62:	47c0      	blx	r8
 8004a64:	3001      	adds	r0, #1
 8004a66:	d0e6      	beq.n	8004a36 <_printf_common+0xb2>
 8004a68:	f109 0901 	add.w	r9, r9, #1
 8004a6c:	e7d8      	b.n	8004a20 <_printf_common+0x9c>
	...

08004a70 <_printf_i>:
 8004a70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004a74:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004a78:	460c      	mov	r4, r1
 8004a7a:	7e09      	ldrb	r1, [r1, #24]
 8004a7c:	b085      	sub	sp, #20
 8004a7e:	296e      	cmp	r1, #110	; 0x6e
 8004a80:	4617      	mov	r7, r2
 8004a82:	4606      	mov	r6, r0
 8004a84:	4698      	mov	r8, r3
 8004a86:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004a88:	f000 80b3 	beq.w	8004bf2 <_printf_i+0x182>
 8004a8c:	d822      	bhi.n	8004ad4 <_printf_i+0x64>
 8004a8e:	2963      	cmp	r1, #99	; 0x63
 8004a90:	d036      	beq.n	8004b00 <_printf_i+0x90>
 8004a92:	d80a      	bhi.n	8004aaa <_printf_i+0x3a>
 8004a94:	2900      	cmp	r1, #0
 8004a96:	f000 80b9 	beq.w	8004c0c <_printf_i+0x19c>
 8004a9a:	2958      	cmp	r1, #88	; 0x58
 8004a9c:	f000 8083 	beq.w	8004ba6 <_printf_i+0x136>
 8004aa0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004aa4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004aa8:	e032      	b.n	8004b10 <_printf_i+0xa0>
 8004aaa:	2964      	cmp	r1, #100	; 0x64
 8004aac:	d001      	beq.n	8004ab2 <_printf_i+0x42>
 8004aae:	2969      	cmp	r1, #105	; 0x69
 8004ab0:	d1f6      	bne.n	8004aa0 <_printf_i+0x30>
 8004ab2:	6820      	ldr	r0, [r4, #0]
 8004ab4:	6813      	ldr	r3, [r2, #0]
 8004ab6:	0605      	lsls	r5, r0, #24
 8004ab8:	f103 0104 	add.w	r1, r3, #4
 8004abc:	d52a      	bpl.n	8004b14 <_printf_i+0xa4>
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	6011      	str	r1, [r2, #0]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	da03      	bge.n	8004ace <_printf_i+0x5e>
 8004ac6:	222d      	movs	r2, #45	; 0x2d
 8004ac8:	425b      	negs	r3, r3
 8004aca:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004ace:	486f      	ldr	r0, [pc, #444]	; (8004c8c <_printf_i+0x21c>)
 8004ad0:	220a      	movs	r2, #10
 8004ad2:	e039      	b.n	8004b48 <_printf_i+0xd8>
 8004ad4:	2973      	cmp	r1, #115	; 0x73
 8004ad6:	f000 809d 	beq.w	8004c14 <_printf_i+0x1a4>
 8004ada:	d808      	bhi.n	8004aee <_printf_i+0x7e>
 8004adc:	296f      	cmp	r1, #111	; 0x6f
 8004ade:	d020      	beq.n	8004b22 <_printf_i+0xb2>
 8004ae0:	2970      	cmp	r1, #112	; 0x70
 8004ae2:	d1dd      	bne.n	8004aa0 <_printf_i+0x30>
 8004ae4:	6823      	ldr	r3, [r4, #0]
 8004ae6:	f043 0320 	orr.w	r3, r3, #32
 8004aea:	6023      	str	r3, [r4, #0]
 8004aec:	e003      	b.n	8004af6 <_printf_i+0x86>
 8004aee:	2975      	cmp	r1, #117	; 0x75
 8004af0:	d017      	beq.n	8004b22 <_printf_i+0xb2>
 8004af2:	2978      	cmp	r1, #120	; 0x78
 8004af4:	d1d4      	bne.n	8004aa0 <_printf_i+0x30>
 8004af6:	2378      	movs	r3, #120	; 0x78
 8004af8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004afc:	4864      	ldr	r0, [pc, #400]	; (8004c90 <_printf_i+0x220>)
 8004afe:	e055      	b.n	8004bac <_printf_i+0x13c>
 8004b00:	6813      	ldr	r3, [r2, #0]
 8004b02:	1d19      	adds	r1, r3, #4
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	6011      	str	r1, [r2, #0]
 8004b08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b10:	2301      	movs	r3, #1
 8004b12:	e08c      	b.n	8004c2e <_printf_i+0x1be>
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	6011      	str	r1, [r2, #0]
 8004b18:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004b1c:	bf18      	it	ne
 8004b1e:	b21b      	sxthne	r3, r3
 8004b20:	e7cf      	b.n	8004ac2 <_printf_i+0x52>
 8004b22:	6813      	ldr	r3, [r2, #0]
 8004b24:	6825      	ldr	r5, [r4, #0]
 8004b26:	1d18      	adds	r0, r3, #4
 8004b28:	6010      	str	r0, [r2, #0]
 8004b2a:	0628      	lsls	r0, r5, #24
 8004b2c:	d501      	bpl.n	8004b32 <_printf_i+0xc2>
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	e002      	b.n	8004b38 <_printf_i+0xc8>
 8004b32:	0668      	lsls	r0, r5, #25
 8004b34:	d5fb      	bpl.n	8004b2e <_printf_i+0xbe>
 8004b36:	881b      	ldrh	r3, [r3, #0]
 8004b38:	4854      	ldr	r0, [pc, #336]	; (8004c8c <_printf_i+0x21c>)
 8004b3a:	296f      	cmp	r1, #111	; 0x6f
 8004b3c:	bf14      	ite	ne
 8004b3e:	220a      	movne	r2, #10
 8004b40:	2208      	moveq	r2, #8
 8004b42:	2100      	movs	r1, #0
 8004b44:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004b48:	6865      	ldr	r5, [r4, #4]
 8004b4a:	60a5      	str	r5, [r4, #8]
 8004b4c:	2d00      	cmp	r5, #0
 8004b4e:	f2c0 8095 	blt.w	8004c7c <_printf_i+0x20c>
 8004b52:	6821      	ldr	r1, [r4, #0]
 8004b54:	f021 0104 	bic.w	r1, r1, #4
 8004b58:	6021      	str	r1, [r4, #0]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d13d      	bne.n	8004bda <_printf_i+0x16a>
 8004b5e:	2d00      	cmp	r5, #0
 8004b60:	f040 808e 	bne.w	8004c80 <_printf_i+0x210>
 8004b64:	4665      	mov	r5, ip
 8004b66:	2a08      	cmp	r2, #8
 8004b68:	d10b      	bne.n	8004b82 <_printf_i+0x112>
 8004b6a:	6823      	ldr	r3, [r4, #0]
 8004b6c:	07db      	lsls	r3, r3, #31
 8004b6e:	d508      	bpl.n	8004b82 <_printf_i+0x112>
 8004b70:	6923      	ldr	r3, [r4, #16]
 8004b72:	6862      	ldr	r2, [r4, #4]
 8004b74:	429a      	cmp	r2, r3
 8004b76:	bfde      	ittt	le
 8004b78:	2330      	movle	r3, #48	; 0x30
 8004b7a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004b7e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004b82:	ebac 0305 	sub.w	r3, ip, r5
 8004b86:	6123      	str	r3, [r4, #16]
 8004b88:	f8cd 8000 	str.w	r8, [sp]
 8004b8c:	463b      	mov	r3, r7
 8004b8e:	aa03      	add	r2, sp, #12
 8004b90:	4621      	mov	r1, r4
 8004b92:	4630      	mov	r0, r6
 8004b94:	f7ff fef6 	bl	8004984 <_printf_common>
 8004b98:	3001      	adds	r0, #1
 8004b9a:	d14d      	bne.n	8004c38 <_printf_i+0x1c8>
 8004b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8004ba0:	b005      	add	sp, #20
 8004ba2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004ba6:	4839      	ldr	r0, [pc, #228]	; (8004c8c <_printf_i+0x21c>)
 8004ba8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004bac:	6813      	ldr	r3, [r2, #0]
 8004bae:	6821      	ldr	r1, [r4, #0]
 8004bb0:	1d1d      	adds	r5, r3, #4
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	6015      	str	r5, [r2, #0]
 8004bb6:	060a      	lsls	r2, r1, #24
 8004bb8:	d50b      	bpl.n	8004bd2 <_printf_i+0x162>
 8004bba:	07ca      	lsls	r2, r1, #31
 8004bbc:	bf44      	itt	mi
 8004bbe:	f041 0120 	orrmi.w	r1, r1, #32
 8004bc2:	6021      	strmi	r1, [r4, #0]
 8004bc4:	b91b      	cbnz	r3, 8004bce <_printf_i+0x15e>
 8004bc6:	6822      	ldr	r2, [r4, #0]
 8004bc8:	f022 0220 	bic.w	r2, r2, #32
 8004bcc:	6022      	str	r2, [r4, #0]
 8004bce:	2210      	movs	r2, #16
 8004bd0:	e7b7      	b.n	8004b42 <_printf_i+0xd2>
 8004bd2:	064d      	lsls	r5, r1, #25
 8004bd4:	bf48      	it	mi
 8004bd6:	b29b      	uxthmi	r3, r3
 8004bd8:	e7ef      	b.n	8004bba <_printf_i+0x14a>
 8004bda:	4665      	mov	r5, ip
 8004bdc:	fbb3 f1f2 	udiv	r1, r3, r2
 8004be0:	fb02 3311 	mls	r3, r2, r1, r3
 8004be4:	5cc3      	ldrb	r3, [r0, r3]
 8004be6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004bea:	460b      	mov	r3, r1
 8004bec:	2900      	cmp	r1, #0
 8004bee:	d1f5      	bne.n	8004bdc <_printf_i+0x16c>
 8004bf0:	e7b9      	b.n	8004b66 <_printf_i+0xf6>
 8004bf2:	6813      	ldr	r3, [r2, #0]
 8004bf4:	6825      	ldr	r5, [r4, #0]
 8004bf6:	6961      	ldr	r1, [r4, #20]
 8004bf8:	1d18      	adds	r0, r3, #4
 8004bfa:	6010      	str	r0, [r2, #0]
 8004bfc:	0628      	lsls	r0, r5, #24
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	d501      	bpl.n	8004c06 <_printf_i+0x196>
 8004c02:	6019      	str	r1, [r3, #0]
 8004c04:	e002      	b.n	8004c0c <_printf_i+0x19c>
 8004c06:	066a      	lsls	r2, r5, #25
 8004c08:	d5fb      	bpl.n	8004c02 <_printf_i+0x192>
 8004c0a:	8019      	strh	r1, [r3, #0]
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	6123      	str	r3, [r4, #16]
 8004c10:	4665      	mov	r5, ip
 8004c12:	e7b9      	b.n	8004b88 <_printf_i+0x118>
 8004c14:	6813      	ldr	r3, [r2, #0]
 8004c16:	1d19      	adds	r1, r3, #4
 8004c18:	6011      	str	r1, [r2, #0]
 8004c1a:	681d      	ldr	r5, [r3, #0]
 8004c1c:	6862      	ldr	r2, [r4, #4]
 8004c1e:	2100      	movs	r1, #0
 8004c20:	4628      	mov	r0, r5
 8004c22:	f7fb fae5 	bl	80001f0 <memchr>
 8004c26:	b108      	cbz	r0, 8004c2c <_printf_i+0x1bc>
 8004c28:	1b40      	subs	r0, r0, r5
 8004c2a:	6060      	str	r0, [r4, #4]
 8004c2c:	6863      	ldr	r3, [r4, #4]
 8004c2e:	6123      	str	r3, [r4, #16]
 8004c30:	2300      	movs	r3, #0
 8004c32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c36:	e7a7      	b.n	8004b88 <_printf_i+0x118>
 8004c38:	6923      	ldr	r3, [r4, #16]
 8004c3a:	462a      	mov	r2, r5
 8004c3c:	4639      	mov	r1, r7
 8004c3e:	4630      	mov	r0, r6
 8004c40:	47c0      	blx	r8
 8004c42:	3001      	adds	r0, #1
 8004c44:	d0aa      	beq.n	8004b9c <_printf_i+0x12c>
 8004c46:	6823      	ldr	r3, [r4, #0]
 8004c48:	079b      	lsls	r3, r3, #30
 8004c4a:	d413      	bmi.n	8004c74 <_printf_i+0x204>
 8004c4c:	68e0      	ldr	r0, [r4, #12]
 8004c4e:	9b03      	ldr	r3, [sp, #12]
 8004c50:	4298      	cmp	r0, r3
 8004c52:	bfb8      	it	lt
 8004c54:	4618      	movlt	r0, r3
 8004c56:	e7a3      	b.n	8004ba0 <_printf_i+0x130>
 8004c58:	2301      	movs	r3, #1
 8004c5a:	464a      	mov	r2, r9
 8004c5c:	4639      	mov	r1, r7
 8004c5e:	4630      	mov	r0, r6
 8004c60:	47c0      	blx	r8
 8004c62:	3001      	adds	r0, #1
 8004c64:	d09a      	beq.n	8004b9c <_printf_i+0x12c>
 8004c66:	3501      	adds	r5, #1
 8004c68:	68e3      	ldr	r3, [r4, #12]
 8004c6a:	9a03      	ldr	r2, [sp, #12]
 8004c6c:	1a9b      	subs	r3, r3, r2
 8004c6e:	42ab      	cmp	r3, r5
 8004c70:	dcf2      	bgt.n	8004c58 <_printf_i+0x1e8>
 8004c72:	e7eb      	b.n	8004c4c <_printf_i+0x1dc>
 8004c74:	2500      	movs	r5, #0
 8004c76:	f104 0919 	add.w	r9, r4, #25
 8004c7a:	e7f5      	b.n	8004c68 <_printf_i+0x1f8>
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d1ac      	bne.n	8004bda <_printf_i+0x16a>
 8004c80:	7803      	ldrb	r3, [r0, #0]
 8004c82:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c86:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c8a:	e76c      	b.n	8004b66 <_printf_i+0xf6>
 8004c8c:	08004f6d 	.word	0x08004f6d
 8004c90:	08004f7e 	.word	0x08004f7e

08004c94 <memcpy>:
 8004c94:	b510      	push	{r4, lr}
 8004c96:	1e43      	subs	r3, r0, #1
 8004c98:	440a      	add	r2, r1
 8004c9a:	4291      	cmp	r1, r2
 8004c9c:	d100      	bne.n	8004ca0 <memcpy+0xc>
 8004c9e:	bd10      	pop	{r4, pc}
 8004ca0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ca4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ca8:	e7f7      	b.n	8004c9a <memcpy+0x6>

08004caa <memmove>:
 8004caa:	4288      	cmp	r0, r1
 8004cac:	b510      	push	{r4, lr}
 8004cae:	eb01 0302 	add.w	r3, r1, r2
 8004cb2:	d807      	bhi.n	8004cc4 <memmove+0x1a>
 8004cb4:	1e42      	subs	r2, r0, #1
 8004cb6:	4299      	cmp	r1, r3
 8004cb8:	d00a      	beq.n	8004cd0 <memmove+0x26>
 8004cba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004cbe:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004cc2:	e7f8      	b.n	8004cb6 <memmove+0xc>
 8004cc4:	4283      	cmp	r3, r0
 8004cc6:	d9f5      	bls.n	8004cb4 <memmove+0xa>
 8004cc8:	1881      	adds	r1, r0, r2
 8004cca:	1ad2      	subs	r2, r2, r3
 8004ccc:	42d3      	cmn	r3, r2
 8004cce:	d100      	bne.n	8004cd2 <memmove+0x28>
 8004cd0:	bd10      	pop	{r4, pc}
 8004cd2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004cd6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004cda:	e7f7      	b.n	8004ccc <memmove+0x22>

08004cdc <_free_r>:
 8004cdc:	b538      	push	{r3, r4, r5, lr}
 8004cde:	4605      	mov	r5, r0
 8004ce0:	2900      	cmp	r1, #0
 8004ce2:	d045      	beq.n	8004d70 <_free_r+0x94>
 8004ce4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ce8:	1f0c      	subs	r4, r1, #4
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	bfb8      	it	lt
 8004cee:	18e4      	addlt	r4, r4, r3
 8004cf0:	f000 f8d2 	bl	8004e98 <__malloc_lock>
 8004cf4:	4a1f      	ldr	r2, [pc, #124]	; (8004d74 <_free_r+0x98>)
 8004cf6:	6813      	ldr	r3, [r2, #0]
 8004cf8:	4610      	mov	r0, r2
 8004cfa:	b933      	cbnz	r3, 8004d0a <_free_r+0x2e>
 8004cfc:	6063      	str	r3, [r4, #4]
 8004cfe:	6014      	str	r4, [r2, #0]
 8004d00:	4628      	mov	r0, r5
 8004d02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004d06:	f000 b8c8 	b.w	8004e9a <__malloc_unlock>
 8004d0a:	42a3      	cmp	r3, r4
 8004d0c:	d90c      	bls.n	8004d28 <_free_r+0x4c>
 8004d0e:	6821      	ldr	r1, [r4, #0]
 8004d10:	1862      	adds	r2, r4, r1
 8004d12:	4293      	cmp	r3, r2
 8004d14:	bf04      	itt	eq
 8004d16:	681a      	ldreq	r2, [r3, #0]
 8004d18:	685b      	ldreq	r3, [r3, #4]
 8004d1a:	6063      	str	r3, [r4, #4]
 8004d1c:	bf04      	itt	eq
 8004d1e:	1852      	addeq	r2, r2, r1
 8004d20:	6022      	streq	r2, [r4, #0]
 8004d22:	6004      	str	r4, [r0, #0]
 8004d24:	e7ec      	b.n	8004d00 <_free_r+0x24>
 8004d26:	4613      	mov	r3, r2
 8004d28:	685a      	ldr	r2, [r3, #4]
 8004d2a:	b10a      	cbz	r2, 8004d30 <_free_r+0x54>
 8004d2c:	42a2      	cmp	r2, r4
 8004d2e:	d9fa      	bls.n	8004d26 <_free_r+0x4a>
 8004d30:	6819      	ldr	r1, [r3, #0]
 8004d32:	1858      	adds	r0, r3, r1
 8004d34:	42a0      	cmp	r0, r4
 8004d36:	d10b      	bne.n	8004d50 <_free_r+0x74>
 8004d38:	6820      	ldr	r0, [r4, #0]
 8004d3a:	4401      	add	r1, r0
 8004d3c:	1858      	adds	r0, r3, r1
 8004d3e:	4282      	cmp	r2, r0
 8004d40:	6019      	str	r1, [r3, #0]
 8004d42:	d1dd      	bne.n	8004d00 <_free_r+0x24>
 8004d44:	6810      	ldr	r0, [r2, #0]
 8004d46:	6852      	ldr	r2, [r2, #4]
 8004d48:	605a      	str	r2, [r3, #4]
 8004d4a:	4401      	add	r1, r0
 8004d4c:	6019      	str	r1, [r3, #0]
 8004d4e:	e7d7      	b.n	8004d00 <_free_r+0x24>
 8004d50:	d902      	bls.n	8004d58 <_free_r+0x7c>
 8004d52:	230c      	movs	r3, #12
 8004d54:	602b      	str	r3, [r5, #0]
 8004d56:	e7d3      	b.n	8004d00 <_free_r+0x24>
 8004d58:	6820      	ldr	r0, [r4, #0]
 8004d5a:	1821      	adds	r1, r4, r0
 8004d5c:	428a      	cmp	r2, r1
 8004d5e:	bf04      	itt	eq
 8004d60:	6811      	ldreq	r1, [r2, #0]
 8004d62:	6852      	ldreq	r2, [r2, #4]
 8004d64:	6062      	str	r2, [r4, #4]
 8004d66:	bf04      	itt	eq
 8004d68:	1809      	addeq	r1, r1, r0
 8004d6a:	6021      	streq	r1, [r4, #0]
 8004d6c:	605c      	str	r4, [r3, #4]
 8004d6e:	e7c7      	b.n	8004d00 <_free_r+0x24>
 8004d70:	bd38      	pop	{r3, r4, r5, pc}
 8004d72:	bf00      	nop
 8004d74:	200004a8 	.word	0x200004a8

08004d78 <_malloc_r>:
 8004d78:	b570      	push	{r4, r5, r6, lr}
 8004d7a:	1ccd      	adds	r5, r1, #3
 8004d7c:	f025 0503 	bic.w	r5, r5, #3
 8004d80:	3508      	adds	r5, #8
 8004d82:	2d0c      	cmp	r5, #12
 8004d84:	bf38      	it	cc
 8004d86:	250c      	movcc	r5, #12
 8004d88:	2d00      	cmp	r5, #0
 8004d8a:	4606      	mov	r6, r0
 8004d8c:	db01      	blt.n	8004d92 <_malloc_r+0x1a>
 8004d8e:	42a9      	cmp	r1, r5
 8004d90:	d903      	bls.n	8004d9a <_malloc_r+0x22>
 8004d92:	230c      	movs	r3, #12
 8004d94:	6033      	str	r3, [r6, #0]
 8004d96:	2000      	movs	r0, #0
 8004d98:	bd70      	pop	{r4, r5, r6, pc}
 8004d9a:	f000 f87d 	bl	8004e98 <__malloc_lock>
 8004d9e:	4a21      	ldr	r2, [pc, #132]	; (8004e24 <_malloc_r+0xac>)
 8004da0:	6814      	ldr	r4, [r2, #0]
 8004da2:	4621      	mov	r1, r4
 8004da4:	b991      	cbnz	r1, 8004dcc <_malloc_r+0x54>
 8004da6:	4c20      	ldr	r4, [pc, #128]	; (8004e28 <_malloc_r+0xb0>)
 8004da8:	6823      	ldr	r3, [r4, #0]
 8004daa:	b91b      	cbnz	r3, 8004db4 <_malloc_r+0x3c>
 8004dac:	4630      	mov	r0, r6
 8004dae:	f000 f863 	bl	8004e78 <_sbrk_r>
 8004db2:	6020      	str	r0, [r4, #0]
 8004db4:	4629      	mov	r1, r5
 8004db6:	4630      	mov	r0, r6
 8004db8:	f000 f85e 	bl	8004e78 <_sbrk_r>
 8004dbc:	1c43      	adds	r3, r0, #1
 8004dbe:	d124      	bne.n	8004e0a <_malloc_r+0x92>
 8004dc0:	230c      	movs	r3, #12
 8004dc2:	6033      	str	r3, [r6, #0]
 8004dc4:	4630      	mov	r0, r6
 8004dc6:	f000 f868 	bl	8004e9a <__malloc_unlock>
 8004dca:	e7e4      	b.n	8004d96 <_malloc_r+0x1e>
 8004dcc:	680b      	ldr	r3, [r1, #0]
 8004dce:	1b5b      	subs	r3, r3, r5
 8004dd0:	d418      	bmi.n	8004e04 <_malloc_r+0x8c>
 8004dd2:	2b0b      	cmp	r3, #11
 8004dd4:	d90f      	bls.n	8004df6 <_malloc_r+0x7e>
 8004dd6:	600b      	str	r3, [r1, #0]
 8004dd8:	50cd      	str	r5, [r1, r3]
 8004dda:	18cc      	adds	r4, r1, r3
 8004ddc:	4630      	mov	r0, r6
 8004dde:	f000 f85c 	bl	8004e9a <__malloc_unlock>
 8004de2:	f104 000b 	add.w	r0, r4, #11
 8004de6:	1d23      	adds	r3, r4, #4
 8004de8:	f020 0007 	bic.w	r0, r0, #7
 8004dec:	1ac3      	subs	r3, r0, r3
 8004dee:	d0d3      	beq.n	8004d98 <_malloc_r+0x20>
 8004df0:	425a      	negs	r2, r3
 8004df2:	50e2      	str	r2, [r4, r3]
 8004df4:	e7d0      	b.n	8004d98 <_malloc_r+0x20>
 8004df6:	428c      	cmp	r4, r1
 8004df8:	684b      	ldr	r3, [r1, #4]
 8004dfa:	bf16      	itet	ne
 8004dfc:	6063      	strne	r3, [r4, #4]
 8004dfe:	6013      	streq	r3, [r2, #0]
 8004e00:	460c      	movne	r4, r1
 8004e02:	e7eb      	b.n	8004ddc <_malloc_r+0x64>
 8004e04:	460c      	mov	r4, r1
 8004e06:	6849      	ldr	r1, [r1, #4]
 8004e08:	e7cc      	b.n	8004da4 <_malloc_r+0x2c>
 8004e0a:	1cc4      	adds	r4, r0, #3
 8004e0c:	f024 0403 	bic.w	r4, r4, #3
 8004e10:	42a0      	cmp	r0, r4
 8004e12:	d005      	beq.n	8004e20 <_malloc_r+0xa8>
 8004e14:	1a21      	subs	r1, r4, r0
 8004e16:	4630      	mov	r0, r6
 8004e18:	f000 f82e 	bl	8004e78 <_sbrk_r>
 8004e1c:	3001      	adds	r0, #1
 8004e1e:	d0cf      	beq.n	8004dc0 <_malloc_r+0x48>
 8004e20:	6025      	str	r5, [r4, #0]
 8004e22:	e7db      	b.n	8004ddc <_malloc_r+0x64>
 8004e24:	200004a8 	.word	0x200004a8
 8004e28:	200004ac 	.word	0x200004ac

08004e2c <_realloc_r>:
 8004e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e2e:	4607      	mov	r7, r0
 8004e30:	4614      	mov	r4, r2
 8004e32:	460e      	mov	r6, r1
 8004e34:	b921      	cbnz	r1, 8004e40 <_realloc_r+0x14>
 8004e36:	4611      	mov	r1, r2
 8004e38:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004e3c:	f7ff bf9c 	b.w	8004d78 <_malloc_r>
 8004e40:	b922      	cbnz	r2, 8004e4c <_realloc_r+0x20>
 8004e42:	f7ff ff4b 	bl	8004cdc <_free_r>
 8004e46:	4625      	mov	r5, r4
 8004e48:	4628      	mov	r0, r5
 8004e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e4c:	f000 f826 	bl	8004e9c <_malloc_usable_size_r>
 8004e50:	42a0      	cmp	r0, r4
 8004e52:	d20f      	bcs.n	8004e74 <_realloc_r+0x48>
 8004e54:	4621      	mov	r1, r4
 8004e56:	4638      	mov	r0, r7
 8004e58:	f7ff ff8e 	bl	8004d78 <_malloc_r>
 8004e5c:	4605      	mov	r5, r0
 8004e5e:	2800      	cmp	r0, #0
 8004e60:	d0f2      	beq.n	8004e48 <_realloc_r+0x1c>
 8004e62:	4631      	mov	r1, r6
 8004e64:	4622      	mov	r2, r4
 8004e66:	f7ff ff15 	bl	8004c94 <memcpy>
 8004e6a:	4631      	mov	r1, r6
 8004e6c:	4638      	mov	r0, r7
 8004e6e:	f7ff ff35 	bl	8004cdc <_free_r>
 8004e72:	e7e9      	b.n	8004e48 <_realloc_r+0x1c>
 8004e74:	4635      	mov	r5, r6
 8004e76:	e7e7      	b.n	8004e48 <_realloc_r+0x1c>

08004e78 <_sbrk_r>:
 8004e78:	b538      	push	{r3, r4, r5, lr}
 8004e7a:	4c06      	ldr	r4, [pc, #24]	; (8004e94 <_sbrk_r+0x1c>)
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	4605      	mov	r5, r0
 8004e80:	4608      	mov	r0, r1
 8004e82:	6023      	str	r3, [r4, #0]
 8004e84:	f7fc fb5e 	bl	8001544 <_sbrk>
 8004e88:	1c43      	adds	r3, r0, #1
 8004e8a:	d102      	bne.n	8004e92 <_sbrk_r+0x1a>
 8004e8c:	6823      	ldr	r3, [r4, #0]
 8004e8e:	b103      	cbz	r3, 8004e92 <_sbrk_r+0x1a>
 8004e90:	602b      	str	r3, [r5, #0]
 8004e92:	bd38      	pop	{r3, r4, r5, pc}
 8004e94:	20000584 	.word	0x20000584

08004e98 <__malloc_lock>:
 8004e98:	4770      	bx	lr

08004e9a <__malloc_unlock>:
 8004e9a:	4770      	bx	lr

08004e9c <_malloc_usable_size_r>:
 8004e9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ea0:	1f18      	subs	r0, r3, #4
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	bfbc      	itt	lt
 8004ea6:	580b      	ldrlt	r3, [r1, r0]
 8004ea8:	18c0      	addlt	r0, r0, r3
 8004eaa:	4770      	bx	lr

08004eac <_init>:
 8004eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eae:	bf00      	nop
 8004eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004eb2:	bc08      	pop	{r3}
 8004eb4:	469e      	mov	lr, r3
 8004eb6:	4770      	bx	lr

08004eb8 <_fini>:
 8004eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eba:	bf00      	nop
 8004ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ebe:	bc08      	pop	{r3}
 8004ec0:	469e      	mov	lr, r3
 8004ec2:	4770      	bx	lr
