{"vcs1":{"timestamp_begin":1739289605.026519169, "rt":0.26, "ut":0.09, "st":0.13}}
{"vcselab":{"timestamp_begin":1739289605.369584114, "rt":0.27, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1739289605.698252058, "rt":0.13, "ut":0.06, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739289604.775312369}
{"VCS_COMP_START_TIME": 1739289604.775312369}
{"VCS_COMP_END_TIME": 1739289605.893952676}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/10ps Task2/testbench/mem_test.sv Task2/design/mem.sv"}
{"vcs1": {"peak_mem": 307236}}
{"vcselab": {"peak_mem": 158296}}
