##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_1       | Frequency: 42.27 MHz  | Target: 12.00 MHz  | 
Clock: Clock_2       | Frequency: 92.92 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        83333.3          59673       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        83333.3          72571       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  
c1(0)_PAD  16053         Clock_1:R         
c2(0)_PAD  15129         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name       Clock to Out  Clock Name:Phase  
--------------  ------------  ----------------  
motor_1(0)_PAD  24845         Clock_2:R         
motor_2(0)_PAD  23995         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 42.27 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 59673p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19430
-------------------------------------   ----- 
End-of-path arrival time (ps)           19430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:reload\/main_1                macrocell2      4665   8165  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11515  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2785  14300  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  19430  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  19430  59673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 92.92 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwm_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72571p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10262
-------------------------------------   ----- 
End-of-path arrival time (ps)           10262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\pwm_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  72571  RISE       1
\pwm_1:PWMUDB:status_2\/main_1          macrocell9      2302   4592  72571  RISE       1
\pwm_1:PWMUDB:status_2\/q               macrocell9      3350   7942  72571  RISE       1
\pwm_1:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2320  10262  72571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwm_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72571p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10262
-------------------------------------   ----- 
End-of-path arrival time (ps)           10262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\pwm_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  72571  RISE       1
\pwm_1:PWMUDB:status_2\/main_1          macrocell9      2302   4592  72571  RISE       1
\pwm_1:PWMUDB:status_2\/q               macrocell9      3350   7942  72571  RISE       1
\pwm_1:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2320  10262  72571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 59673p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19430
-------------------------------------   ----- 
End-of-path arrival time (ps)           19430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:reload\/main_1                macrocell2      4665   8165  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11515  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2785  14300  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  19430  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  19430  59673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 59673p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19430
-------------------------------------   ----- 
End-of-path arrival time (ps)           19430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:reload\/main_1                macrocell2      4665   8165  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11515  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2785  14300  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  19430  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  19430  59673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 62973p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14300
-------------------------------------   ----- 
End-of-path arrival time (ps)           14300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:reload\/main_1                macrocell2      4665   8165  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11515  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2785  14300  62973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 62988p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14285
-------------------------------------   ----- 
End-of-path arrival time (ps)           14285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:reload\/main_1                macrocell2      4665   8165  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11515  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2770  14285  62988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Net_1203\/q
Path End       : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66808p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10465
-------------------------------------   ----- 
End-of-path arrival time (ps)           10465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1203\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Net_1203\/q                                    macrocell23     1250   1250  63508  RISE       1
\quaddec_1:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2782   4032  63508  RISE       1
\quaddec_1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7382  63508  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3083  10465  66808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Net_1203\/q
Path End       : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66808p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10465
-------------------------------------   ----- 
End-of-path arrival time (ps)           10465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1203\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Net_1203\/q                                    macrocell23     1250   1250  63508  RISE       1
\quaddec_1:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2782   4032  63508  RISE       1
\quaddec_1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7382  63508  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3083  10465  66808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:state_1\/q
Path End       : \quaddec_1:Net_1251\/main_7
Capture Clock  : \quaddec_1:Net_1251\/clock_0
Path slack     : 67047p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12776
-------------------------------------   ----- 
End-of-path arrival time (ps)           12776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_1\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:state_1\/q     macrocell28   1250   1250  67047  RISE       1
\quaddec_1:Net_1251_split\/main_5  macrocell21   5949   7199  67047  RISE       1
\quaddec_1:Net_1251_split\/q       macrocell21   3350  10549  67047  RISE       1
\quaddec_1:Net_1251\/main_7        macrocell16   2227  12776  67047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1251\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:state_1\/q
Path End       : \quaddec_1:Net_1203\/main_5
Capture Clock  : \quaddec_1:Net_1203\/clock_0
Path slack     : 68498p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11326
-------------------------------------   ----- 
End-of-path arrival time (ps)           11326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_1\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:state_1\/q     macrocell28   1250   1250  67047  RISE       1
\quaddec_1:Net_1203_split\/main_5  macrocell1    4428   5678  68498  RISE       1
\quaddec_1:Net_1203_split\/q       macrocell1    3350   9028  68498  RISE       1
\quaddec_1:Net_1203\/main_5        macrocell23   2298  11326  68498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1203\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69071p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13763
-------------------------------------   ----- 
End-of-path arrival time (ps)           13763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:status_3\/main_0            macrocell5      4661   8161  69071  RISE       1
\quaddec_1:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  11511  69071  RISE       1
\quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2252  13763  69071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell1        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70341p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12492
-------------------------------------   ----- 
End-of-path arrival time (ps)           12492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61837  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61837  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61837  RISE       1
\quaddec_1:Cnt16:CounterUDB:status_2\/main_0            macrocell4      3494   6884  70341  RISE       1
\quaddec_1:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350  10234  70341  RISE       1
\quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2258  12492  70341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell1        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70673p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12160
-------------------------------------   ----- 
End-of-path arrival time (ps)           12160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  70673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  70673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  70673  RISE       1
\quaddec_1:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2305   5935  70673  RISE       1
\quaddec_1:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350   9285  70673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2875  12160  70673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 71672p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8152
-------------------------------------   ---- 
End-of-path arrival time (ps)           8152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell18     4652   8152  71672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell18         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_1:Net_1275\/main_0
Capture Clock  : \quaddec_1:Net_1275\/clock_0
Path slack     : 71672p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8152
-------------------------------------   ---- 
End-of-path arrival time (ps)           8152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59673  RISE       1
\quaddec_1:Net_1275\/main_0                             macrocell19     4652   8152  71672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1275\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Net_1251\/q
Path End       : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 71938p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1251\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Net_1251\/q                                    macrocell16     1250   1250  68638  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   4086   5336  71938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Net_1251\/q
Path End       : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 71939p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1251\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Net_1251\/q                                    macrocell16     1250   1250  68638  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   4084   5334  71939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:state_1\/q
Path End       : \quaddec_1:Net_1251\/main_5
Capture Clock  : \quaddec_1:Net_1251\/clock_0
Path slack     : 72095p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7728
-------------------------------------   ---- 
End-of-path arrival time (ps)           7728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_1\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:state_1\/q  macrocell28   1250   1250  67047  RISE       1
\quaddec_1:Net_1251\/main_5     macrocell16   6478   7728  72095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1251\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:state_0\/q
Path End       : \quaddec_1:Net_1251\/main_6
Capture Clock  : \quaddec_1:Net_1251\/clock_0
Path slack     : 72306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7518
-------------------------------------   ---- 
End-of-path arrival time (ps)           7518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_0\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:state_0\/q  macrocell29   1250   1250  67269  RISE       1
\quaddec_1:Net_1251\/main_6     macrocell16   6268   7518  72306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1251\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72464p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10370
-------------------------------------   ----- 
End-of-path arrival time (ps)           10370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  59673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    6870  10370  72464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell1        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwm_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72571p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10262
-------------------------------------   ----- 
End-of-path arrival time (ps)           10262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\pwm_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  72571  RISE       1
\pwm_1:PWMUDB:status_2\/main_1          macrocell9      2302   4592  72571  RISE       1
\pwm_1:PWMUDB:status_2\/q               macrocell9      3350   7942  72571  RISE       1
\pwm_1:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2320  10262  72571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwm_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72698p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\pwm_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   2290   2290  72571  RISE       1
\pwm_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2286   4576  72698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Cnt16:CounterUDB:prevCompare\/q
Path End       : \quaddec_1:bQuadDec:Stsreg\/status_0
Capture Clock  : \quaddec_1:bQuadDec:Stsreg\/clock
Path slack     : 72799p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10034
-------------------------------------   ----- 
End-of-path arrival time (ps)           10034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\quaddec_1:Cnt16:CounterUDB:prevCompare\/q  macrocell20    1250   1250  72799  RISE       1
\quaddec_1:Net_530\/main_2                  macrocell7     3178   4428  72799  RISE       1
\quaddec_1:Net_530\/q                       macrocell7     3350   7778  72799  RISE       1
\quaddec_1:bQuadDec:Stsreg\/status_0        statusicell2   2256  10034  72799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:Stsreg\/clock                          statusicell2        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Cnt16:CounterUDB:prevCompare\/q
Path End       : \quaddec_1:bQuadDec:Stsreg\/status_1
Capture Clock  : \quaddec_1:bQuadDec:Stsreg\/clock
Path slack     : 72799p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10034
-------------------------------------   ----- 
End-of-path arrival time (ps)           10034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell20         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\quaddec_1:Cnt16:CounterUDB:prevCompare\/q  macrocell20    1250   1250  72799  RISE       1
\quaddec_1:Net_611\/main_2                  macrocell8     3178   4428  72799  RISE       1
\quaddec_1:Net_611\/q                       macrocell8     3350   7778  72799  RISE       1
\quaddec_1:bQuadDec:Stsreg\/status_1        statusicell2   2256  10034  72799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:Stsreg\/clock                          statusicell2        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_1:PWMUDB:runmode_enable\/q
Path End       : \pwm_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \pwm_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72828p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:runmode_enable\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\pwm_1:PWMUDB:runmode_enable\/q        macrocell30     1250   1250  72741  RISE       1
\pwm_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   3195   4445  72828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \quaddec_1:Net_1275\/main_1
Capture Clock  : \quaddec_1:Net_1275\/clock_0
Path slack     : 72939p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61837  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61837  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61837  RISE       1
\quaddec_1:Net_1275\/main_1                             macrocell19     3494   6884  72939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1275\/clock_0                               macrocell19         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \quaddec_1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 73068p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6756
-------------------------------------   ---- 
End-of-path arrival time (ps)           6756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  61837  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  61837  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  61837  RISE       1
\quaddec_1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell17     3366   6756  73068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell17         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:error\/q
Path End       : \quaddec_1:Net_1251\/main_4
Capture Clock  : \quaddec_1:Net_1251\/clock_0
Path slack     : 73303p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6520
-------------------------------------   ---- 
End-of-path arrival time (ps)           6520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:error\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:error\/q  macrocell27   1250   1250  67737  RISE       1
\quaddec_1:Net_1251\/main_4   macrocell16   5270   6520  73303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1251\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_1:Net_1251\/main_2
Capture Clock  : \quaddec_1:Net_1251\/clock_0
Path slack     : 73325p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6498
-------------------------------------   ---- 
End-of-path arrival time (ps)           6498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_A_filt\/q  macrocell24   1250   1250  68280  RISE       1
\quaddec_1:Net_1251\/main_2         macrocell16   5248   6498  73325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1251\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:state_1\/q
Path End       : \quaddec_1:Net_1203\/main_3
Capture Clock  : \quaddec_1:Net_1203\/clock_0
Path slack     : 73592p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6231
-------------------------------------   ---- 
End-of-path arrival time (ps)           6231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_1\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:state_1\/q  macrocell28   1250   1250  67047  RISE       1
\quaddec_1:Net_1203\/main_3     macrocell23   4981   6231  73592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1203\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:state_1\/q
Path End       : \quaddec_1:bQuadDec:state_1\/main_4
Capture Clock  : \quaddec_1:bQuadDec:state_1\/clock_0
Path slack     : 73592p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6231
-------------------------------------   ---- 
End-of-path arrival time (ps)           6231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_1\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:state_1\/q       macrocell28   1250   1250  67047  RISE       1
\quaddec_1:bQuadDec:state_1\/main_4  macrocell28   4981   6231  73592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_1\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:state_1\/q
Path End       : \quaddec_1:bQuadDec:error\/main_4
Capture Clock  : \quaddec_1:bQuadDec:error\/clock_0
Path slack     : 73640p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6184
-------------------------------------   ---- 
End-of-path arrival time (ps)           6184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_1\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:state_1\/q     macrocell28   1250   1250  67047  RISE       1
\quaddec_1:bQuadDec:error\/main_4  macrocell27   4934   6184  73640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:error\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \quaddec_1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73888p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  70673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  70673  RISE       1
\quaddec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  70673  RISE       1
\quaddec_1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell20     2305   5935  73888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell20         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:state_1\/q
Path End       : \quaddec_1:Net_1260\/main_2
Capture Clock  : \quaddec_1:Net_1260\/clock_0
Path slack     : 74061p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_1\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:state_1\/q  macrocell28   1250   1250  67047  RISE       1
\quaddec_1:Net_1260\/main_2     macrocell26   4513   5763  74061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1260\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_1:Net_1203\/main_0
Capture Clock  : \quaddec_1:Net_1203\/clock_0
Path slack     : 74526p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_A_filt\/q  macrocell24   1250   1250  68280  RISE       1
\quaddec_1:Net_1203\/main_0         macrocell23   4047   5297  74526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1203\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_1:bQuadDec:state_1\/main_1
Capture Clock  : \quaddec_1:bQuadDec:state_1\/clock_0
Path slack     : 74526p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_A_filt\/q   macrocell24   1250   1250  68280  RISE       1
\quaddec_1:bQuadDec:state_1\/main_1  macrocell28   4047   5297  74526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_1\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:error\/q
Path End       : \quaddec_1:Net_1203\/main_2
Capture Clock  : \quaddec_1:Net_1203\/clock_0
Path slack     : 74538p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:error\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:error\/q  macrocell27   1250   1250  67737  RISE       1
\quaddec_1:Net_1203\/main_2   macrocell23   4036   5286  74538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1203\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:error\/q
Path End       : \quaddec_1:bQuadDec:state_1\/main_3
Capture Clock  : \quaddec_1:bQuadDec:state_1\/clock_0
Path slack     : 74538p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:error\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:error\/q         macrocell27   1250   1250  67737  RISE       1
\quaddec_1:bQuadDec:state_1\/main_3  macrocell28   4036   5286  74538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_1\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:error\/q
Path End       : \quaddec_1:bQuadDec:state_0\/main_3
Capture Clock  : \quaddec_1:bQuadDec:state_0\/clock_0
Path slack     : 74553p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:error\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:error\/q         macrocell27   1250   1250  67737  RISE       1
\quaddec_1:bQuadDec:state_0\/main_3  macrocell29   4020   5270  74553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_0\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_1:Net_1203\/main_1
Capture Clock  : \quaddec_1:Net_1203\/clock_0
Path slack     : 74555p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_B_filt\/q  macrocell25   1250   1250  68927  RISE       1
\quaddec_1:Net_1203\/main_1         macrocell23   4019   5269  74555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1203\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_1:bQuadDec:state_1\/main_2
Capture Clock  : \quaddec_1:bQuadDec:state_1\/clock_0
Path slack     : 74555p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_B_filt\/q   macrocell25   1250   1250  68927  RISE       1
\quaddec_1:bQuadDec:state_1\/main_2  macrocell28   4019   5269  74555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_1\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Net_1260\/q
Path End       : \quaddec_1:bQuadDec:state_1\/main_0
Capture Clock  : \quaddec_1:bQuadDec:state_1\/clock_0
Path slack     : 74561p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5262
-------------------------------------   ---- 
End-of-path arrival time (ps)           5262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1260\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:Net_1260\/q               macrocell26   1250   1250  63652  RISE       1
\quaddec_1:bQuadDec:state_1\/main_0  macrocell28   4012   5262  74561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_1\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_1:bQuadDec:state_0\/main_2
Capture Clock  : \quaddec_1:bQuadDec:state_0\/clock_0
Path slack     : 74576p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_B_filt\/q   macrocell25   1250   1250  68927  RISE       1
\quaddec_1:bQuadDec:state_0\/main_2  macrocell29   3997   5247  74576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_0\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Net_1260\/q
Path End       : \quaddec_1:bQuadDec:state_0\/main_0
Capture Clock  : \quaddec_1:bQuadDec:state_0\/clock_0
Path slack     : 74579p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1260\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:Net_1260\/q               macrocell26   1250   1250  63652  RISE       1
\quaddec_1:bQuadDec:state_0\/main_0  macrocell29   3994   5244  74579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_0\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:state_0\/q
Path End       : \quaddec_1:bQuadDec:error\/main_5
Capture Clock  : \quaddec_1:bQuadDec:error\/clock_0
Path slack     : 74600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_0\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:state_0\/q     macrocell29   1250   1250  67269  RISE       1
\quaddec_1:bQuadDec:error\/main_5  macrocell27   3973   5223  74600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:error\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwm_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \pwm_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 74697p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\pwm_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  74697  RISE       1
\pwm_1:PWMUDB:prevCompare1\/main_0    macrocell31     2616   5126  74697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:prevCompare1\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_1:bQuadDec:state_0\/main_1
Capture Clock  : \quaddec_1:bQuadDec:state_0\/clock_0
Path slack     : 74707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_A_filt\/q   macrocell24   1250   1250  68280  RISE       1
\quaddec_1:bQuadDec:state_0\/main_1  macrocell29   3866   5116  74707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_0\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwm_1:PWMUDB:status_0\/main_1
Capture Clock  : \pwm_1:PWMUDB:status_0\/clock_0
Path slack     : 74707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\pwm_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  74697  RISE       1
\pwm_1:PWMUDB:status_0\/main_1        macrocell33     2606   5116  74707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:status_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_197/main_1
Capture Clock  : Net_197/clock_0
Path slack     : 74707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\pwm_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  74697  RISE       1
Net_197/main_1                        macrocell35     2606   5116  74707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_197/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:state_0\/q
Path End       : \quaddec_1:Net_1260\/main_3
Capture Clock  : \quaddec_1:Net_1260\/clock_0
Path slack     : 74713p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_0\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:state_0\/q  macrocell29   1250   1250  67269  RISE       1
\quaddec_1:Net_1260\/main_3     macrocell26   3860   5110  74713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1260\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_1:Net_1251\/main_3
Capture Clock  : \quaddec_1:Net_1251\/clock_0
Path slack     : 74739p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_B_filt\/q  macrocell25   1250   1250  68927  RISE       1
\quaddec_1:Net_1251\/main_3         macrocell16   3835   5085  74739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1251\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Net_1260\/q
Path End       : \quaddec_1:Net_1251\/main_1
Capture Clock  : \quaddec_1:Net_1251\/clock_0
Path slack     : 74748p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1260\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:Net_1260\/q       macrocell26   1250   1250  63652  RISE       1
\quaddec_1:Net_1251\/main_1  macrocell16   3825   5075  74748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1251\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:state_1\/q
Path End       : \quaddec_1:bQuadDec:state_0\/main_4
Capture Clock  : \quaddec_1:bQuadDec:state_0\/clock_0
Path slack     : 74986p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_1\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:state_1\/q       macrocell28   1250   1250  67047  RISE       1
\quaddec_1:bQuadDec:state_0\/main_4  macrocell29   3587   4837  74986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_0\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:error\/q
Path End       : \quaddec_1:bQuadDec:Stsreg\/status_3
Capture Clock  : \quaddec_1:bQuadDec:Stsreg\/clock
Path slack     : 75041p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7792
-------------------------------------   ---- 
End-of-path arrival time (ps)           7792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:error\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:error\/q          macrocell27    1250   1250  67737  RISE       1
\quaddec_1:bQuadDec:Stsreg\/status_3  statusicell2   6542   7792  75041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:Stsreg\/clock                          statusicell2        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_1:bQuadDec:error\/main_1
Capture Clock  : \quaddec_1:bQuadDec:error\/clock_0
Path slack     : 75315p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_A_filt\/q  macrocell24   1250   1250  68280  RISE       1
\quaddec_1:bQuadDec:error\/main_1   macrocell27   3258   4508  75315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:error\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_A_filt\/q
Path End       : \quaddec_1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \quaddec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75316p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_A_filt\/q       macrocell24   1250   1250  68280  RISE       1
\quaddec_1:bQuadDec:quad_A_filt\/main_3  macrocell24   3257   4507  75316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \quaddec_1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \quaddec_1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75373p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_A_delayed_1\/q       macrocell11   1250   1250  75373  RISE       1
\quaddec_1:bQuadDec:quad_A_delayed_2\/main_0  macrocell12   3200   4450  75373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_A_delayed_2\/clock_0              macrocell12         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_1:PWMUDB:runmode_enable\/q
Path End       : Net_198/main_0
Capture Clock  : Net_198/clock_0
Path slack     : 75380p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:runmode_enable\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\pwm_1:PWMUDB:runmode_enable\/q  macrocell30   1250   1250  72741  RISE       1
Net_198/main_0                   macrocell36   3194   4444  75380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_198/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_1:PWMUDB:runmode_enable\/q
Path End       : Net_197/main_0
Capture Clock  : Net_197/clock_0
Path slack     : 75383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:runmode_enable\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\pwm_1:PWMUDB:runmode_enable\/q  macrocell30   1250   1250  72741  RISE       1
Net_197/main_0                   macrocell35   3190   4440  75383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_197/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:error\/q
Path End       : \quaddec_1:Net_1260\/main_1
Capture Clock  : \quaddec_1:Net_1260\/clock_0
Path slack     : 75443p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:error\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:error\/q  macrocell27   1250   1250  67737  RISE       1
\quaddec_1:Net_1260\/main_1   macrocell26   3130   4380  75443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1260\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:error\/q
Path End       : \quaddec_1:bQuadDec:error\/main_3
Capture Clock  : \quaddec_1:bQuadDec:error\/clock_0
Path slack     : 75453p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:error\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:error\/q       macrocell27   1250   1250  67737  RISE       1
\quaddec_1:bQuadDec:error\/main_3  macrocell27   3120   4370  75453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:error\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:state_0\/q
Path End       : \quaddec_1:Net_1203\/main_4
Capture Clock  : \quaddec_1:Net_1203\/clock_0
Path slack     : 75510p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_0\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:state_0\/q  macrocell29   1250   1250  67269  RISE       1
\quaddec_1:Net_1203\/main_4     macrocell23   3063   4313  75510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1203\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:state_0\/q
Path End       : \quaddec_1:bQuadDec:state_1\/main_5
Capture Clock  : \quaddec_1:bQuadDec:state_1\/clock_0
Path slack     : 75510p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_0\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:state_0\/q       macrocell29   1250   1250  67269  RISE       1
\quaddec_1:bQuadDec:state_1\/main_5  macrocell28   3063   4313  75510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_1\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Net_1251\/q
Path End       : \quaddec_1:Net_1251\/main_0
Capture Clock  : \quaddec_1:Net_1251\/clock_0
Path slack     : 75580p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1251\/clock_0                               macrocell16         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:Net_1251\/q       macrocell16   1250   1250  68638  RISE       1
\quaddec_1:Net_1251\/main_0  macrocell16   2993   4243  75580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1251\/clock_0                               macrocell16         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Net_1260\/q
Path End       : \quaddec_1:bQuadDec:error\/main_0
Capture Clock  : \quaddec_1:bQuadDec:error\/clock_0
Path slack     : 75638p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1260\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:Net_1260\/q             macrocell26   1250   1250  63652  RISE       1
\quaddec_1:bQuadDec:error\/main_0  macrocell27   2936   4186  75638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:error\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:state_0\/q
Path End       : \quaddec_1:bQuadDec:state_0\/main_5
Capture Clock  : \quaddec_1:bQuadDec:state_0\/clock_0
Path slack     : 75639p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_0\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:state_0\/q       macrocell29   1250   1250  67269  RISE       1
\quaddec_1:bQuadDec:state_0\/main_5  macrocell29   2935   4185  75639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:state_0\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Net_1260\/q
Path End       : \quaddec_1:Net_1260\/main_0
Capture Clock  : \quaddec_1:Net_1260\/clock_0
Path slack     : 75639p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1260\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:Net_1260\/q       macrocell26   1250   1250  63652  RISE       1
\quaddec_1:Net_1260\/main_0  macrocell26   2934   4184  75639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1260\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_A_delayed_2\/q
Path End       : \quaddec_1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \quaddec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_A_delayed_2\/clock_0              macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_A_delayed_2\/q  macrocell12   1250   1250  75657  RISE       1
\quaddec_1:bQuadDec:quad_A_filt\/main_2  macrocell24   2916   4166  75657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Net_1260\/q
Path End       : \quaddec_1:bQuadDec:Stsreg\/status_2
Capture Clock  : \quaddec_1:bQuadDec:Stsreg\/clock
Path slack     : 75756p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7078
-------------------------------------   ---- 
End-of-path arrival time (ps)           7078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1260\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\quaddec_1:Net_1260\/q                macrocell26    1250   1250  63652  RISE       1
\quaddec_1:bQuadDec:Stsreg\/status_2  statusicell2   5828   7078  75756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:Stsreg\/clock                          statusicell2        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Net_1203\/q
Path End       : \quaddec_1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75791p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1203\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:Net_1203\/q                              macrocell23   1250   1250  63508  RISE       1
\quaddec_1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell22   2782   4032  75791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell22         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_1:bQuadDec:error\/main_2
Capture Clock  : \quaddec_1:bQuadDec:error\/clock_0
Path slack     : 75795p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_B_filt\/q  macrocell25   1250   1250  68927  RISE       1
\quaddec_1:bQuadDec:error\/main_2   macrocell27   2778   4028  75795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:error\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \quaddec_1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \quaddec_1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 75795p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_B_delayed_1\/q       macrocell14   1250   1250  75795  RISE       1
\quaddec_1:bQuadDec:quad_B_delayed_2\/main_0  macrocell15   2778   4028  75795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_B_delayed_2\/clock_0              macrocell15         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_B_filt\/q
Path End       : \quaddec_1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \quaddec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75795p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_B_filt\/q       macrocell25   1250   1250  68927  RISE       1
\quaddec_1:bQuadDec:quad_B_filt\/main_3  macrocell25   2778   4028  75795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \quaddec_1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \quaddec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75801p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_B_delayed_1\/q  macrocell14   1250   1250  75795  RISE       1
\quaddec_1:bQuadDec:quad_B_filt\/main_1  macrocell25   2773   4023  75801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \quaddec_1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \quaddec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75957p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_A_delayed_0\/q  macrocell10   1250   1250  75957  RISE       1
\quaddec_1:bQuadDec:quad_A_filt\/main_0  macrocell24   2616   3866  75957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \quaddec_1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \quaddec_1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 75957p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_A_delayed_0\/q       macrocell10   1250   1250  75957  RISE       1
\quaddec_1:bQuadDec:quad_A_delayed_1\/main_0  macrocell11   2616   3866  75957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell11         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_1:PWMUDB:prevCompare1\/q
Path End       : \pwm_1:PWMUDB:status_0\/main_0
Capture Clock  : \pwm_1:PWMUDB:status_0\/clock_0
Path slack     : 76254p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:prevCompare1\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\pwm_1:PWMUDB:prevCompare1\/q   macrocell31   1250   1250  76254  RISE       1
\pwm_1:PWMUDB:status_0\/main_0  macrocell33   2319   3569  76254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:status_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \quaddec_1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \quaddec_1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 76260p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_B_delayed_0\/clock_0              macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_B_delayed_0\/q       macrocell13   1250   1250  76260  RISE       1
\quaddec_1:bQuadDec:quad_B_delayed_1\/main_0  macrocell14   2313   3563  76260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell14         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \quaddec_1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \quaddec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76260p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_B_delayed_0\/clock_0              macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_B_delayed_0\/q  macrocell13   1250   1250  76260  RISE       1
\quaddec_1:bQuadDec:quad_B_filt\/main_0  macrocell25   2313   3563  76260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:Net_1260\/q
Path End       : \quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 76263p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Net_1260\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\quaddec_1:Net_1260\/q                             macrocell26    1250   1250  63652  RISE       1
\quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   5821   7071  76263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell1        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_1:PWMUDB:prevCompare2\/q
Path End       : \pwm_1:PWMUDB:status_1\/main_0
Capture Clock  : \pwm_1:PWMUDB:status_1\/clock_0
Path slack     : 76272p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:prevCompare2\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\pwm_1:PWMUDB:prevCompare2\/q   macrocell32   1250   1250  76272  RISE       1
\pwm_1:PWMUDB:status_1\/main_0  macrocell34   2301   3551  76272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:status_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_B_delayed_2\/q
Path End       : \quaddec_1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \quaddec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_B_delayed_2\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_B_delayed_2\/q  macrocell15   1250   1250  76284  RISE       1
\quaddec_1:bQuadDec:quad_B_filt\/main_2  macrocell25   2289   3539  76284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \quaddec_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \quaddec_1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \quaddec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\quaddec_1:bQuadDec:quad_A_delayed_1\/q  macrocell11   1250   1250  75373  RISE       1
\quaddec_1:bQuadDec:quad_A_filt\/main_1  macrocell24   2286   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\quaddec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \pwm_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \pwm_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\pwm_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  76287  RISE       1
\pwm_1:PWMUDB:runmode_enable\/main_0      macrocell30    2326   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:runmode_enable\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_1:PWMUDB:status_0\/q
Path End       : \pwm_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \pwm_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79253p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:status_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\pwm_1:PWMUDB:status_0\/q               macrocell33    1250   1250  79253  RISE       1
\pwm_1:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2330   3580  79253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_1:PWMUDB:status_1\/q
Path End       : \pwm_1:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \pwm_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79262p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:status_1\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\pwm_1:PWMUDB:status_1\/q               macrocell34    1250   1250  79262  RISE       1
\pwm_1:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2321   3571  79262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pwm_1:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

