$date
  Tue Apr  1 19:36:59 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mux_n_tb $end
$var reg 2 ! datos[1:0] $end
$var reg 1 " control[0:0] $end
$var reg 1 # salida $end
$scope module uut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b10 !
b1 "
U#
#100000000
#200000000
b0 "
#300000000
#400000000
