/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright (C) 2021 - 2023, Shanghai Yunsilicon Technology Co., Ltd.
 * All rights reserved.
 */
/* generated time:
 * Mon Jan 22 11:36:34 CST 2024
 */

#ifndef XSC_HW_H
#define XSC_HW_H

//hif_irq_csr_defines.h
#define HIF_IRQ_TBL2IRQ_TBL_RD_DONE_INT_MSIX_REG_ADDR   0xa1100050

//hif_cpm_csr_defines.h
#define HIF_CPM_LOCK_GET_REG_ADDR   0xa0000104
#define HIF_CPM_LOCK_PUT_REG_ADDR   0xa0000108
#define HIF_CPM_LOCK_AVAIL_REG_ADDR   0xa000010c
#define HIF_CPM_IDA_DATA_MEM_ADDR   0xa0000800
#define HIF_CPM_IDA_CMD_REG_ADDR   0xa0000020
#define HIF_CPM_IDA_ADDR_REG_ADDR   0xa0000080
#define HIF_CPM_IDA_BUSY_REG_ADDR   0xa0000100
#define HIF_CPM_IDA_CMD_REG_IDA_IDX_WIDTH 5
#define HIF_CPM_IDA_CMD_REG_IDA_LEN_WIDTH 4
#define HIF_CPM_IDA_CMD_REG_IDA_R0W1_WIDTH 1
#define HIF_CPM_LOCK_GET_REG_LOCK_VLD_SHIFT 5
#define HIF_CPM_LOCK_GET_REG_LOCK_IDX_MASK  0x1f
#define HIF_CPM_IDA_ADDR_REG_STRIDE 0x4
#define HIF_CPM_CHIP_VERSION_H_REG_ADDR   0xa0000010

//mmc_csr_defines.h
#define MMC_MPT_TBL_MEM_DEPTH  32768
#define MMC_MTT_TBL_MEM_DEPTH  65536
#define MMC_MPT_TBL_MEM_WIDTH  256
#define MMC_MTT_TBL_MEM_WIDTH  64
#define MMC_MPT_TBL_MEM_ADDR   0xa4100000
#define MMC_MTT_TBL_MEM_ADDR   0xa4200000

//clsf_dma_csr_defines.h
#define CLSF_DMA_DMA_UL_BUSY_REG_ADDR   0xa6010038
#define CLSF_DMA_DMA_DL_DONE_REG_ADDR   0xa6010090
#define CLSF_DMA_DMA_DL_SUCCESS_REG_ADDR   0xa6010080
#define CLSF_DMA_ERR_CODE_CLR_REG_ADDR   0xa6010094
#define CLSF_DMA_DMA_RD_TABLE_ID_REG_DMA_RD_TBL_ID_MASK  0x7f
#define CLSF_DMA_DMA_RD_TABLE_ID_REG_ADDR   0xa6010010
#define CLSF_DMA_DMA_RD_ADDR_REG_DMA_RD_BURST_NUM_SHIFT 16
#define CLSF_DMA_DMA_RD_ADDR_REG_ADDR   0xa6010014
#define CLSF_DMA_INDRW_RD_START_REG_ADDR   0xa6010018

//hif_tbl_csr_defines.h
#define HIF_TBL_TBL_DL_BUSY_REG_ADDR   0xa1060030
#define HIF_TBL_TBL_DL_REQ_REG_TBL_DL_LEN_SHIFT 12
#define HIF_TBL_TBL_DL_REQ_REG_TBL_DL_HOST_ID_SHIFT 11
#define HIF_TBL_TBL_DL_REQ_REG_ADDR   0xa1060020
#define HIF_TBL_TBL_DL_ADDR_L_REG_TBL_DL_ADDR_L_MASK  0xffffffff
#define HIF_TBL_TBL_DL_ADDR_L_REG_ADDR   0xa1060024
#define HIF_TBL_TBL_DL_ADDR_H_REG_TBL_DL_ADDR_H_MASK  0xffffffff
#define HIF_TBL_TBL_DL_ADDR_H_REG_ADDR   0xa1060028
#define HIF_TBL_TBL_DL_START_REG_ADDR   0xa106002c
#define HIF_TBL_TBL_UL_REQ_REG_TBL_UL_HOST_ID_SHIFT 11
#define HIF_TBL_TBL_UL_REQ_REG_ADDR   0xa106007c
#define HIF_TBL_TBL_UL_ADDR_L_REG_TBL_UL_ADDR_L_MASK  0xffffffff
#define HIF_TBL_TBL_UL_ADDR_L_REG_ADDR   0xa1060080
#define HIF_TBL_TBL_UL_ADDR_H_REG_TBL_UL_ADDR_H_MASK  0xffffffff
#define HIF_TBL_TBL_UL_ADDR_H_REG_ADDR   0xa1060084
#define HIF_TBL_TBL_UL_START_REG_ADDR   0xa1060088
#define HIF_TBL_MSG_RDY_REG_ADDR   0xa1060044

//hif_cmdqm_csr_defines.h
#define HIF_CMDQM_HOST_REQ_PID_MEM_ADDR   0xa1023000
#define HIF_CMDQM_HOST_REQ_CID_MEM_ADDR   0xa1024000
#define HIF_CMDQM_HOST_RSP_PID_MEM_ADDR   0xa1027000
#define HIF_CMDQM_HOST_RSP_CID_MEM_ADDR   0xa1028000
#define HIF_CMDQM_HOST_REQ_BUF_BASE_H_ADDR_MEM_ADDR   0xa1021000
#define HIF_CMDQM_HOST_REQ_BUF_BASE_L_ADDR_MEM_ADDR   0xa1022000
#define HIF_CMDQM_HOST_RSP_BUF_BASE_H_ADDR_MEM_ADDR   0xa1025000
#define HIF_CMDQM_HOST_RSP_BUF_BASE_L_ADDR_MEM_ADDR   0xa1026000
#define HIF_CMDQM_VECTOR_ID_MEM_ADDR   0xa102a000
#define HIF_CMDQM_Q_ELEMENT_SZ_REG_ADDR   0xa1020020
#define HIF_CMDQM_HOST_Q_DEPTH_REG_ADDR   0xa1020028
#define HIF_CMDQM_HOST_VF_ERR_STS_MEM_ADDR   0xa1029000

//hif_irq_csr_defines.h
#define HIF_IRQ_CONTROL_TBL_MEM_ADDR   0xa1102000
#define HIF_IRQ_INT_DB_REG_ADDR   0xa1100094
#define HIF_IRQ_CFG_VECTOR_TABLE_BUSY_REG_ADDR   0xa11000f4
#define HIF_IRQ_CFG_VECTOR_TABLE_ADDR_REG_ADDR   0xa11000d0
#define HIF_IRQ_CFG_VECTOR_TABLE_CMD_REG_ADDR   0xa11000cc
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_LADDR_REG_ADDR   0xa11000d4
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_UADDR_REG_ADDR   0xa11000d8
#define HIF_IRQ_CFG_VECTOR_TABLE_MSG_DATA_REG_ADDR   0xa11000dc
#define HIF_IRQ_CFG_VECTOR_TABLE_CTRL_REG_ADDR   0xa11000e0
#define HIF_IRQ_CFG_VECTOR_TABLE_START_REG_ADDR   0xa11000c8

#endif /* XSC_HW_H  */
