Checking out Encounter license ...
Virtuoso_Digital_Implem 9.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Thu Nov  3 16:10:12 2016 (mem=50.6M) ---
--- Running on coe-ee-cad30.sjsuad.sjsu.edu (x86_64 w/Linux 4.7.9-200.fc24.x86_64+debug) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD_INTERNAL> setUIVar rda_Input ui_gndnet gnd
<CMD_INTERNAL> setUIVar rda_Input ui_timingcon_file ../eth_core_OSU180CG_netlist.sdc
<CMD_INTERNAL> setUIVar rda_Input ui_leffile ../../../../lib/tsmc018/lib/osu018_stdcells.lef
<CMD_INTERNAL> setUIVar rda_Input ui_netlist ../eth_core_OSU180CG_netlist.v
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,max ../../../../lib/tsmc018/lib/osu018_stdcells.tlf
<CMD_INTERNAL> setUIVar rda_Input ui_topcell eth_core
<CMD_INTERNAL> setUIVar rda_Input ui_pwrnet vdd
<CMD> commitConfig

Loading Lef file ../../../../lib/tsmc018/lib/osu018_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 800.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Thu Nov  3 16:11:38 2016
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN6 GENERATE
viaInitial ends at Thu Nov  3 16:11:38 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../eth_core_OSU180CG_netlist.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.9 (Current mem = 265.188M, initial mem = 50.625M) ***
*** End netlist parsing (cpu=0:00:00.5, real=0:00:00.0, mem=265.2M) ***
Set top cell to eth_core.
Reading max timing library '../../../../lib/tsmc018/lib/osu018_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 32 cells in library 'osu018_stdcells' 
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.31min, fe_mem=265.2M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell eth_core ...
*** Netlist is unique.
** info: there are 123 modules.
** info: there are 21245 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 275.062M, initial mem = 50.625M) ***
*info - Done with setDoAssign with 472 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file '../eth_core_OSU180CG_netlist.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File ../eth_core_OSU180CG_netlist.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.1 mem=283.2M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
<CMD> fit
<CMD> setDrawView fplan
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.996751329002 0.49999 40.0 40.0 40.0 40.0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -spacing_bottom 0.5 -width_left 19 -width_bottom 19 -width_top 19 -spacing_top 0.5 -layer_bottom metal1 -stacked_via_top_layer metal6 -width_right 19 -around core -jog_distance 0.8 -offset_bottom 0.8 -layer_top metal1 -threshold 0.8 -offset_left 0.8 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.8 -offset_top 0.8 -layer_right metal2 -nets {gnd vdd } -stacked_via_bottom_layer metal1 -layer_left metal2

The power planner created 8 wires.
<CMD> windowSelect -868.225 1081.058 -672.365 1087.178
<CMD> selectObject Module tx_core/axi_master
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 1.0 -padcore_ring_bottom_layer_limit metal1 -number_of_sets 20 -stacked_via_top_layer metal6 -padcore_ring_top_layer_limit metal3 -spacing 0.5 -merge_stripes_value 0.8 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 10 -nets {gnd vdd } -stacked_via_bottom_layer metal1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
**WARN: (ENCPP-354):	The power planner did not generate Vertical stripe at 45.00 either because the stripe merged with rings, 
	or because stripe could not be connected to any legal targets.
Stripe generation is complete; vias are now being generated.
The power planner created 39 wires.
<CMD> getMultiCpuUsage -localCpu
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 299.8M, InitMEM = 299.8M)
Number of Loop : 2
Start delay calculation (mem=299.789M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:00.0 mem=305.512M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 305.5M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 1004 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.4) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=305.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=305.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=305.9M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=20241 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=20873 #term=67551 #term/net=3.24, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1153
stdCell: 20241 single + 0 double + 0 multi
Total standard cell length = 125.4360 (mm), area = 1.2544 (mm^2)
Average module density = 0.660.
Density for the design = 0.660.
       = stdcell_area 156795 (1254360 um^2) / alloc_area 237395 (1899160 um^2).
Pin Density = 0.431.
            = total # of pins 67551 / total Instance area 156795.
Iteration  1: Total net bbox = 1.147e-07 (8.57e-08 2.90e-08)
              Est.  stn bbox = 1.147e-07 (8.57e-08 2.90e-08)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 317.7M
Iteration  2: Total net bbox = 1.147e-07 (8.57e-08 2.90e-08)
              Est.  stn bbox = 1.147e-07 (8.57e-08 2.90e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 317.7M
Iteration  3: Total net bbox = 9.634e+03 (4.79e+03 4.84e+03)
              Est.  stn bbox = 9.634e+03 (4.79e+03 4.84e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 317.7M
Iteration  4: Total net bbox = 5.552e+05 (2.68e+05 2.87e+05)
              Est.  stn bbox = 5.552e+05 (2.68e+05 2.87e+05)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 317.7M
Iteration  5: Total net bbox = 1.145e+06 (5.33e+05 6.12e+05)
              Est.  stn bbox = 1.145e+06 (5.33e+05 6.12e+05)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 317.7M
Iteration  6: Total net bbox = 1.216e+06 (5.82e+05 6.34e+05)
              Est.  stn bbox = 1.216e+06 (5.82e+05 6.34e+05)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 318.6M
Iteration  7: Total net bbox = 1.555e+06 (7.53e+05 8.01e+05)
              Est.  stn bbox = 1.833e+06 (8.86e+05 9.47e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 312.0M
Iteration  8: Total net bbox = 1.554e+06 (7.53e+05 8.01e+05)
              Est.  stn bbox = 1.833e+06 (8.86e+05 9.47e+05)
              cpu = 0:00:03.7 real = 0:00:03.0 mem = 311.7M
Iteration  9: Total net bbox = 1.603e+06 (7.57e+05 8.45e+05)
              Est.  stn bbox = 1.897e+06 (8.98e+05 9.99e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 313.7M
Iteration 10: Total net bbox = 1.603e+06 (7.58e+05 8.46e+05)
              Est.  stn bbox = 1.898e+06 (8.98e+05 9.99e+05)
              cpu = 0:00:03.6 real = 0:00:04.0 mem = 312.2M
Iteration 11: Total net bbox = 1.603e+06 (7.56e+05 8.46e+05)
              Est.  stn bbox = 1.906e+06 (9.00e+05 1.01e+06)
              cpu = 0:00:04.6 real = 0:00:04.0 mem = 314.3M
Iteration 12: Total net bbox = 1.604e+06 (7.57e+05 8.47e+05)
              Est.  stn bbox = 1.908e+06 (9.00e+05 1.01e+06)
              cpu = 0:00:03.7 real = 0:00:04.0 mem = 312.4M
Iteration 13: Total net bbox = 1.596e+06 (7.67e+05 8.29e+05)
              Est.  stn bbox = 1.894e+06 (9.09e+05 9.84e+05)
              cpu = 0:00:12.6 real = 0:00:12.0 mem = 316.1M
Iteration 14: Total net bbox = 1.596e+06 (7.67e+05 8.29e+05)
              Est.  stn bbox = 1.894e+06 (9.09e+05 9.84e+05)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 316.1M
Iteration 15: Total net bbox = 1.624e+06 (7.86e+05 8.38e+05)
              Est.  stn bbox = 1.924e+06 (9.30e+05 9.94e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 316.1M
*** cost = 1.624e+06 (7.86e+05 8.38e+05) (cpu for global=0:00:42.8) real=0:00:43.0***
Core Placement runtime cpu: 0:00:31.1 real: 0:00:29.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.7, Real Time = 0:00:01.0
move report: preRPlace moves 10275 insts, mean move: 3.61 um, max move: 50.00 um
	max move on inst (tx_core/tx_crc/crcpkt0/data56_d_reg[55]): (1065.60, 1170.00) --> (1025.60, 1160.00)
Placement tweakage begins.
wire length = 1.634e+06 = 7.910e+05 H + 8.434e+05 V
wire length = 1.570e+06 = 7.350e+05 H + 8.350e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 7437 insts, mean move: 11.40 um, max move: 63.20 um
	max move on inst (tx_core/axi_master/U1892): (704.80, 850.00) --> (768.00, 850.00)
move report: rPlace moves 91 insts, mean move: 7.38 um, max move: 27.20 um
	max move on inst (tx_core/tx_crc/crcpkt0/U6): (1247.20, 1170.00) --> (1254.40, 1150.00)
move report: overall moves 13231 insts, mean move: 7.86 um, max move: 76.00 um
	max move on inst (tx_core/tx_crc/crcpkt0/U6): (1198.40, 1170.00) --> (1254.40, 1150.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        76.00 um
  inst (tx_core/tx_crc/crcpkt0/U6) with max move: (1198.4, 1170) -> (1254.4, 1150)
  mean    (X+Y) =         7.86 um
Total instances flipped for WireLenOpt: 359
Total instances flipped, including legalization: 4913
Total instances moved : 13231
*** cpu=0:00:02.2   mem=322.3M  mem(used)=6.4M***
Total net length = 1.571e+06 (7.352e+05 8.358e+05) (ext = 2.891e+05)
*** End of Placement (cpu=0:00:46.1, real=0:00:46.0, mem=322.3M) ***
default core: bins with density >  0.75 = 27.9 % ( 76 / 272 )
*** Free Virtual Timing Model ...(mem=317.3M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:48, real = 0: 0:48, mem = 317.3M **
<CMD> setDrawView place
<CMD> deselectAll
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal6 -crossoverViaTopLayer metal6 -targetViaBottomLayer metal1 -nets { gnd vdd }
*** Begin SPECIAL ROUTE on Thu Nov  3 16:29:38 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_CG/PnR
SPECIAL ROUTE ran on machine: coe-ee-cad30.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug Xeon 2.66Ghz)

Begin option processing ...
(from .sroute_15215.conf) srouteConnectPowerBump set to false
(from .sroute_15215.conf) routeSelectNet set to "gnd vdd"
(from .sroute_15215.conf) routeSpecial set to true
(from .sroute_15215.conf) srouteCrossoverViaTopLayer set to 6
(from .sroute_15215.conf) srouteFollowCorePinEnd set to 3
(from .sroute_15215.conf) srouteFollowPadPin set to true
(from .sroute_15215.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_15215.conf) sroutePadPinAllPorts set to true
(from .sroute_15215.conf) sroutePreserveExistingRoutes set to true
(from .sroute_15215.conf) srouteTopLayerLimit set to 6
(from .sroute_15215.conf) srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 517.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 6 routing layers, 0 overlap layer
Read in 33 macros, 26 used
Read in 20241 components
  20241 core components: 0 unplaced, 20241 placed, 0 fixed
Read in 1208 physical pins
  1208 physical pins: 0 unplaced, 1208 placed, 0 fixed
Read in 56 logical pins
Read in 1192 nets
Read in 2 special nets, 2 routed
Read in 1208 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Net vdd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1253):	Net gnd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 320
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 160
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 523.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1208 io pins ...
 Updating DB with 9 via definition ...

sroute post-processing starts at Thu Nov  3 16:29:38 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Thu Nov  3 16:29:38 2016

sroute post-processing starts at Thu Nov  3 16:29:38 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Thu Nov  3 16:29:38 2016
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.08 megs
sroute: Total Peak Memory used = 317.38 megs
<CMD> setNanoRouteMode -routeAllowPowerGroundPin true
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -slackReports -numPaths 50 -prefix eth_core_preCTS -outDir timingReports
*** Starting trialRoute (mem=317.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (1690000 1670000)
coreBox:    (40000 40000) (1650000 1630000)
Number of multi-gpin terms=6390, multi-gpins=18439, moved blk term=0/0

Phase 1a route (0:00:00.2 322.3M):
Est net length = 1.922e+06um = 8.976e+05H + 1.024e+06V
Usage: (17.9%H 20.4%V) = (9.941e+05um 1.587e+06um) = (246312 158669)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 47 = 0 (0.00% H) + 47 (0.07% V)

Phase 1b route (0:00:00.1 323.5M):
Usage: (17.9%H 20.4%V) = (9.918e+05um 1.587e+06um) = (245740 158668)
Overflow: 46 = 0 (0.00% H) + 46 (0.07% V)

Phase 1c route (0:00:00.1 323.5M):
Usage: (17.8%H 20.4%V) = (9.895e+05um 1.586e+06um) = (245171 158606)
Overflow: 34 = 0 (0.00% H) + 34 (0.05% V)

Phase 1d route (0:00:00.1 323.5M):
Usage: (17.8%H 20.4%V) = (9.895e+05um 1.586e+06um) = (245172 158608)
Overflow: 32 = 0 (0.00% H) + 32 (0.05% V)

Phase 1e route (0:00:00.0 324.2M):
Usage: (17.8%H 20.4%V) = (9.896e+05um 1.586e+06um) = (245196 158617)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Phase 1f route (0:00:00.1 324.2M):
Usage: (17.8%H 20.4%V) = (9.896e+05um 1.586e+06um) = (245200 158619)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	25	 0.04%
  1:	0	 0.00%	156	 0.23%
  2:	0	 0.00%	349	 0.51%
  3:	0	 0.00%	1083	 1.57%
  4:	2	 0.00%	2646	 3.85%
  5:	21	 0.03%	3478	 5.05%
  6:	36	 0.05%	4268	 6.20%
  7:	69	 0.10%	5033	 7.31%
  8:	221	 0.32%	15532	22.57%
  9:	426	 0.62%	10704	15.56%
 10:	818	 1.19%	5845	 8.50%
 11:	1452	 2.11%	6090	 8.85%
 12:	2768	 4.02%	4860	 7.06%
 13:	3955	 5.75%	5194	 7.55%
 14:	5989	 8.70%	1822	 2.65%
 15:	7724	11.23%	357	 0.52%
 16:	9153	13.30%	518	 0.75%
 17:	9382	13.64%	498	 0.72%
 18:	9914	14.41%	328	 0.48%
 19:	7545	10.97%	3	 0.00%
 20:	9329	13.56%	15	 0.02%


Global route (cpu=0.4s real=1.0s 322.9M)
Phase 1l route (0:00:00.5 325.4M):


*** After '-updateRemainTrks' operation: 

Usage: (18.7%H 22.0%V) = (1.037e+06um 1.708e+06um) = (257003 170784)
Overflow: 17 = 0 (0.00% H) + 17 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	17	 0.02%
--------------------------------------
  0:	0	 0.00%	87	 0.13%
  1:	0	 0.00%	335	 0.49%
  2:	0	 0.00%	764	 1.11%
  3:	1	 0.00%	1854	 2.69%
  4:	10	 0.01%	3056	 4.44%
  5:	31	 0.05%	3622	 5.26%
  6:	48	 0.07%	4090	 5.94%
  7:	125	 0.18%	4694	 6.82%
  8:	288	 0.42%	15026	21.84%
  9:	574	 0.83%	10372	15.07%
 10:	1030	 1.50%	5613	 8.16%
 11:	1704	 2.48%	5879	 8.54%
 12:	3165	 4.60%	4822	 7.01%
 13:	4415	 6.42%	5091	 7.40%
 14:	6104	 8.87%	1773	 2.58%
 15:	7735	11.24%	401	 0.58%
 16:	8870	12.89%	491	 0.71%
 17:	9025	13.12%	471	 0.68%
 18:	9476	13.77%	328	 0.48%
 19:	7167	10.42%	3	 0.00%
 20:	9036	13.13%	15	 0.02%



*** Completed Phase 1 route (0:00:01.0 324.7M) ***


Total length: 1.979e+06um, number of vias: 150346
M1(H) length: 0.000e+00um, number of vias: 66398
M2(V) length: 3.548e+05um, number of vias: 58145
M3(H) length: 7.715e+05um, number of vias: 22976
M4(V) length: 6.434e+05um, number of vias: 2024
M5(H) length: 1.295e+05um, number of vias: 803
M6(V) length: 7.952e+04um
*** Completed Phase 2 route (0:00:00.6 333.2M) ***

*** Finished all Phases (cpu=0:00:01.7 mem=333.2M) ***
Peak Memory Usage was 329.4M 
*** Finished trialRoute (cpu=0:00:01.9 mem=333.2M) ***

Extraction called for design 'eth_core' of instances=20241 and nets=22911 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 333.168M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -19.062 | -19.062 | -18.831 | -1.159  | -2.312  | -0.041  |
|           TNS (ns):| -8244.5 | -6704.5 | -7827.6 | -38.957 |-203.874 | -0.396  |
|    Violating Paths:|  1706   |  1166   |  1287   |   100   |   183   |   22    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     50 (50)      |   -4.122   |     90 (90)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.962%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 5.1 sec
Total Real time: 5.0 sec
Total Memory Usage: 347.375 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix eth_core_preCTSHold -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=342.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (1690000 1670000)
coreBox:    (40000 40000) (1650000 1630000)
Number of multi-gpin terms=6390, multi-gpins=18439, moved blk term=0/0

Phase 1a route (0:00:00.2 344.3M):
Est net length = 1.922e+06um = 8.976e+05H + 1.024e+06V
Usage: (17.9%H 20.4%V) = (9.941e+05um 1.587e+06um) = (246312 158669)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 47 = 0 (0.00% H) + 47 (0.07% V)

Phase 1b route (0:00:00.1 344.3M):
Usage: (17.9%H 20.4%V) = (9.918e+05um 1.587e+06um) = (245740 158668)
Overflow: 46 = 0 (0.00% H) + 46 (0.07% V)

Phase 1c route (0:00:00.1 344.3M):
Usage: (17.8%H 20.4%V) = (9.895e+05um 1.586e+06um) = (245171 158606)
Overflow: 34 = 0 (0.00% H) + 34 (0.05% V)

Phase 1d route (0:00:00.1 344.3M):
Usage: (17.8%H 20.4%V) = (9.895e+05um 1.586e+06um) = (245172 158608)
Overflow: 32 = 0 (0.00% H) + 32 (0.05% V)

Phase 1e route (0:00:00.0 344.3M):
Usage: (17.8%H 20.4%V) = (9.896e+05um 1.586e+06um) = (245196 158617)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Phase 1f route (0:00:00.0 344.3M):
Usage: (17.8%H 20.4%V) = (9.896e+05um 1.586e+06um) = (245200 158619)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	25	 0.04%
  1:	0	 0.00%	156	 0.23%
  2:	0	 0.00%	349	 0.51%
  3:	0	 0.00%	1083	 1.57%
  4:	2	 0.00%	2646	 3.85%
  5:	21	 0.03%	3478	 5.05%
  6:	36	 0.05%	4268	 6.20%
  7:	69	 0.10%	5033	 7.31%
  8:	221	 0.32%	15532	22.57%
  9:	426	 0.62%	10704	15.56%
 10:	818	 1.19%	5845	 8.50%
 11:	1452	 2.11%	6090	 8.85%
 12:	2768	 4.02%	4860	 7.06%
 13:	3955	 5.75%	5194	 7.55%
 14:	5989	 8.70%	1822	 2.65%
 15:	7724	11.23%	357	 0.52%
 16:	9153	13.30%	518	 0.75%
 17:	9382	13.64%	498	 0.72%
 18:	9914	14.41%	328	 0.48%
 19:	7545	10.97%	3	 0.00%
 20:	9329	13.56%	15	 0.02%


Global route (cpu=0.4s real=0.0s 344.3M)
Phase 1l route (0:00:00.5 342.5M):


*** After '-updateRemainTrks' operation: 

Usage: (18.7%H 22.0%V) = (1.037e+06um 1.708e+06um) = (257003 170784)
Overflow: 17 = 0 (0.00% H) + 17 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	17	 0.02%
--------------------------------------
  0:	0	 0.00%	87	 0.13%
  1:	0	 0.00%	335	 0.49%
  2:	0	 0.00%	764	 1.11%
  3:	1	 0.00%	1854	 2.69%
  4:	10	 0.01%	3056	 4.44%
  5:	31	 0.05%	3622	 5.26%
  6:	48	 0.07%	4090	 5.94%
  7:	125	 0.18%	4694	 6.82%
  8:	288	 0.42%	15026	21.84%
  9:	574	 0.83%	10372	15.07%
 10:	1030	 1.50%	5613	 8.16%
 11:	1704	 2.48%	5879	 8.54%
 12:	3165	 4.60%	4822	 7.01%
 13:	4415	 6.42%	5091	 7.40%
 14:	6104	 8.87%	1773	 2.58%
 15:	7735	11.24%	401	 0.58%
 16:	8870	12.89%	491	 0.71%
 17:	9025	13.12%	471	 0.68%
 18:	9476	13.77%	328	 0.48%
 19:	7167	10.42%	3	 0.00%
 20:	9036	13.13%	15	 0.02%



*** Completed Phase 1 route (0:00:01.0 342.5M) ***


Total length: 1.979e+06um, number of vias: 150346
M1(H) length: 0.000e+00um, number of vias: 66398
M2(V) length: 3.548e+05um, number of vias: 58145
M3(H) length: 7.715e+05um, number of vias: 22976
M4(V) length: 6.434e+05um, number of vias: 2024
M5(H) length: 1.295e+05um, number of vias: 803
M6(V) length: 7.952e+04um
*** Completed Phase 2 route (0:00:00.6 342.5M) ***

*** Finished all Phases (cpu=0:00:01.7 mem=342.5M) ***
Peak Memory Usage was 348.3M 
*** Finished trialRoute (cpu=0:00:01.8 mem=342.5M) ***

Extraction called for design 'eth_core' of instances=20241 and nets=22911 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 342.473M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.146  | -0.028  |  0.337  |  0.287  |  0.650  | -0.146  |
|           TNS (ns):| -11.497 | -0.058  |  0.000  |  0.000  |  0.000  | -11.439 |
|    Violating Paths:|   87    |    3    |    0    |    0    |    0    |   84    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 65.962%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.75 sec
Total Real time: 5.0 sec
Total Memory Usage: 343.289062 Mbytes
<CMD> addCTSCellList CLKBUF1
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M) ***
*** End createClockTreeSpec (cpu=0:00:00.5, real=0:00:00.0, mem=356.8M) ***
<CMD> addCTSCellList CLKBUF1
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M) ***
*** End createClockTreeSpec (cpu=0:00:00.2, real=0:00:00.0, mem=356.8M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (3818) instances, and (0) nets in Clock clks.clk.
*** End changeClockStatus (cpu=0:00:00.2, real=0:00:00.0, mem=356.8M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
*** 84 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock clks.clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 356.812M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 356.812M)

Start to trace clock trees ...
*** Begin Tracer (mem=356.8M) ***
Tracing Clock clks.clk ...
*** End Tracer (mem=356.8M) ***
***** Allocate Obstruction Memory  Finished (MEM: 356.812M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          48.2(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          48(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          48(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          48.2(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          41.750000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clks.clk) Structure
Max. Skew           : 132(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUF1) 
Nr. Subtrees                    : 169
Nr. Sinks                       : 3650
Nr.          Rising  Sync Pins  : 3566
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 84
***********************************************************
SubTree No: 0

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/n1)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 1

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7484)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7484 (78-leaf) (mem=356.8M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=35[579,614*] N78 B10 G1 A10(10.0) L[3,3] score=71476 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7484 (cpu=0:00:00.8, real=0:00:01.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
10 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 2

Input_Pin:  (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/U2/A)
Output_Pin: (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/U2/Y)
Output_Net: (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 3

Input_Pin:  (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_rs/net5453)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/net5453 (92-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=24[627,651*] N92 B8 G1 A8(8.0) L[3,3] score=74750 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/net5453 (cpu=0:00:00.9, real=0:00:01.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 4

Input_Pin:  (tx_core/tx_rs/clk_gate_crc_tx_d_reg/U2/A)
Output_Pin: (tx_core/tx_rs/clk_gate_crc_tx_d_reg/U2/Y)
Output_Net: (tx_core/tx_rs/clk_gate_crc_tx_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 5

Input_Pin:  (tx_core/tx_rs/clk_gate_crc_tx_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_rs/clk_gate_crc_tx_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_rs/net5458)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/net5458 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=12[573,585*] N32 B4 G1 A4(4.0) L[3,3] score=66923 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/net5458 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 6

Input_Pin:  (tx_core/tx_rs/clk_gate_crc_left_d_reg/U2/A)
Output_Pin: (tx_core/tx_rs/clk_gate_crc_left_d_reg/U2/Y)
Output_Net: (tx_core/tx_rs/clk_gate_crc_left_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 7

Input_Pin:  (tx_core/tx_rs/clk_gate_crc_left_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_rs/clk_gate_crc_left_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_rs/net5463)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/net5463 (34-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=23[545,568*] N34 B4 G1 A4(4.0) L[3,3] score=65365 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/net5463 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 8

Input_Pin:  (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/U2/A)
Output_Pin: (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/U2/Y)
Output_Net: (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 9

Input_Pin:  (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_rs/net5468)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/net5468 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=12[446,458*] trVio=B34(69)ps N32 B2 G1 A2(2.0) L[2,2] score=57463 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/net5468 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

*buffer: max rise/fall tran=[236,188], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 10

Input_Pin:  (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/U2/A)
Output_Pin: (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/U2/Y)
Output_Net: (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/n1)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 11

Input_Pin:  (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_rs/net6817)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/net6817 (41-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=14[556,570*] N41 B4 G1 A4(4.0) L[3,3] score=65459 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/net6817 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 12

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 13

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7389)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7389 (24-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=11[453,464*] trVio=B16(65)ps N24 B4 G1 A4(4.0) L[2,2] score=56329 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7389 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

*buffer: max rise/fall tran=[215,185], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 14

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 15

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7384)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7384 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[375,384*] N32 B2 G1 A2(2.0) L[2,2] score=46535 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7384 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 16

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 17

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7379)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7379 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[422,432*] N32 B2 G1 A2(2.0) L[2,2] score=51360 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7379 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 18

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 19

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7374)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7374 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[439,449*] N32 B2 G1 A2(2.0) L[2,2] score=53132 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7374 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 20

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 21

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7369)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7369 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[426,431*] N32 B2 G1 A2(2.0) L[2,2] score=51231 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7369 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 22

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 23

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7364)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7364 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=16[439,455*] trVio=B16(49)ps N32 B3 G1 A3(3.0) L[2,2] score=55542 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7364 (cpu=0:00:00.1, real=0:00:01.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

*buffer: max rise/fall tran=[216,185], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 24

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 25

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7359)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7359 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[396,406*] N32 B2 G1 A2(2.0) L[2,2] score=48812 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7359 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 26

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 27

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7354)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7354 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=18[396,414*] N32 B2 G1 A2(2.0) L[2,2] score=49687 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7354 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 28

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 29

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7349)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7349 (56-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=16[473,489*] trVio=B10(32)ps N56 B3 G1 A3(3.0) L[2,2] score=58276 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7349 (cpu=0:00:00.2, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

*buffer: max rise/fall tran=[210,181], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 30

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 31

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7344)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7344 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=14[547,561*] N40 B5 G1 A5(5.0) L[3,3] score=64663 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7344 (cpu=0:00:00.2, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 32

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 33

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7339)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7339 (48-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=11[572,582*] N48 B4 G1 A4(4.0) L[3,3] score=66669 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7339 (cpu=0:00:00.4, real=0:00:01.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 34

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 35

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7334)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7334 (64-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=29[567,596*] N64 B10 G1 A10(10.0) L[3,3] score=69478 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7334 (cpu=0:00:00.5, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
10 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 36

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 37

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7329)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7329 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[531,541*] N32 B4 G1 A4(4.0) L[3,3] score=62528 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7329 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 38

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 39

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7324)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7324 (16-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[386,393*] N16 B1 G1 A1(1.0) L[2,2] score=46548 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7324 (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 40

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 41

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7319)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7319 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[440,453*] trVio=B23(47)ps N32 B2 G1 A2(2.0) L[2,2] score=55839 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7319 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

*buffer: max rise/fall tran=[226,180], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 42

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 43

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net6832)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net6832 (32-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=19[538,557*] N32 B8 G1 A8(8.0) L[3,3] score=65288 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net6832 (cpu=0:00:00.2, real=0:00:01.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 44

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 45

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7389)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7389 (24-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[448,462*] trVio=B16(65)ps N24 B4 G1 A4(4.0) L[2,2] score=56191 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7389 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

*buffer: max rise/fall tran=[215,185], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 46

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 47

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7384)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7384 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[384,392*] N32 B2 G1 A2(2.0) L[2,2] score=47300 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7384 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 48

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 49

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7379)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7379 (32-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=17[427,444*] trVio=B13(41)ps N32 B3 G1 A3(3.0) L[2,2] score=54148 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7379 (cpu=0:00:00.2, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

*buffer: max rise/fall tran=[215,185], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 50

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 51

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7374)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7374 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=22[408,431*] N32 B3 G1 A3(3.0) L[2,2] score=51538 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7374 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 52

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 53

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7369)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7369 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=15[412,426*] N32 B2 G1 A2(2.0) L[2,2] score=50899 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7369 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 54

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 55

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7364)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7364 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=19[437,456*] trVio=B23(71)ps N32 B3 G1 A3(3.0) L[2,2] score=56345 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7364 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

*buffer: max rise/fall tran=[223,191], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 56

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 57

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7359)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7359 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=20[389,409*] N32 B2 G1 A2(2.0) L[2,2] score=49199 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7359 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 58

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 59

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7354)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7354 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[409,415*] N32 B2 G1 A2(2.0) L[2,2] score=49630 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7354 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 60

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 61

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7349)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7349 (56-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=14[552,565*] N56 B6 G1 A6(6.0) L[3,3] score=65914 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7349 (cpu=0:00:00.2, real=0:00:01.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
6 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 62

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 63

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7344)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7344 (40-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=9[580,589*] N40 B5 G1 A5(5.0) L[3,3] score=67368 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7344 (cpu=0:00:00.2, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 64

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 65

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7339)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7339 (48-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=12[575,588*] N48 B4 G1 A4(4.0) L[3,3] score=67218 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7339 (cpu=0:00:00.2, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 66

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 67

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7334)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7334 (64-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=12[562,574*] N64 B8 G1 A8(8.0) L[3,3] score=66935 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7334 (cpu=0:00:00.2, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 68

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 69

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7329)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7329 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[526,540*] trVio=S76(2454)ps N32 B1 G1 A1(1.0) L[2,2] score=69020 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7329 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

*  sink: max rise/fall tran=[276,230], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 70

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 71

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7324)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7324 (16-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[409,413*] N16 B1 G1 A1(1.0) L[2,2] score=48589 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7324 (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 72

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 73

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7319)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7319 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=21[422,442*] N32 B2 G1 A2(2.0) L[2,2] score=52604 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7319 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 74

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 75

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net6832)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net6832 (32-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=17[551,568*] N32 B8 G1 A8(8.0) L[3,3] score=66398 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net6832 (cpu=0:00:00.1, real=0:00:01.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 76

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 77

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7389)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7389 (24-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=10[452,462*] trVio=B14(58)ps N24 B4 G1 A4(4.0) L[2,2] score=55923 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7389 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

*buffer: max rise/fall tran=[213,184], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 78

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 79

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7384)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7384 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[398,408*] N32 B2 G1 A2(2.0) L[2,2] score=48928 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7384 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 80

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 81

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7379)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7379 (32-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=9[406,416*] N32 B3 G1 A3(3.0) L[2,2] score=49808 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7379 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 82

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 83

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7374)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7374 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[373,383*] N32 B2 G1 A2(2.0) L[2,2] score=46535 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7374 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 84

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 85

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7369)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7369 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[442,455*] N32 B2 G1 A2(2.0) L[2,2] score=53705 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7369 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 86

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 87

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7364)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7364 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[438,451*] N32 B2 G1 A2(2.0) L[2,2] score=53358 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7364 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 88

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 89

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7359)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7359 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[420,433*] N32 B2 G1 A2(2.0) L[2,2] score=51489 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7359 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 90

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 91

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7354)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7354 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[425,432*] N32 B2 G1 A2(2.0) L[2,2] score=51350 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7354 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 92

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 93

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7349)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7349 (56-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=24[464,488*] trVio=B14(42)ps N56 B3 G1 A3(3.0) L[2,2] score=58645 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7349 (cpu=0:00:00.2, real=0:00:01.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

*buffer: max rise/fall tran=[214,184], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 94

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 95

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7344)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7344 (40-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=23[548,572*] N40 B5 G1 A5(5.0) L[3,3] score=65851 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7344 (cpu=0:00:00.2, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 96

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 97

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7339)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7339 (48-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=14[581,595*] N48 B5 G1 A5(5.0) L[3,3] score=68036 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7339 (cpu=0:00:00.2, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 98

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 99

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7334)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7334 (64-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=15[586,601*] N64 B8 G1 A8(8.0) L[3,3] score=69628 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7334 (cpu=0:00:00.6, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 100

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 101

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7329)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7329 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=17[531,549*] N32 B4 G1 A4(4.0) L[3,3] score=63381 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7329 (cpu=0:00:00.1, real=0:00:01.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 102

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 103

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7324)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7324 (16-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=16[379,395*] N16 B1 G1 A1(1.0) L[2,2] score=46953 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7324 (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 104

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 105

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7319)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7319 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=17[463,480*] trVio=B51(102)ps N32 B2 G1 A2(2.0) L[2,2] score=61352 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7319 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

*buffer: max rise/fall tran=[253,202], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 106

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/n1)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 107

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net6832)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net6832 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[476,483*] trVio=B24(97)ps N32 B4 G1 A4(4.0) L[2,2] score=58982 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net6832 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

*buffer: max rise/fall tran=[223,191], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 108

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 109

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7818)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7818 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=28[596,624*] N40 B4 G1 A4(4.0) L[3,3] score=71096 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7818 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 110

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 111

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7813)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7813 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=17[587,603*] N40 B4 G1 A4(4.0) L[3,3] score=68829 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7813 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 112

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 113

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7808)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7808 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=40[587,627*] N40 B4 G1 A4(4.0) L[3,3] score=71960 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7808 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 114

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 115

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7803)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7803 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[592,600*] N40 B4 G1 A4(4.0) L[3,3] score=68419 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7803 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 116

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 117

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7798)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7798 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=29[599,628*] N40 B4 G1 A4(4.0) L[3,3] score=71444 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7798 (cpu=0:00:00.1, real=0:00:01.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 118

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 119

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7793)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7793 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=17[582,599*] N40 B4 G1 A4(4.0) L[3,3] score=68431 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7793 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 120

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 121

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7788)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7788 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=32[588,620*] N40 B4 G1 A4(4.0) L[3,3] score=70726 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7788 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 122

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 123

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7783)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7783 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=22[584,606*] N40 B4 G1 A4(4.0) L[3,3] score=69186 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7783 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 124

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 125

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7778)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7778 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=24[581,604*] N40 B4 G1 A4(4.0) L[3,3] score=69023 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7778 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 126

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 127

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7773)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7773 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=39[583,622*] N40 B4 G1 A4(4.0) L[3,3] score=71328 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7773 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 128

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 129

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7768)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7768 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=23[583,606*] N40 B4 G1 A4(4.0) L[3,3] score=69224 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7768 (cpu=0:00:00.2, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 130

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 131

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7763)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7763 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=34[589,623*] N40 B4 G1 A4(4.0) L[3,3] score=71200 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7763 (cpu=0:00:00.1, real=0:00:01.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 132

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 133

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7758)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7758 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[595,602*] N40 B4 G1 A4(4.0) L[3,3] score=68623 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7758 (cpu=0:00:00.2, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 134

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 135

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7753)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7753 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=35[584,620*] N40 B4 G1 A4(4.0) L[3,3] score=70892 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7753 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 136

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 137

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7748)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7748 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=20[585,605*] N40 B4 G1 A4(4.0) L[3,3] score=69089 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7748 (cpu=0:00:00.2, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 138

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/n1)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 139

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7743)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7743 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=39[586,626*] N40 B4 G1 A4(4.0) L[3,3] score=71716 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7743 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 140

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/U2/A)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/U2/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 141

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/net7723)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/net7723 (32-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=17[584,600*] N32 B8 G1 A8(8.0) L[3,3] score=69581 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/net7723 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 142

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/U2/A)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/U2/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 143

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/net7728)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/net7728 (32-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=26[574,600*] N32 B8 G1 A8(8.0) L[3,3] score=69732 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/net7728 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 144

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/U2/A)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/U2/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 145

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/net7723)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/net7723 (32-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=13[601,614*] N32 B8 G1 A8(8.0) L[3,3] score=70920 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/net7723 (cpu=0:00:00.1, real=0:00:01.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 146

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/U2/A)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/U2/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 147

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/net7728)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/net7728 (32-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=31[576,606*] N32 B8 G1 A8(8.0) L[3,3] score=70381 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/net7728 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 148

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/U2/A)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/U2/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 149

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/net7723)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/net7723 (32-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=17[572,589*] N32 B8 G1 A8(8.0) L[3,3] score=68414 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/net7723 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 150

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/U2/A)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/U2/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/n1)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 151

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/net7728)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/net7728 (32-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=13[569,582*] N32 B8 G1 A8(8.0) L[3,3] score=67641 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/net7728 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 152

Input_Pin:  (tx_core/axi_master/clk_gate_haddr1_d_reg/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_haddr1_d_reg/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_haddr1_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 153

Input_Pin:  (tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7708)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7708 (40-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=24[564,588*] N40 B4 G1 A4(4.0) L[3,3] score=67426 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7708 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 154

Input_Pin:  (tx_core/axi_master/clk_gate_haddr0_d_reg/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_haddr0_d_reg/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_haddr0_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 155

Input_Pin:  (tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7703)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7703 (40-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=35[565,599*] N40 B5 G1 A5(5.0) L[3,3] score=68886 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7703 (cpu=0:00:00.2, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 156

Input_Pin:  (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 157

Input_Pin:  (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/main_gate/Y)
Output_Net: (tx_core/axi_master/net7698)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7698 (40-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=12[570,581*] N40 B5 G1 A5(5.0) L[3,3] score=66636 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7698 (cpu=0:00:00.2, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 158

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_2_d_reg/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_2_d_reg/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_link_datain_2_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 159

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_2_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_2_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7692)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7692 (39-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=24[597,622*] N39 B5 G1 A5(5.0) L[3,3] score=70868 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7692 (cpu=0:00:00.3, real=0:00:01.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 160

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_1_d_reg/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_1_d_reg/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_link_datain_1_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 161

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7680)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7680 (39-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=42[562,605*] N39 B4 G1 A4(4.0) L[3,3] score=69812 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7680 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 162

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_0_d_reg/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_0_d_reg/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_link_datain_0_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 163

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_0_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_0_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7667)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7667 (39-leaf) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=14[567,581*] N39 B4 G1 A4(4.0) L[3,3] score=66529 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7667 (cpu=0:00:00.1, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 164

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 165

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7653)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7653 (78-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=11[579,590*] N78 B8 G1 A8(8.0) L[3,3] score=68444 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7653 (cpu=0:00:00.7, real=0:00:01.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 166

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 167

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7569)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7569 (78-leaf) (mem=356.8M)

Total 4 topdown clustering. 
Trig. Edge Skew=31[614,644*] N78 B9 G1 A9(9.0) L[3,3] score=74239 cpu=0:00:00.0 mem=357M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7569 (cpu=0:00:00.6, real=0:00:00.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
**** CK_START: Macro Models Generation (mem=356.8M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
SubTree No: 168

Input_Pin:  (NULL)
Output_Pin: (clks.clk)
Output_Net: (clks.clk)   
**** CK_START: TopDown Tree Construction for clks.clk (496-leaf) (168 macro model) (mem=356.8M)

Total 3 topdown clustering. 
Trig. Edge Skew=*142[1308,1449*] trVio=B71(3784)ps N496 B68 G169 A68(68.0) L[4,6] C1/2 score=176900 cpu=0:00:09.0 mem=357M 

**** CK_END: TopDown Tree Construction for clks.clk (cpu=0:00:09.5, real=0:00:10.0, mem=356.8M)



**** CK_START: Update Database (mem=356.8M)
68 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=356.8M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.7, Real Time = 0:00:02.0
move report: preRPlace moves 3707 insts, mean move: 3.38 um, max move: 46.40 um
	max move on inst (tx_core/tx_crc/crcpkt1/U416): (1036.00, 670.00) --> (1082.40, 670.00)
move report: rPlace moves 6 insts, mean move: 7.27 um, max move: 10.80 um
	max move on inst (tx_core/axi_master/U644): (791.20, 1210.00) --> (790.40, 1200.00)
move report: overall moves 3706 insts, mean move: 3.39 um, max move: 46.40 um
	max move on inst (tx_core/tx_crc/crcpkt1/U416): (1036.00, 670.00) --> (1082.40, 670.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        46.40 um
  inst (tx_core/tx_crc/crcpkt1/U416) with max move: (1036, 670) -> (1082.4, 670)
  mean    (X+Y) =         3.39 um
Total instances moved : 3706
*** cpu=0:00:01.8   mem=348.3M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:01.9  MEM: 348.293M)

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 169
Nr. of Sinks                   : 3650
Nr. of Buffer                  : 419
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(F): tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/latch/CLK 1456.3(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/crcin64_d_reg[11]/CLK 1308.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1308.9~1486.7(ps)      0~10(ps)            
Fall Phase Delay               : 1321.5~1521.8(ps)      0~10(ps)            
Trig. Edge Skew                : 147.4(ps)              132(ps)             
Rise Skew                      : 177.8(ps)              
Fall Skew                      : 200.3(ps)              
Max. Rise Buffer Tran.         : 271.3(ps)              200(ps)             
Max. Fall Buffer Tran.         : 225.7(ps)              200(ps)             
Max. Rise Sink Tran.           : 276.3(ps)              200(ps)             
Max. Fall Sink Tran.           : 229.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 19.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20(ps)                 0(ps)               
Min. Rise Sink Tran.           : 53.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 45.6(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.1)



globalDetailRoute

#Start globalDetailRoute on Thu Nov  3 16:38:47 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 348.00 (Mb)
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.650.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu Nov  3 16:38:48 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Nov  3 16:38:48 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       29583      63.53%
#  Metal 2        V       29583      19.07%
#  Metal 3        H       29583       0.00%
#  Metal 4        V       29583       0.00%
#  Metal 5        H       29583       0.00%
#  Metal 6        V       29583       0.00%
#  ------------------------------------------
#  Total                 177498      13.77%
#
#  588 nets (2.52%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 369.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 370.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 370.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     31(0.13%)      3(0.01%)   (0.14%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     31(0.02%)      3(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 588
#Total wire length = 211352 um.
#Total half perimeter of net bounding box = 163661 um.
#Total wire length on LAYER metal1 = 10 um.
#Total wire length on LAYER metal2 = 1901 um.
#Total wire length on LAYER metal3 = 108020 um.
#Total wire length on LAYER metal4 = 100592 um.
#Total wire length on LAYER metal5 = 819 um.
#Total wire length on LAYER metal6 = 10 um.
#Total number of vias = 13769
#Up-Via Summary (total 13769):
#           
#-----------------------
#  Metal 1         4508
#  Metal 2         4458
#  Metal 3         4759
#  Metal 4           42
#  Metal 5            2
#-----------------------
#                 13769 
#
#Max overcon = 2 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.00 (Mb)
#Total memory = 368.00 (Mb)
#Peak memory = 397.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 2.3% of the total area was rechecked for DRC, and 91.9% required routing.
#    number of violations = 1
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 372.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 372.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 588
#Total wire length = 206980 um.
#Total half perimeter of net bounding box = 163661 um.
#Total wire length on LAYER metal1 = 377 um.
#Total wire length on LAYER metal2 = 1748 um.
#Total wire length on LAYER metal3 = 100480 um.
#Total wire length on LAYER metal4 = 104370 um.
#Total wire length on LAYER metal5 = 5 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 15775
#Up-Via Summary (total 15775):
#           
#-----------------------
#  Metal 1         4773
#  Metal 2         4643
#  Metal 3         6353
#  Metal 4            6
#-----------------------
#                 15775 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 1.00 (Mb)
#Total memory = 369.00 (Mb)
#Peak memory = 397.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 20.00 (Mb)
#Total memory = 368.00 (Mb)
#Peak memory = 397.00 (Mb)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Nov  3 16:38:59 2016
#
*** Look For Un-Routed Clock Tree Net ***

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 169
Nr. of Sinks                   : 3650
Nr. of Buffer                  : 419
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt2/data56_d_reg[54]/CLK 1479(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/crcin64_d_reg[11]/CLK 1324.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1324.3~1505.5(ps)      0~10(ps)            
Fall Phase Delay               : 1340.9~1544.9(ps)      0~10(ps)            
Trig. Edge Skew                : 154.7(ps)              132(ps)             
Rise Skew                      : 181.2(ps)              
Fall Skew                      : 204(ps)                
Max. Rise Buffer Tran.         : 272.8(ps)              200(ps)             
Max. Fall Buffer Tran.         : 227.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 277.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 230.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 19.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20(ps)                 0(ps)               
Min. Rise Sink Tran.           : 53.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 44.9(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.1)


Optimizing clock tree 'clks.clk' ...

Calculating clk-route-only downstream delay for clock tree 'clks.clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
inserting inst tx_core/tx_crc/crcpkt0/net7384__I0(CLKBUF1) loc=(1098400 1440000) between driver tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate/Y and the input term tx_core/tx_crc/crcpkt0/net7384__L1_I1/A
global skew: 153.3(ps)
max(R): 1479(ps) tx_core/tx_crc/crcpkt2/data56_d_reg[49]/CLK
min(R): 1325.7(ps) tx_core/tx_crc/crcpkt2/data32_d_reg[13]/CLK
buffer tran max: [272.8(ps) 227.2(ps)]
sink tran max: [277.4(ps) 230.7(ps)]
inserting inst tx_core/tx_crc/crcpkt2/net7329__I1(CLKBUF1) loc=(398400 320000) between driver tx_core/tx_crc/crcpkt2/net7329__L1_I0/Y and the input term tx_core/tx_crc/crcpkt2/net7329__L2_I2/A
global skew: 152.2(ps)
max(R): 1479(ps) tx_core/tx_crc/crcpkt2/data56_d_reg[49]/CLK
min(R): 1326.8(ps) tx_core/tx_crc/crcpkt1/crcin64_d_reg[12]/CLK
buffer tran max: [272.8(ps) 227.2(ps)]
sink tran max: [277.4(ps) 230.7(ps)]
inserting inst tx_core/tx_crc/crcpkt1/net7384__I2(CLKBUF1) loc=(1178400 680000) between driver tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate/Y and the input term tx_core/tx_crc/crcpkt1/net7384__L1_I1/A
global skew: 152(ps)
max(R): 1479(ps) tx_core/tx_crc/crcpkt2/data56_d_reg[49]/CLK
min(R): 1327(ps) tx_core/tx_crc/crcpkt2/crcin24_d_reg[6]/CLK
buffer tran max: [272.8(ps) 227.2(ps)]
sink tran max: [277.4(ps) 230.7(ps)]
inserting inst tx_core/tx_crc/crcpkt2/net7359__I3(CLKBUF1) loc=(108800 210000) between driver tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate/Y and the input term tx_core/tx_crc/crcpkt2/net7359__L1_I1/A
global skew: 149(ps)
max(R): 1479(ps) tx_core/tx_crc/crcpkt2/data56_d_reg[49]/CLK
min(R): 1330(ps) tx_core/tx_crc/crcpkt0/crcin64_d_reg[15]/CLK
buffer tran max: [272.8(ps) 227.2(ps)]
sink tran max: [277.4(ps) 230.7(ps)]
inserting inst tx_core/tx_crc/crcpkt0/net7384__I4(CLKBUF1) loc=(1091200 1440000) between driver tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate/Y and the input term tx_core/tx_crc/crcpkt0/net7384__L1_I0/A
global skew: 148(ps)
max(R): 1479(ps) tx_core/tx_crc/crcpkt2/data56_d_reg[49]/CLK
min(R): 1331(ps) tx_core/tx_crc/crcpkt1/crcin64_d_reg[4]/CLK
buffer tran max: [272.8(ps) 227.2(ps)]
sink tran max: [277.4(ps) 230.7(ps)]
inserting inst tx_core/tx_crc/crcpkt1/net7384__I5(CLKBUF1) loc=(1171200 680000) between driver tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate/Y and the input term tx_core/tx_crc/crcpkt1/net7384__L1_I0/A
global skew: 145.1(ps)
max(R): 1479(ps) tx_core/tx_crc/crcpkt2/data56_d_reg[49]/CLK
min(R): 1333.9(ps) tx_core/tx_crc/crcpkt2/crcin24_d_reg[0]/CLK
buffer tran max: [272.8(ps) 227.2(ps)]
sink tran max: [277.4(ps) 230.7(ps)]
inserting inst tx_core/tx_crc/crcpkt2/net7359__I6(CLKBUF1) loc=(116000 210000) between driver tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate/Y and the input term tx_core/tx_crc/crcpkt2/net7359__L1_I0/A
global skew: 144.7(ps)
max(R): 1479(ps) tx_core/tx_crc/crcpkt2/data56_d_reg[49]/CLK
min(R): 1334.3(ps) tx_core/tx_crc/crcpkt2/crcin48_d_reg[22]/CLK
buffer tran max: [272.8(ps) 227.2(ps)]
sink tran max: [277.4(ps) 230.7(ps)]
*** ckiInputTermCanInsertBuffer find sync pin tx_core/tx_crc/crcpkt2/crcin48_d_reg[22]/CLK
attaching a dummy cell net7374__I7(CLKBUF1) loc=(534400 570000) at the net tx_core/tx_crc/crcpkt2/net7374 around the input term tx_core/tx_crc/crcpkt2/net7374__L1_I0/A
global skew: 143.8(ps)
max(R): 1479(ps) tx_core/tx_crc/crcpkt2/data56_d_reg[49]/CLK
min(R): 1335.2(ps) tx_core/tx_crc/crcpkt2/data32_d_reg[19]/CLK
buffer tran max: [272.8(ps) 227.2(ps)]
sink tran max: [277.4(ps) 230.7(ps)]
inserting inst tx_core/tx_crc/crcpkt2/net7329__I8(CLKBUF1) loc=(402400 130000) between driver tx_core/tx_crc/crcpkt2/net7329__L1_I0/Y and the input term tx_core/tx_crc/crcpkt2/net7329__L2_I0/A
global skew: 142(ps)
max(R): 1479(ps) tx_core/tx_crc/crcpkt2/data32_d_reg[11]/CLK
min(R): 1337(ps) tx_core/tx_crc/crcpkt1/crcin24_d_reg[22]/CLK
buffer tran max: [272.8(ps) 227.2(ps)]
sink tran max: [277.4(ps) 230.7(ps)]
*** ckiInputTermCanInsertBuffer find sync pin tx_core/tx_crc/crcpkt1/crcin24_d_reg[22]/CLK
attaching a dummy cell net7359__I9(CLKBUF1) loc=(1201600 420000) at the net tx_core/tx_crc/crcpkt1/net7359 around the input term tx_core/tx_crc/crcpkt1/net7359__L1_I1/A
global skew: 139.5(ps)
max(R): 1479(ps) tx_core/tx_crc/crcpkt2/data32_d_reg[11]/CLK
min(R): 1339.5(ps) tx_core/axi_master/pkt2_fifo/depth_left_reg[5]/CLK
buffer tran max: [272.8(ps) 227.2(ps)]
sink tran max: [277.4(ps) 230.7(ps)]
*** ckiInputTermCanInsertBuffer find sync pin tx_core/axi_master/pkt2_fifo/depth_left_reg[5]/CLK
attaching a dummy cell FECTS_clks_clk___I10(CLKBUF1) loc=(312000 1150000) at the net FECTS_clks_clk___L4_N6 around the input term FECTS_clks_clk___L5_I30/A
global skew: 138.7(ps)
max(R): 1479(ps) tx_core/tx_crc/crcpkt2/data32_d_reg[11]/CLK
min(R): 1340.3(ps) tx_core/tx_crc/crcpkt2/data32_d_reg[23]/CLK
buffer tran max: [272.8(ps) 227.2(ps)]
sink tran max: [277.4(ps) 230.7(ps)]
*** ckiInputTermCanInsertBuffer find sync pin tx_core/tx_crc/crcpkt2/data32_d_reg[23]/CLK
attaching a dummy cell net7329__I11(CLKBUF1) loc=(412800 70000) at the net tx_core/tx_crc/crcpkt2/net7329__L2_N1 around the input term tx_core/tx_crc/crcpkt2/data32_d_reg[23]/CLK
global skew: 138.1(ps)
max(R): 1479(ps) tx_core/tx_crc/crcpkt2/data32_d_reg[11]/CLK
min(F): 1340.9(ps) tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/latch/CLK
buffer tran max: [272.8(ps) 227.2(ps)]
sink tran max: [277.4(ps) 230.7(ps)]
attaching a dummy cell FECTS_clks_clk___I12(CLKBUF1) loc=(1191200 1390000) at the net FECTS_clks_clk___L5_N26 around the input term tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/U2/A
global skew: 137.7(ps)
max(R): 1479(ps) tx_core/tx_crc/crcpkt2/data32_d_reg[11]/CLK
min(R): 1341.3(ps) tx_core/tx_crc/crcpkt0/data16_d_reg[13]/CLK
buffer tran max: [272.8(ps) 227.2(ps)]
sink tran max: [277.4(ps) 230.7(ps)]
*** ckiInputTermCanInsertBuffer find sync pin tx_core/tx_crc/crcpkt0/data16_d_reg[13]/CLK
attaching a dummy cell net7324__I13(CLKBUF1) loc=(1570400 1400000) at the net tx_core/tx_crc/crcpkt0/net7324 around the input term tx_core/tx_crc/crcpkt0/net7324__L1_I0/A
global skew: 137.5(ps)
max(R): 1479(ps) tx_core/tx_crc/crcpkt2/data32_d_reg[11]/CLK
min(R): 1341.5(ps) tx_core/axi_master/link_addr_1_fifo/depth_left_reg[1]/CLK
buffer tran max: [272.8(ps) 227.2(ps)]
sink tran max: [277.4(ps) 230.7(ps)]
*** ckiInputTermCanInsertBuffer find sync pin tx_core/axi_master/link_addr_1_fifo/depth_left_reg[1]/CLK
attaching a dummy cell FECTS_clks_clk___I14(CLKBUF1) loc=(785600 1280000) at the net FECTS_clks_clk___L4_N8 around the input term FECTS_clks_clk___L5_I39/A
global skew: 133.1(ps)
max(R): 1479(ps) tx_core/tx_crc/crcpkt2/data32_d_reg[11]/CLK
min(R): 1345.9(ps) tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][2]/CLK
buffer tran max: [272.8(ps) 227.2(ps)]
sink tran max: [277.4(ps) 230.7(ps)]
*** ckiInputTermCanInsertBuffer find sync pin tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][2]/CLK
attaching a dummy cell FECTS_clks_clk___I15(CLKBUF1) loc=(588800 1320000) at the net FECTS_clks_clk___L3_N1 around the input term tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate/B
Inserted dummy cell (CLKBUF1): tx_core/tx_crc/crcpkt2/net7374__I7
Inserted cell (CLKBUF1): tx_core/tx_crc/crcpkt1/net7384__I2
Inserted cell (CLKBUF1): tx_core/tx_crc/crcpkt0/net7384__I0
Inserted cell (CLKBUF1): tx_core/tx_crc/crcpkt2/net7359__I3
Inserted cell (CLKBUF1): tx_core/tx_crc/crcpkt1/net7384__I5
Inserted cell (CLKBUF1): tx_core/tx_crc/crcpkt2/net7359__I6
Inserted cell (CLKBUF1): tx_core/tx_crc/crcpkt2/net7329__I8
Inserted dummy cell (CLKBUF1): tx_core/tx_crc/crcpkt1/net7359__I9
Inserted dummy cell (CLKBUF1): FECTS_clks_clk___I10
Inserted dummy cell (CLKBUF1): tx_core/tx_crc/crcpkt2/net7329__I11
Inserted dummy cell (CLKBUF1): tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/FECTS_clks_clk___I12
Inserted dummy cell (CLKBUF1): tx_core/tx_crc/crcpkt0/net7324__I13
Inserted dummy cell (CLKBUF1): FECTS_clks_clk___I14
Inserted dummy cell (CLKBUF1): tx_core/axi_master/clk_gate_haddr0_d_reg/FECTS_clks_clk___I15
Inserted cell (CLKBUF1): tx_core/tx_crc/crcpkt2/net7329__I1
Inserted cell (CLKBUF1): tx_core/tx_crc/crcpkt0/net7384__I4
resized 0 standard cell(s).
inserted 16 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:02.6 real=0:00:03.0 mem=368.5M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:02.6 real=0:00:03.0 mem=368.5M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.7, Real Time = 0:00:01.0
move report: preRPlace moves 97 insts, mean move: 5.69 um, max move: 17.20 um
	max move on inst (tx_core/tx_crc/crcpkt2/U810): (423.20, 150.00) --> (430.40, 140.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 97 insts, mean move: 5.69 um, max move: 17.20 um
	max move on inst (tx_core/tx_crc/crcpkt2/U810): (423.20, 150.00) --> (430.40, 140.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        17.20 um
  inst (tx_core/tx_crc/crcpkt2/U810) with max move: (423.2, 150) -> (430.4, 140)
  mean    (X+Y) =         5.69 um
Total instances moved : 97
*** cpu=0:00:00.7   mem=368.5M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.8  MEM: 368.520M)

globalDetailRoute

#Start globalDetailRoute on Thu Nov  3 16:39:03 2016
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN A at (589.450 1326.350) on metal1 for NET FECTS_clks_clk___L3_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (319.850 1153.650) on metal1 for NET FECTS_clks_clk___L4_N6. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (779.050 1286.350) on metal1 for NET FECTS_clks_clk___L4_N8. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1191.850 1393.650) on metal1 for NET FECTS_clks_clk___L5_N26. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (325.600 1155.000) on metal1 for NET FECTS_clks_clk___L5_N30. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1578.250 1406.350) on metal1 for NET tx_core\/tx_crc\/crcpkt0/net7324. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1584.000 1405.000) on metal1 for NET tx_core\/tx_crc\/crcpkt0/net7324__L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1086.250 1446.350) on metal1 for NET tx_core\/tx_crc\/crcpkt0/net7384. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1100.650 1446.350) on metal1 for NET tx_core\/tx_crc\/crcpkt0/net7384. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1099.200 1445.000) on metal1 for NET tx_core\/tx_crc\/crcpkt0/net7384__L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1113.600 1445.000) on metal1 for NET tx_core\/tx_crc\/crcpkt0/net7384__L1_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1203.850 426.350) on metal1 for NET tx_core\/tx_crc\/crcpkt1/net7359. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1187.850 426.350) on metal1 for NET tx_core\/tx_crc\/crcpkt1/net7359. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1196.650 426.350) on metal1 for NET tx_core\/tx_crc\/crcpkt1/net7359. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1193.600 425.000) on metal1 for NET tx_core\/tx_crc\/crcpkt1/net7359__L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1209.600 425.000) on metal1 for NET tx_core\/tx_crc\/crcpkt1/net7359__L1_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1186.250 686.350) on metal1 for NET tx_core\/tx_crc\/crcpkt1/net7384. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1184.800 685.000) on metal1 for NET tx_core\/tx_crc\/crcpkt1/net7384__L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1199.200 685.000) on metal1 for NET tx_core\/tx_crc\/crcpkt1/net7384__L1_N1. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN A at (403.050 146.350) on metal1 for NET tx_core\/tx_crc\/crcpkt2/net7329__L1_N0. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#22 routed nets are extracted.
#    22 (0.09%) extracted nets are partially routed.
#566 routed nets are imported.
#20712 (88.72%) nets are without wires.
#2046 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 23346.
#Number of eco nets is 22
#
#Start data preparation...
#
#Data preparation is done on Thu Nov  3 16:39:03 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Nov  3 16:39:04 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       29583      63.55%
#  Metal 2        V       29583      19.07%
#  Metal 3        H       29583       0.00%
#  Metal 4        V       29583       0.00%
#  Metal 5        H       29583       0.00%
#  Metal 6        V       29583       0.00%
#  ------------------------------------------
#  Total                 177498      13.77%
#
#  596 nets (2.55%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 369.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 369.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 369.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 369.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      5(0.03%)   (0.03%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      5(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 207178 um.
#Total half perimeter of net bounding box = 163865 um.
#Total wire length on LAYER metal1 = 377 um.
#Total wire length on LAYER metal2 = 1753 um.
#Total wire length on LAYER metal3 = 100615 um.
#Total wire length on LAYER metal4 = 104428 um.
#Total wire length on LAYER metal5 = 5 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 15804
#Up-Via Summary (total 15804):
#           
#-----------------------
#  Metal 1         4785
#  Metal 2         4654
#  Metal 3         6359
#  Metal 4            6
#-----------------------
#                 15804 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.00 (Mb)
#Total memory = 369.00 (Mb)
#Peak memory = 397.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 16.1% of the total area was rechecked for DRC, and 1.8% required routing.
#    number of violations = 0
#0.8% of the total area is being checked for drcs
#0.8% of the total area was checked
#    number of violations = 2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 372.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 372.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 207198 um.
#Total half perimeter of net bounding box = 163865 um.
#Total wire length on LAYER metal1 = 374 um.
#Total wire length on LAYER metal2 = 1759 um.
#Total wire length on LAYER metal3 = 100595 um.
#Total wire length on LAYER metal4 = 104465 um.
#Total wire length on LAYER metal5 = 5 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 15822
#Up-Via Summary (total 15822):
#           
#-----------------------
#  Metal 1         4788
#  Metal 2         4658
#  Metal 3         6370
#  Metal 4            6
#-----------------------
#                 15822 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 369.00 (Mb)
#Peak memory = 397.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 1.00 (Mb)
#Total memory = 369.00 (Mb)
#Peak memory = 397.00 (Mb)
#Number of warnings = 28
#Total number of warnings = 56
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Nov  3 16:39:06 2016
#
*** Re-Route Steiner Clock Tree/Signal Net (cpu=0:00:02.9 mem=369.2M) ***
*** Look For Un-Routed Clock Tree Net ***

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 169
Nr. of Sinks                   : 3650
Nr. of Buffer                  : 435
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt2/crcin24_d_reg[3]/CLK 1480.5(ps)
Min trig. edge delay at sink(R): tx_core/axi_master/pfifo_frag_cnt_1_d_reg[2]/CLK 1347.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1347.5~1506.8(ps)      0~10(ps)            
Fall Phase Delay               : 1363.3~1546.6(ps)      0~10(ps)            
Trig. Edge Skew                : 133(ps)                132(ps)             
Rise Skew                      : 159.3(ps)              
Fall Skew                      : 183.3(ps)              
Max. Rise Buffer Tran.         : 272.8(ps)              200(ps)             
Max. Fall Buffer Tran.         : 227.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 277.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 230.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 19.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20(ps)                 0(ps)               
Min. Rise Sink Tran.           : 53.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 44.9(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.1)



*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 169
Nr. of Sinks                   : 3650
Nr. of Buffer                  : 435
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt2/crcin24_d_reg[3]/CLK 1480.5(ps)
Min trig. edge delay at sink(R): tx_core/axi_master/pfifo_frag_cnt_1_d_reg[2]/CLK 1347.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1347.5~1506.8(ps)      0~10(ps)            
Fall Phase Delay               : 1363.3~1546.6(ps)      0~10(ps)            
Trig. Edge Skew                : 133(ps)                132(ps)             
Rise Skew                      : 159.3(ps)              
Fall Skew                      : 183.3(ps)              
Max. Rise Buffer Tran.         : 272.8(ps)              200(ps)             
Max. Fall Buffer Tran.         : 227.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 277.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 230.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 19.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20(ps)                 0(ps)               
Min. Rise Sink Tran.           : 53.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 44.9(ps)               0(ps)               


Clock clks.clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide eth_core.rguide ....
Clock Analysis (CPU Time 0:00:00.1)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:45.6, real=0:00:47.0, mem=369.2M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
*** Starting trialRoute (mem=369.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 596
There are 596 nets with 1 extra space.
routingBox: (0 0) (1690000 1670000)
coreBox:    (40000 40000) (1650000 1630000)
There are 596 prerouted nets with extraSpace.
Number of multi-gpin terms=6039, multi-gpins=17600, moved blk term=0/0

Phase 1a route (0:00:00.1 369.2M):
Est net length = 1.802e+06um = 8.420e+05H + 9.602e+05V
Usage: (23.1%H 25.1%V) = (1.282e+06um 1.953e+06um) = (318096 195284)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 204 = 2 (0.00% H) + 203 (0.29% V)

Phase 1b route (0:00:00.1 369.2M):
Usage: (23.1%H 25.1%V) = (1.279e+06um 1.953e+06um) = (317469 195283)
Overflow: 186 = 2 (0.00% H) + 184 (0.27% V)

Phase 1c route (0:00:00.1 369.2M):
Usage: (23.0%H 25.1%V) = (1.277e+06um 1.953e+06um) = (316998 195294)
Overflow: 160 = 1 (0.00% H) + 159 (0.23% V)

Phase 1d route (0:00:00.1 369.2M):
Usage: (23.0%H 25.1%V) = (1.277e+06um 1.953e+06um) = (317008 195300)
Overflow: 145 = 1 (0.00% H) + 144 (0.21% V)

Phase 1e route (0:00:00.1 369.2M):
Usage: (23.0%H 25.1%V) = (1.278e+06um 1.954e+06um) = (317093 195361)
Overflow: 48 = 0 (0.00% H) + 48 (0.07% V)

Phase 1f route (0:00:00.1 369.2M):
Usage: (23.0%H 25.1%V) = (1.278e+06um 1.954e+06um) = (317123 195382)
Overflow: 33 = 0 (0.00% H) + 33 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	3	 0.00%
 -2:	0	 0.00%	7	 0.01%
 -1:	0	 0.00%	16	 0.02%
--------------------------------------
  0:	1	 0.00%	197	 0.29%
  1:	4	 0.01%	498	 0.72%
  2:	22	 0.03%	1036	 1.51%
  3:	40	 0.06%	2105	 3.06%
  4:	97	 0.14%	3979	 5.78%
  5:	168	 0.24%	4611	 6.70%
  6:	326	 0.47%	4895	 7.11%
  7:	577	 0.84%	5311	 7.72%
  8:	923	 1.34%	14362	20.87%
  9:	1511	 2.20%	9708	14.11%
 10:	2133	 3.10%	5110	 7.43%
 11:	3125	 4.54%	5012	 7.28%
 12:	4356	 6.33%	3999	 5.81%
 13:	5665	 8.23%	4588	 6.67%
 14:	6694	 9.73%	1650	 2.40%
 15:	7680	11.16%	365	 0.53%
 16:	7733	11.24%	507	 0.74%
 17:	7250	10.54%	498	 0.72%
 18:	6710	 9.75%	328	 0.48%
 19:	5100	 7.41%	3	 0.00%
 20:	8689	12.63%	15	 0.02%


Global route (cpu=0.4s real=0.0s 369.2M)
Phase 1l route (0:00:00.4 369.2M):
There are 596 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (23.8%H 26.4%V) = (1.319e+06um 2.055e+06um) = (327268 205498)
Overflow: 76 = 0 (0.00% H) + 76 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	3	 0.00%
 -2:	0	 0.00%	12	 0.02%
 -1:	0	 0.00%	52	 0.08%
--------------------------------------
  0:	4	 0.01%	306	 0.44%
  1:	12	 0.02%	768	 1.12%
  2:	25	 0.04%	1508	 2.19%
  3:	50	 0.07%	2789	 4.05%
  4:	116	 0.17%	4017	 5.84%
  5:	206	 0.30%	4450	 6.47%
  6:	365	 0.53%	4710	 6.85%
  7:	675	 0.98%	4972	 7.23%
  8:	1052	 1.53%	14055	20.43%
  9:	1663	 2.42%	9543	13.87%
 10:	2341	 3.40%	4931	 7.17%
 11:	3372	 4.90%	4864	 7.07%
 12:	4598	 6.68%	4004	 5.82%
 13:	5778	 8.40%	4506	 6.55%
 14:	6666	 9.69%	1606	 2.33%
 15:	7608	11.06%	415	 0.60%
 16:	7446	10.82%	473	 0.69%
 17:	6962	10.12%	473	 0.69%
 18:	6381	 9.27%	328	 0.48%
 19:	4967	 7.22%	3	 0.00%
 20:	8517	12.38%	15	 0.02%



*** Completed Phase 1 route (0:00:01.0 369.2M) ***


Total length: 2.082e+06um, number of vias: 155103
M1(H) length: 3.745e+02um, number of vias: 67200
M2(V) length: 3.626e+05um, number of vias: 59346
M3(H) length: 8.251e+05um, number of vias: 25840
M4(V) length: 6.944e+05um, number of vias: 1933
M5(H) length: 1.216e+05um, number of vias: 784
M6(V) length: 7.764e+04um
*** Completed Phase 2 route (0:00:00.6 369.2M) ***

*** Finished all Phases (cpu=0:00:01.7 mem=369.2M) ***
Peak Memory Usage was 373.2M 
*** Finished trialRoute (cpu=0:00:01.8 mem=369.2M) ***

Extraction called for design 'eth_core' of instances=20676 and nets=23346 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 369.176M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -19.178 | -19.178 | -17.613 | -2.516  | -2.325  | -0.672  |
|           TNS (ns):| -7573.1 | -6773.0 | -6358.0 |-382.951 |-201.833 | -26.890 |
|    Violating Paths:|  1627   |  1184   |  1017   |   295   |   183   |   62    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     50 (50)      |   -4.155   |     50 (50)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.609%
Routing Overflow: 0.00% H and 0.11% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 5.19 sec
Total Real time: 5.0 sec
Total Memory Usage: 374.9375 Mbytes
<CMD> trialRoute -maxRouteLayer 6
*** Starting trialRoute (mem=374.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 6 -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 596
There are 596 nets with 1 extra space.
routingBox: (0 0) (1690000 1670000)
coreBox:    (40000 40000) (1650000 1630000)
There are 596 prerouted nets with extraSpace.
Number of multi-gpin terms=6039, multi-gpins=17600, moved blk term=0/0

Phase 1a route (0:00:00.2 379.6M):
Est net length = 1.802e+06um = 8.420e+05H + 9.602e+05V
Usage: (23.1%H 25.1%V) = (1.282e+06um 1.953e+06um) = (318096 195284)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 204 = 2 (0.00% H) + 203 (0.29% V)

Phase 1b route (0:00:00.1 380.9M):
Usage: (23.1%H 25.1%V) = (1.279e+06um 1.953e+06um) = (317469 195283)
Overflow: 186 = 2 (0.00% H) + 184 (0.27% V)

Phase 1c route (0:00:00.1 381.0M):
Usage: (23.0%H 25.1%V) = (1.277e+06um 1.953e+06um) = (316998 195294)
Overflow: 160 = 1 (0.00% H) + 159 (0.23% V)

Phase 1d route (0:00:00.1 381.0M):
Usage: (23.0%H 25.1%V) = (1.277e+06um 1.953e+06um) = (317008 195300)
Overflow: 145 = 1 (0.00% H) + 144 (0.21% V)

Phase 1e route (0:00:00.0 381.7M):
Usage: (23.0%H 25.1%V) = (1.278e+06um 1.954e+06um) = (317093 195361)
Overflow: 48 = 0 (0.00% H) + 48 (0.07% V)

Phase 1f route (0:00:00.1 381.7M):
Usage: (23.0%H 25.1%V) = (1.278e+06um 1.954e+06um) = (317123 195382)
Overflow: 33 = 0 (0.00% H) + 33 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	3	 0.00%
 -2:	0	 0.00%	7	 0.01%
 -1:	0	 0.00%	16	 0.02%
--------------------------------------
  0:	1	 0.00%	197	 0.29%
  1:	4	 0.01%	498	 0.72%
  2:	22	 0.03%	1036	 1.51%
  3:	40	 0.06%	2105	 3.06%
  4:	97	 0.14%	3979	 5.78%
  5:	168	 0.24%	4611	 6.70%
  6:	326	 0.47%	4895	 7.11%
  7:	577	 0.84%	5311	 7.72%
  8:	923	 1.34%	14362	20.87%
  9:	1511	 2.20%	9708	14.11%
 10:	2133	 3.10%	5110	 7.43%
 11:	3125	 4.54%	5012	 7.28%
 12:	4356	 6.33%	3999	 5.81%
 13:	5665	 8.23%	4588	 6.67%
 14:	6694	 9.73%	1650	 2.40%
 15:	7680	11.16%	365	 0.53%
 16:	7733	11.24%	507	 0.74%
 17:	7250	10.54%	498	 0.72%
 18:	6710	 9.75%	328	 0.48%
 19:	5100	 7.41%	3	 0.00%
 20:	8689	12.63%	15	 0.02%


Global route (cpu=0.5s real=0.0s 380.4M)
Phase 1l route (0:00:00.6 378.6M):
There are 596 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (23.8%H 26.4%V) = (1.319e+06um 2.055e+06um) = (327268 205498)
Overflow: 76 = 0 (0.00% H) + 76 (0.11% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	3	 0.00%
 -2:	0	 0.00%	12	 0.02%
 -1:	0	 0.00%	52	 0.08%
--------------------------------------
  0:	4	 0.01%	306	 0.44%
  1:	12	 0.02%	768	 1.12%
  2:	25	 0.04%	1508	 2.19%
  3:	50	 0.07%	2789	 4.05%
  4:	116	 0.17%	4017	 5.84%
  5:	206	 0.30%	4450	 6.47%
  6:	365	 0.53%	4710	 6.85%
  7:	675	 0.98%	4972	 7.23%
  8:	1052	 1.53%	14055	20.43%
  9:	1663	 2.42%	9543	13.87%
 10:	2341	 3.40%	4931	 7.17%
 11:	3372	 4.90%	4864	 7.07%
 12:	4598	 6.68%	4004	 5.82%
 13:	5778	 8.40%	4506	 6.55%
 14:	6666	 9.69%	1606	 2.33%
 15:	7608	11.06%	415	 0.60%
 16:	7446	10.82%	473	 0.69%
 17:	6962	10.12%	473	 0.69%
 18:	6381	 9.27%	328	 0.48%
 19:	4967	 7.22%	3	 0.00%
 20:	8517	12.38%	15	 0.02%



*** Completed Phase 1 route (0:00:01.2 375.7M) ***


Total length: 2.082e+06um, number of vias: 155103
M1(H) length: 3.745e+02um, number of vias: 67200
M2(V) length: 3.626e+05um, number of vias: 59346
M3(H) length: 8.251e+05um, number of vias: 25840
M4(V) length: 6.944e+05um, number of vias: 1933
M5(H) length: 1.216e+05um, number of vias: 784
M6(V) length: 7.764e+04um
*** Completed Phase 2 route (0:00:00.7 374.9M) ***

*** Finished all Phases (cpu=0:00:02.0 mem=374.9M) ***
Peak Memory Usage was 384.4M 
*** Finished trialRoute (cpu=0:00:02.2 mem=374.9M) ***

<CMD> setDrawView place
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=369.2M, init mem=369.2M)
*info: Placed = 16423
*info: Unplaced = 0
Placement Density:67.61%(1285680/1901640)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=369.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (596) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=369.2M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Nov  3 16:40:42 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Nov  3 16:40:42 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Nov  3 16:40:42 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       29583      63.55%
#  Metal 2        V       29583      19.07%
#  Metal 3        H       29583       0.00%
#  Metal 4        V       29583       0.00%
#  Metal 5        H       29583       0.00%
#  Metal 6        V       29583       0.00%
#  ------------------------------------------
#  Total                 177498      13.77%
#
#  596 nets (2.55%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 384.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 385.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 402.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 404.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 404.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 405.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   1599(6.66%)    232(0.97%)     61(0.25%)      6(0.02%)   (7.90%)
#   Metal 3     31(0.10%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.10%)
#   Metal 4      1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      3(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 6      9(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#  --------------------------------------------------------------------------
#     Total   1643(1.01%)    232(0.14%)     61(0.04%)      6(0.00%)   (1.20%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 2158523 um.
#Total half perimeter of net bounding box = 1813624 um.
#Total wire length on LAYER metal1 = 638 um.
#Total wire length on LAYER metal2 = 338467 um.
#Total wire length on LAYER metal3 = 715632 um.
#Total wire length on LAYER metal4 = 641814 um.
#Total wire length on LAYER metal5 = 320652 um.
#Total wire length on LAYER metal6 = 141321 um.
#Total number of vias = 132893
#Up-Via Summary (total 132893):
#           
#-----------------------
#  Metal 1        54139
#  Metal 2        47195
#  Metal 3        22929
#  Metal 4         6289
#  Metal 5         2341
#-----------------------
#                132893 
#
#Max overcon = 7 tracks.
#Total overcon = 1.20%.
#Worst layer Gcell overcon rate = 0.10%.
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 5.00 (Mb)
#Total memory = 384.00 (Mb)
#Peak memory = 420.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 94
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 391.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 31
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 391.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 18
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 391.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 2125857 um.
#Total half perimeter of net bounding box = 1813624 um.
#Total wire length on LAYER metal1 = 63261 um.
#Total wire length on LAYER metal2 = 376394 um.
#Total wire length on LAYER metal3 = 648178 um.
#Total wire length on LAYER metal4 = 592726 um.
#Total wire length on LAYER metal5 = 308393 um.
#Total wire length on LAYER metal6 = 136904 um.
#Total number of vias = 163704
#Up-Via Summary (total 163704):
#           
#-----------------------
#  Metal 1        66260
#  Metal 2        60453
#  Metal 3        27242
#  Metal 4         7420
#  Metal 5         2329
#-----------------------
#                163704 
#
#Total number of DRC violations = 16
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 16
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:40
#Elapsed time = 00:00:40
#Increased memory = 0.00 (Mb)
#Total memory = 384.00 (Mb)
#Peak memory = 425.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 16
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 384.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 16
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 384.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:07
#Elapsed time = 00:00:09
#Increased memory = 0.00 (Mb)
#Total memory = 384.00 (Mb)
#Peak memory = 425.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 2125857 um.
#Total half perimeter of net bounding box = 1813624 um.
#Total wire length on LAYER metal1 = 63261 um.
#Total wire length on LAYER metal2 = 376394 um.
#Total wire length on LAYER metal3 = 648178 um.
#Total wire length on LAYER metal4 = 592726 um.
#Total wire length on LAYER metal5 = 308393 um.
#Total wire length on LAYER metal6 = 136904 um.
#Total number of vias = 163704
#Up-Via Summary (total 163704):
#           
#-----------------------
#  Metal 1        66260
#  Metal 2        60453
#  Metal 3        27242
#  Metal 4         7420
#  Metal 5         2329
#-----------------------
#                163704 
#
#Total number of DRC violations = 16
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 16
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:47
#Elapsed time = 00:00:49
#Increased memory = 0.00 (Mb)
#Total memory = 384.00 (Mb)
#Peak memory = 425.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:01
#Elapsed time = 00:01:04
#Increased memory = 15.00 (Mb)
#Total memory = 384.00 (Mb)
#Peak memory = 425.00 (Mb)
#Number of warnings = 27
#Total number of warnings = 83
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Nov  3 16:41:45 2016
#
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Nov  3 16:42:40 2016

Design Name: eth_core
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1690.0000, 1670.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 16:42:40 **** Processed 5000 nets (Total 23346)
**** 16:42:40 **** Processed 10000 nets (Total 23346)
**** 16:42:40 **** Processed 15000 nets (Total 23346)
**** 16:42:40 **** Processed 20000 nets (Total 23346)

VC Elapsed Time: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Nov  3 16:42:40 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.7  MEM: 0.000M)

<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix eth_core_postRoute -outDir timingReports
Extraction called for design 'eth_core' of instances=20676 and nets=23346 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_Lo2ct1_15215.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 384.0M)
Creating parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for storing RC.
Extracted 10.0011% (CPU Time= 0:00:00.2  MEM= 384.0M)
Extracted 20.0014% (CPU Time= 0:00:00.2  MEM= 384.0M)
Extracted 30.0011% (CPU Time= 0:00:00.3  MEM= 384.0M)
Extracted 40.0014% (CPU Time= 0:00:00.4  MEM= 384.0M)
Extracted 50.0011% (CPU Time= 0:00:00.5  MEM= 384.0M)
Extracted 60.0014% (CPU Time= 0:00:00.6  MEM= 384.0M)
Extracted 70.0011% (CPU Time= 0:00:00.7  MEM= 384.0M)
Extracted 80.0014% (CPU Time= 0:00:00.8  MEM= 384.0M)
Extracted 90.0011% (CPU Time= 0:00:00.9  MEM= 384.0M)
Extracted 100% (CPU Time= 0:00:01.0  MEM= 384.0M)
Nr. Extracted Resistors     : 306921
Nr. Extracted Ground Cap.   : 328209
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 384.000M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -21.111 | -21.111 | -19.493 | -2.810  | -2.708  | -0.683  |
|           TNS (ns):| -8756.3 | -7825.2 | -7390.5 |-439.977 |-239.566 | -30.170 |
|    Violating Paths:|  1663   |  1216   |  1022   |   296   |   185   |   66    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     56 (56)      |   -4.403   |     56 (56)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.609%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.6 sec
Total Real time: 5.0 sec
Total Memory Usage: 390.320312 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRouteHold -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'eth_core' of instances=20676 and nets=23346 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_Lo2ct1_15215.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 387.6M)
Creating parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for storing RC.
Extracted 10.0011% (CPU Time= 0:00:00.2  MEM= 387.6M)
Extracted 20.0014% (CPU Time= 0:00:00.2  MEM= 387.6M)
Extracted 30.0011% (CPU Time= 0:00:00.3  MEM= 387.6M)
Extracted 40.0014% (CPU Time= 0:00:00.3  MEM= 387.6M)
Extracted 50.0011% (CPU Time= 0:00:00.5  MEM= 387.6M)
Extracted 60.0014% (CPU Time= 0:00:00.5  MEM= 387.6M)
Extracted 70.0011% (CPU Time= 0:00:00.6  MEM= 387.6M)
Extracted 80.0014% (CPU Time= 0:00:00.7  MEM= 387.6M)
Extracted 90.0011% (CPU Time= 0:00:00.7  MEM= 387.6M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 387.6M)
Nr. Extracted Resistors     : 306921
Nr. Extracted Ground Cap.   : 328209
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:04.0  MEM: 387.570M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.104  | -0.016  | -1.104  |  1.619  |  0.650  |  0.328  |
|           TNS (ns):| -3727.5 | -0.030  | -3727.5 |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|  4580   |    2    |  4578   |    0    |    0    |    0    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 67.609%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.22 sec
Total Real time: 8.0 sec
Total Memory Usage: 391.582031 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 391.6M **
#Created 34 library cell signatures
#Created 23346 NETS and 0 SPECIALNETS signatures
#Created 20677 instance signatures
Begin checking placement ... (start mem=400.6M, init mem=400.6M)
*info: Placed = 16423
*info: Unplaced = 0
Placement Density:67.61%(1285680/1901640)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=400.6M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Deleting the dont_use list
Extraction called for design 'eth_core' of instances=20676 and nets=23346 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_Lo2ct1_15215.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 395.6M)
Creating parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for storing RC.
Extracted 10.0011% (CPU Time= 0:00:00.2  MEM= 395.6M)
Extracted 20.0014% (CPU Time= 0:00:00.2  MEM= 395.6M)
Extracted 30.0011% (CPU Time= 0:00:00.3  MEM= 395.6M)
Extracted 40.0014% (CPU Time= 0:00:00.4  MEM= 395.6M)
Extracted 50.0011% (CPU Time= 0:00:00.4  MEM= 395.6M)
Extracted 60.0014% (CPU Time= 0:00:00.5  MEM= 395.6M)
Extracted 70.0011% (CPU Time= 0:00:00.6  MEM= 395.6M)
Extracted 80.0014% (CPU Time= 0:00:00.7  MEM= 395.6M)
Extracted 90.0011% (CPU Time= 0:00:00.7  MEM= 395.6M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 395.6M)
Nr. Extracted Resistors     : 306921
Nr. Extracted Ground Cap.   : 328209
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:02.0  MEM: 395.570M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.6M, InitMEM = 395.6M)
Number of Loop : 6
Start delay calculation (mem=395.570M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 398.9M)
Closing parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq'. 21300 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.2 real=0:00:01.0 mem=399.051M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 399.1M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -21.111 |
|           TNS (ns):| -8756.3 |
|    Violating Paths:|  1663   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     56 (56)      |   -4.403   |     56 (56)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.609%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 399.1M **
*info: Start fixing DRV (Mem = 399.05M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (399.1M)
*info: 596 clock nets excluded
*info: 2 special nets excluded.
*info: 1983 no-driver nets excluded.
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.676090
Start fixing design rules ... (0:00:00.2 399.1M)
Topological Sorting (CPU = 0:00:00.0, MEM = 399.0M, InitMEM = 399.0M)
Number of Loop : 6
Done fixing design rule (0:00:12.2 401.0M)

Summary:
74 buffers added on 74 nets (with 0 driver resized)

Density after buffering = 0.677344
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.7, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.7   mem=401.0M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:13.0 401.0M)

End  of fixDrcViolation iteration 1.
*** Starting dpFixDRCViolation (401.0M)
*info: 596 clock nets excluded
*info: 2 special nets excluded.
*info: 1983 no-driver nets excluded.
Start fixing design rules ... (0:00:00.2 401.0M)
Done fixing design rule (0:00:00.4 401.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.677344
*** Completed dpFixDRCViolation (0:00:00.4 401.0M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:14, Mem = 401.00M).

------------------------------------------------------------
     Summary (cpu=0.23min real=0.23min mem=401.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.353  |
|           TNS (ns):| -2721.8 |
|    Violating Paths:|  1455   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.734%
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 401.0M **
*** Timing NOT met, worst failing slack is -4.353
*** Check timing (0:00:00.1)
*** Timing NOT met, worst failing slack is -4.353
*** Check timing (0:00:00.0)
Info: 596 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=401.0M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 67.734%
total 20897 net, 56 ipo_ignored
total 63831 term, 0 ipo_ignored
total 17100 comb inst, 603 fixed, 0 dont_touch, 0 no_footp
total 3650 seq inst, 3650 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -4.353ns, TNS = -2693.736ns (cpu=0:00:00.6 mem=405.8M)

Iter 0 ...

Collected 11834 nets for fixing
Evaluate 807(74) resize, Select 24 cand. (cpu=0:00:02.2 mem=406.0M)

Commit 5 cand, 4 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.2 mem=406.0M)

Calc. DC (cpu=0:00:02.2 mem=406.0M) ***

Estimated WNS = -4.346ns, TNS = -2690.074ns (cpu=0:00:02.5 mem=406.0M)

Iter 1 ...

Collected 11834 nets for fixing
Evaluate 807(69) resize, Select 15 cand. (cpu=0:00:04.1 mem=406.0M)

Commit 4 cand, 2 upSize, 2 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.1 mem=406.0M)

Calc. DC (cpu=0:00:04.2 mem=406.0M) ***

Estimated WNS = -4.301ns, TNS = -2698.907ns (cpu=0:00:04.4 mem=406.0M)

Iter 2 ...

Collected 11833 nets for fixing
Evaluate 807(65) resize, Select 18 cand. (cpu=0:00:06.0 mem=406.0M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.0 mem=406.0M)

Calc. DC (cpu=0:00:06.0 mem=406.0M) ***

Estimated WNS = -4.301ns, TNS = -2698.907ns (cpu=0:00:06.2 mem=406.0M)

Calc. DC (cpu=0:00:06.2 mem=406.0M) ***
*summary:      9 instances changed cell type
density after = 67.739%

*** Finish Post Route Setup Fixing (cpu=0:00:06.2 mem=405.9M) ***

Info: 596 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=405.9M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 67.739%
total 20897 net, 56 ipo_ignored
total 63831 term, 0 ipo_ignored
total 17100 comb inst, 603 fixed, 0 dont_touch, 0 no_footp
total 3650 seq inst, 3650 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -4.301ns, TNS = -2698.622ns (cpu=0:00:00.4 mem=406.2M)

Iter 0 ...

Collected 11833 nets for fixing
Evaluate 807(65) resize, Select 18 cand. (cpu=0:00:02.0 mem=406.4M)
Evaluate 21(1269) addBuf, Select 10 cand. (cpu=0:00:12.4 mem=406.6M)
Evaluate 3(3) delBuf, Select 0 cand. (cpu=0:00:12.4 mem=406.6M)

Commit 4 cand, 0 upSize, 0 downSize, 0 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:12.4 mem=406.6M)

Calc. DC (cpu=0:00:12.5 mem=406.6M) ***

Estimated WNS = -4.103ns, TNS = -2487.517ns (cpu=0:00:12.7 mem=406.6M)

Iter 1 ...

Collected 11828 nets for fixing
Evaluate 789(85) resize, Select 16 cand. (cpu=0:00:14.3 mem=406.6M)
Evaluate 21(657) addBuf, Select 13 cand. (cpu=0:00:18.7 mem=406.7M)
Evaluate 6(6) delBuf, Select 0 cand. (cpu=0:00:18.7 mem=406.7M)

Commit 11 cand, 1 upSize, 2 downSize, 4 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:18.8 mem=406.7M)

Calc. DC (cpu=0:00:18.9 mem=406.7M) ***

Estimated WNS = -3.966ns, TNS = -2400.173ns (cpu=0:00:19.1 mem=406.7M)

Iter 2 ...

Collected 11826 nets for fixing
Evaluate 828(76) resize, Select 21 cand. (cpu=0:00:20.6 mem=406.7M)
Evaluate 23(1144) addBuf, Select 11 cand. (cpu=0:00:29.8 mem=406.9M)
Evaluate 10(10) delBuf, Select 2 cand. (cpu=0:00:29.9 mem=406.9M)

Commit 4 cand, 0 upSize, 1 downSize, 0 sameSize, 2 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:29.9 mem=406.9M)

Calc. DC (cpu=0:00:29.9 mem=406.8M) ***

Estimated WNS = -3.703ns, TNS = -2244.185ns (cpu=0:00:30.2 mem=406.8M)

Iter 3 ...

Collected 11823 nets for fixing
Evaluate 799(80) resize, Select 17 cand. (cpu=0:00:31.7 mem=406.8M)
Evaluate 21(599) addBuf, Select 12 cand. (cpu=0:00:35.5 mem=406.9M)
Evaluate 10(10) delBuf, Select 0 cand. (cpu=0:00:35.5 mem=406.9M)

Commit 8 cand, 0 upSize, 2 downSize, 2 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:35.5 mem=406.9M)

Calc. DC (cpu=0:00:35.6 mem=407.0M) ***

Estimated WNS = -3.522ns, TNS = -2098.184ns (cpu=0:00:35.9 mem=407.0M)

Iter 4 ...

Collected 11831 nets for fixing
Evaluate 788(93) resize, Select 22 cand. (cpu=0:00:37.3 mem=407.0M)
Evaluate 21(1127) addBuf, Select 10 cand. (cpu=0:00:46.9 mem=407.1M)
Evaluate 12(12) delBuf, Select 1 cand. (cpu=0:00:47.0 mem=407.1M)

Commit 5 cand, 1 upSize, 0 downSize, 0 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:47.0 mem=407.1M)

Calc. DC (cpu=0:00:47.0 mem=407.0M) ***

Estimated WNS = -3.215ns, TNS = -2031.813ns (cpu=0:00:47.3 mem=407.0M)

Iter 5 ...

Collected 11829 nets for fixing
Evaluate 787(67) resize, Select 11 cand. (cpu=0:00:48.6 mem=407.1M)
Evaluate 21(541) addBuf, Select 7 cand. (cpu=0:00:53.2 mem=407.2M)
Evaluate 14(14) delBuf, Select 0 cand. (cpu=0:00:53.3 mem=407.2M)

Commit 5 cand, 1 upSize, 0 downSize, 1 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:53.3 mem=407.2M)

Calc. DC (cpu=0:00:53.4 mem=407.2M) ***

Estimated WNS = -3.148ns, TNS = -1977.436ns (cpu=0:00:53.6 mem=407.2M)

Iter 6 ...

Collected 11835 nets for fixing
Evaluate 793(85) resize, Select 19 cand. (cpu=0:00:54.9 mem=407.2M)
Evaluate 22(1041) addBuf, Select 7 cand. (cpu=0:01:03 mem=407.3M)
Evaluate 16(16) delBuf, Select 0 cand. (cpu=0:01:03 mem=407.3M)

Commit 4 cand, 0 upSize, 0 downSize, 1 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:03 mem=407.3M)

Calc. DC (cpu=0:01:03 mem=407.3M) ***

Estimated WNS = -3.092ns, TNS = -1929.985ns (cpu=0:01:03 mem=407.3M)

Iter 7 ...

Collected 11831 nets for fixing
Evaluate 753(95) resize, Select 16 cand. (cpu=0:01:04 mem=407.3M)
Evaluate 21(532) addBuf, Select 7 cand. (cpu=0:01:08 mem=407.4M)
Evaluate 18(18) delBuf, Select 0 cand. (cpu=0:01:08 mem=407.4M)

Commit 6 cand, 0 upSize, 3 downSize, 0 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:08 mem=407.4M)

Calc. DC (cpu=0:01:08 mem=407.4M) ***

Estimated WNS = -2.924ns, TNS = -1854.087ns (cpu=0:01:08 mem=407.4M)

Iter 8 ...

Collected 11830 nets for fixing
Evaluate 770(87) resize, Select 17 cand. (cpu=0:01:09 mem=407.5M)
Evaluate 22(986) addBuf, Select 5 cand. (cpu=0:01:17 mem=407.6M)
Evaluate 21(21) delBuf, Select 0 cand. (cpu=0:01:17 mem=407.6M)

Commit 3 cand, 0 upSize, 1 downSize, 1 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:17 mem=407.6M)

Calc. DC (cpu=0:01:17 mem=407.4M) ***

Estimated WNS = -2.757ns, TNS = -1824.205ns (cpu=0:01:18 mem=407.4M)

Iter 9 ...

Collected 11831 nets for fixing
Evaluate 750(89) resize, Select 14 cand. (cpu=0:01:19 mem=407.5M)
Evaluate 21(483) addBuf, Select 5 cand. (cpu=0:01:23 mem=407.6M)
Evaluate 22(22) delBuf, Select 0 cand. (cpu=0:01:23 mem=407.6M)

Commit 4 cand, 0 upSize, 2 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:23 mem=407.6M)

Calc. DC (cpu=0:01:23 mem=407.4M) ***

Estimated WNS = -2.748ns, TNS = -1792.967ns (cpu=0:01:23 mem=407.4M)

Iter 10 ...

Collected 11832 nets for fixing
Evaluate 755(82) resize, Select 16 cand. (cpu=0:01:24 mem=407.5M)
Evaluate 21(1030) addBuf, Select 7 cand. (cpu=0:01:30 mem=407.6M)
Evaluate 24(24) delBuf, Select 1 cand. (cpu=0:01:31 mem=407.6M)

Commit 4 cand, 0 upSize, 1 downSize, 0 sameSize, 2 addBuf, 1 delBuf, 0 pinSwap (cpu=0:01:31 mem=407.6M)

Calc. DC (cpu=0:01:31 mem=407.6M) ***

Estimated WNS = -2.583ns, TNS = -1744.013ns (cpu=0:01:31 mem=407.6M)

Iter 11 ...

Collected 11833 nets for fixing
Evaluate 760(77) resize, Select 11 cand. (cpu=0:01:32 mem=407.6M)
Evaluate 22(441) addBuf, Select 5 cand. (cpu=0:01:35 mem=407.7M)
Evaluate 28(28) delBuf, Select 1 cand. (cpu=0:01:35 mem=407.7M)

Commit 4 cand, 0 upSize, 1 downSize, 0 sameSize, 2 addBuf, 1 delBuf, 0 pinSwap (cpu=0:01:35 mem=407.7M)

Calc. DC (cpu=0:01:35 mem=407.7M) ***

Estimated WNS = -2.548ns, TNS = -1718.390ns (cpu=0:01:36 mem=407.7M)

Iter 12 ...

Collected 11826 nets for fixing
Evaluate 751(87) resize, Select 20 cand. (cpu=0:01:37 mem=407.7M)
Evaluate 22(816) addBuf, Select 3 cand. (cpu=0:01:43 mem=407.8M)
Evaluate 27(27) delBuf, Select 0 cand. (cpu=0:01:43 mem=407.8M)

Commit 4 cand, 1 upSize, 1 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:43 mem=407.8M)

Calc. DC (cpu=0:01:44 mem=407.8M) ***

Estimated WNS = -2.443ns, TNS = -1702.308ns (cpu=0:01:44 mem=407.8M)

Iter 13 ...

Collected 11823 nets for fixing
Evaluate 750(84) resize, Select 11 cand. (cpu=0:01:45 mem=407.9M)
Evaluate 22(405) addBuf, Select 3 cand. (cpu=0:01:48 mem=407.9M)
Evaluate 33(33) delBuf, Select 0 cand. (cpu=0:01:48 mem=407.9M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:48 mem=407.9M)

Calc. DC (cpu=0:01:48 mem=407.9M) ***

Estimated WNS = -2.399ns, TNS = -1692.330ns (cpu=0:01:49 mem=407.9M)

Iter 14 ...

Collected 11816 nets for fixing
Evaluate 780(84) resize, Select 17 cand. (cpu=0:01:50 mem=407.9M)
Evaluate 23(789) addBuf, Select 4 cand. (cpu=0:01:55 mem=408.0M)
Evaluate 38(38) delBuf, Select 0 cand. (cpu=0:01:55 mem=408.0M)

Commit 2 cand, 0 upSize, 0 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:55 mem=408.0M)

Calc. DC (cpu=0:01:55 mem=408.0M) ***

Estimated WNS = -2.393ns, TNS = -1687.424ns (cpu=0:01:55 mem=408.0M)
*summary:     28 instances changed cell type
density after = 67.785%

*** Finish Post Route Setup Fixing (cpu=0:01:55 mem=408.0M) ***

*** Timing NOT met, worst failing slack is -2.393
*** Check timing (0:00:00.0)
Info: 596 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=408.0M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 67.785%
total 20931 net, 56 ipo_ignored
total 63899 term, 0 ipo_ignored
total 17134 comb inst, 603 fixed, 0 dont_touch, 0 no_footp
total 3650 seq inst, 3650 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -2.393ns, TNS = -1687.420ns (cpu=0:00:00.4 mem=408.0M)

Iter 0 ...

Collected 11817 nets for fixing
Evaluate 773(78) resize, Select 17 cand. (cpu=0:00:01.7 mem=408.0M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.7 mem=408.0M)

Calc. DC (cpu=0:00:01.7 mem=408.0M) ***

Estimated WNS = -2.393ns, TNS = -1687.420ns (cpu=0:00:01.9 mem=408.0M)

Calc. DC (cpu=0:00:01.9 mem=408.0M) ***
*summary:      0 instances changed cell type
density after = 67.785%

*** Finish Post Route Setup Fixing (cpu=0:00:02.0 mem=408.0M) ***

Info: 596 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=408.0M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 67.785%
total 20931 net, 56 ipo_ignored
total 63899 term, 0 ipo_ignored
total 17134 comb inst, 603 fixed, 0 dont_touch, 0 no_footp
total 3650 seq inst, 3650 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -2.393ns, TNS = -1687.420ns (cpu=0:00:00.4 mem=408.0M)

Iter 0 ...

Collected 11817 nets for fixing
Evaluate 773(78) resize, Select 17 cand. (cpu=0:00:01.7 mem=408.0M)
Evaluate 21(717) addBuf, Select 5 cand. (cpu=0:00:05.4 mem=408.0M)
Evaluate 40(40) delBuf, Select 0 cand. (cpu=0:00:05.6 mem=408.0M)

Commit 2 cand, 0 upSize, 0 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.6 mem=408.0M)

Calc. DC (cpu=0:00:05.7 mem=408.0M) ***

Estimated WNS = -2.390ns, TNS = -1663.416ns (cpu=0:00:05.9 mem=408.0M)

Iter 1 ...

Collected 11818 nets for fixing
Evaluate 763(77) resize, Select 10 cand. (cpu=0:00:07.1 mem=408.0M)
Evaluate 22(406) addBuf, Select 4 cand. (cpu=0:00:09.6 mem=408.0M)
Evaluate 41(41) delBuf, Select 0 cand. (cpu=0:00:09.9 mem=408.0M)

Commit 2 cand, 0 upSize, 0 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:09.9 mem=408.0M)

Calc. DC (cpu=0:00:10.0 mem=408.0M) ***

Estimated WNS = -2.363ns, TNS = -1642.337ns (cpu=0:00:10.2 mem=408.0M)

Iter 2 ...

Collected 11820 nets for fixing
Evaluate 756(92) resize, Select 18 cand. (cpu=0:00:11.4 mem=408.0M)
Evaluate 23(786) addBuf, Select 4 cand. (cpu=0:00:15.9 mem=408.0M)
Evaluate 43(43) delBuf, Select 1 cand. (cpu=0:00:16.2 mem=408.0M)

Commit 4 cand, 2 upSize, 0 downSize, 0 sameSize, 1 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:16.2 mem=408.0M)

Calc. DC (cpu=0:00:16.3 mem=408.0M) ***

Estimated WNS = -2.333ns, TNS = -1634.341ns (cpu=0:00:16.5 mem=408.0M)

Iter 3 ...

Collected 11818 nets for fixing
Evaluate 750(96) resize, Select 12 cand. (cpu=0:00:17.7 mem=408.0M)
Evaluate 23(398) addBuf, Select 3 cand. (cpu=0:00:20.0 mem=408.0M)
Evaluate 46(46) delBuf, Select 0 cand. (cpu=0:00:20.3 mem=408.0M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:20.3 mem=408.0M)

Calc. DC (cpu=0:00:20.4 mem=408.0M) ***

Estimated WNS = -2.305ns, TNS = -1629.486ns (cpu=0:00:20.6 mem=408.0M)

Iter 4 ...

Collected 11819 nets for fixing
Evaluate 750(97) resize, Select 19 cand. (cpu=0:00:21.8 mem=408.0M)
Evaluate 23(762) addBuf, Select 4 cand. (cpu=0:00:26.1 mem=408.0M)
Evaluate 48(48) delBuf, Select 0 cand. (cpu=0:00:26.4 mem=408.0M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:26.4 mem=408.0M)

Calc. DC (cpu=0:00:26.5 mem=408.0M) ***

Estimated WNS = -2.281ns, TNS = -1627.997ns (cpu=0:00:26.7 mem=408.0M)

Iter 5 ...

Collected 11820 nets for fixing
Evaluate 781(97) resize, Select 12 cand. (cpu=0:00:27.9 mem=408.0M)
Evaluate 23(389) addBuf, Select 3 cand. (cpu=0:00:30.1 mem=408.0M)
Evaluate 51(51) delBuf, Select 1 cand. (cpu=0:00:30.5 mem=408.0M)

Commit 3 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:30.5 mem=408.0M)

Calc. DC (cpu=0:00:30.5 mem=408.0M) ***

Estimated WNS = -2.264ns, TNS = -1626.909ns (cpu=0:00:30.8 mem=408.0M)

Iter 6 ...

Collected 11820 nets for fixing
Evaluate 782(100) resize, Select 19 cand. (cpu=0:00:32.0 mem=408.0M)
Evaluate 21(685) addBuf, Select 5 cand. (cpu=0:00:35.3 mem=408.0M)
Evaluate 51(51) delBuf, Select 0 cand. (cpu=0:00:35.7 mem=408.0M)

Commit 2 cand, 0 upSize, 0 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:35.7 mem=408.0M)

Calc. DC (cpu=0:00:35.7 mem=408.0M) ***

Estimated WNS = -2.256ns, TNS = -1620.873ns (cpu=0:00:36.0 mem=408.0M)

Iter 7 ...

Collected 11821 nets for fixing
Evaluate 779(96) resize, Select 12 cand. (cpu=0:00:37.2 mem=408.0M)
Evaluate 23(385) addBuf, Select 3 cand. (cpu=0:00:39.4 mem=408.0M)
Evaluate 52(52) delBuf, Select 0 cand. (cpu=0:00:39.7 mem=408.0M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:39.7 mem=408.0M)

Calc. DC (cpu=0:00:39.8 mem=408.0M) ***

Estimated WNS = -2.240ns, TNS = -1618.976ns (cpu=0:00:40.0 mem=408.0M)

Iter 8 ...

Collected 11822 nets for fixing
Evaluate 775(96) resize, Select 20 cand. (cpu=0:00:41.2 mem=408.0M)
Evaluate 23(752) addBuf, Select 4 cand. (cpu=0:00:45.4 mem=408.0M)
Evaluate 53(53) delBuf, Select 0 cand. (cpu=0:00:45.8 mem=408.0M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:45.8 mem=408.0M)

Calc. DC (cpu=0:00:45.8 mem=408.0M) ***

Estimated WNS = -2.224ns, TNS = -1616.847ns (cpu=0:00:46.0 mem=408.0M)

Iter 9 ...

Collected 11823 nets for fixing
Evaluate 770(99) resize, Select 13 cand. (cpu=0:00:47.3 mem=408.0M)
Evaluate 21(535) addBuf, Select 5 cand. (cpu=0:00:50.9 mem=408.0M)
Evaluate 54(54) delBuf, Select 0 cand. (cpu=0:00:51.3 mem=408.0M)

Commit 2 cand, 0 upSize, 0 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:51.3 mem=408.0M)

Calc. DC (cpu=0:00:51.4 mem=408.0M) ***

Estimated WNS = -2.207ns, TNS = -1606.230ns (cpu=0:00:51.6 mem=408.0M)

Iter 10 ...

Collected 11825 nets for fixing
Evaluate 775(105) resize, Select 21 cand. (cpu=0:00:52.8 mem=408.0M)
Evaluate 23(740) addBuf, Select 4 cand. (cpu=0:00:56.9 mem=408.0M)
Evaluate 56(56) delBuf, Select 0 cand. (cpu=0:00:57.3 mem=408.0M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:57.3 mem=408.0M)

Calc. DC (cpu=0:00:57.4 mem=408.0M) ***

Estimated WNS = -2.199ns, TNS = -1604.128ns (cpu=0:00:57.6 mem=408.0M)

Iter 11 ...

Collected 11826 nets for fixing
Evaluate 774(106) resize, Select 15 cand. (cpu=0:00:58.9 mem=408.0M)
Evaluate 21(461) addBuf, Select 3 cand. (cpu=0:01:01 mem=408.0M)
Evaluate 58(58) delBuf, Select 0 cand. (cpu=0:01:02 mem=408.0M)

Commit 4 cand, 0 upSize, 2 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:02 mem=408.0M)

Calc. DC (cpu=0:01:02 mem=408.0M) ***

Estimated WNS = -2.174ns, TNS = -1596.082ns (cpu=0:01:02 mem=408.0M)

Iter 12 ...

Collected 11828 nets for fixing
Evaluate 765(101) resize, Select 20 cand. (cpu=0:01:03 mem=408.0M)
Evaluate 24(737) addBuf, Select 4 cand. (cpu=0:01:07 mem=408.0M)
Evaluate 62(62) delBuf, Select 1 cand. (cpu=0:01:08 mem=408.0M)

Commit 3 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 1 delBuf, 0 pinSwap (cpu=0:01:08 mem=408.0M)

Calc. DC (cpu=0:01:08 mem=408.0M) ***

Estimated WNS = -2.164ns, TNS = -1595.306ns (cpu=0:01:08 mem=408.0M)

Iter 13 ...

Collected 11828 nets for fixing
Evaluate 765(102) resize, Select 13 cand. (cpu=0:01:09 mem=408.0M)
Evaluate 24(381) addBuf, Select 3 cand. (cpu=0:01:11 mem=408.0M)
Evaluate 61(61) delBuf, Select 0 cand. (cpu=0:01:12 mem=408.0M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:12 mem=408.0M)

Calc. DC (cpu=0:01:12 mem=408.0M) ***

Estimated WNS = -2.160ns, TNS = -1594.732ns (cpu=0:01:12 mem=408.0M)

Iter 14 ...

Collected 11829 nets for fixing
Evaluate 765(102) resize, Select 20 cand. (cpu=0:01:13 mem=408.0M)
Evaluate 24(735) addBuf, Select 4 cand. (cpu=0:01:17 mem=408.1M)
Evaluate 63(63) delBuf, Select 0 cand. (cpu=0:01:17 mem=408.1M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:17 mem=408.1M)

Calc. DC (cpu=0:01:17 mem=408.0M) ***

Estimated WNS = -2.157ns, TNS = -1594.385ns (cpu=0:01:18 mem=408.0M)
*summary:      8 instances changed cell type
density after = 67.811%

*** Finish Post Route Setup Fixing (cpu=0:01:18 mem=408.0M) ***

*** Timing NOT met, worst failing slack is -2.157
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.6, Real Time = 0:00:00.0
move report: preRPlace moves 5 insts, mean move: 0.96 um, max move: 1.60 um
	max move on inst (tx_core/tx_crc/crcpkt1/U1897): (1280.80, 400.00) --> (1282.40, 400.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 5 insts, mean move: 0.96 um, max move: 1.60 um
	max move on inst (tx_core/tx_crc/crcpkt1/U1897): (1280.80, 400.00) --> (1282.40, 400.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.60 um
  inst (tx_core/tx_crc/crcpkt1/U1897) with max move: (1280.8, 400) -> (1282.4, 400)
  mean    (X+Y) =         0.96 um
Total instances moved : 5
*** cpu=0:00:00.7   mem=408.0M  mem(used)=0.0M***
Total net length = 1.750e+06 (8.271e+05 9.226e+05) (ext = 2.966e+05)
default core: bins with density >  0.75 =   14 % ( 38 / 272 )

------------------------------------------------------------
     Summary (cpu=3.38min real=3.38min mem=408.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.157  |
|           TNS (ns):| -1622.6 |
|    Violating Paths:|  1454   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.811%
------------------------------------------------------------
**optDesign ... cpu = 0:03:40, real = 0:03:42, mem = 408.0M **
*** Timing NOT met, worst failing slack is -2.157
*** Check timing (0:00:00.3)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -2.157
*** Check timing (0:00:00.6)
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Thu Nov  3 16:48:56 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 20136 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 129
#  Number of instances deleted (including moved) = 4
#  Number of instances resized = 20
#  Total number of placement changes (moved instances are counted twice) = 153
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (958.850 905.000) on metal1 for NET FE_OFCN0_tx_core_pfifo_datain_0_57_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1606.850 855.000) on metal1 for NET FE_OFCN39_n2026. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1373.250 85.000) on metal1 for NET FE_OFCN40_n2474. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1368.450 255.000) on metal1 for NET FE_OFCN41_n2470. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1362.050 55.000) on metal1 for NET FE_OFCN42_n2471. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1605.250 854.300) on metal1 for NET n2026. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1366.850 254.300) on metal1 for NET n2470. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1360.450 54.300) on metal1 for NET n2471. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1371.650 85.700) on metal1 for NET n2474. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1422.250 315.300) on metal1 for NET n2519. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1412.400 313.300) on metal1 for NET n2530. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN D at (1422.800 314.300) on metal1 for NET n2735. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (1421.200 314.300) on metal1 for NET n2914. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (748.450 745.700) on metal1 for NET tx_core\/axi_master/FE_OFCN1_tx_core_pfifo_datain_1_58_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (585.250 1245.000) on metal1 for NET tx_core\/axi_master/FE_OFCN2_n384. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (508.450 1195.000) on metal1 for NET tx_core\/axi_master/FE_OFCN3_n438. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (738.850 1175.000) on metal1 for NET tx_core\/axi_master/FE_OFCN43_n912. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (673.250 1225.000) on metal1 for NET tx_core\/axi_master/FE_OFCN44_n881. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (701.250 1225.000) on metal1 for NET tx_core\/axi_master/FE_OFCN45_n938. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN Y at (773.250 1215.000) on metal1 for NET tx_core\/axi_master/FE_OFCN46_n1728. The NET is considered partially routed.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt2/FE_PSN122_FE_OFCN53_n2749 are dangling and deleted.
#18375 routed nets are extracted.
#    228 (0.97%) extracted nets are partially routed.
#3047 routed nets are imported.
#3 (0.01%) nets are without wires.
#2046 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 23471.
#Number of eco nets is 228
#
#Start data preparation...
#
#Data preparation is done on Thu Nov  3 16:48:58 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Nov  3 16:48:58 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       29583      63.67%
#  Metal 2        V       29583      19.07%
#  Metal 3        H       29583       0.00%
#  Metal 4        V       29583       0.00%
#  Metal 5        H       29583       0.00%
#  Metal 6        V       29583       0.00%
#  ------------------------------------------
#  Total                 177498      13.79%
#
#  596 nets (2.54%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 417.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 418.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1    559(2.84%)      4(0.02%)      0(0.00%)   (2.86%)
#   Metal 2    251(1.05%)     17(0.07%)      2(0.01%)   (1.12%)
#   Metal 3     28(0.09%)      1(0.00%)      0(0.00%)   (0.10%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    838(0.52%)     22(0.01%)      2(0.00%)   (0.53%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 2126629 um.
#Total half perimeter of net bounding box = 1830573 um.
#Total wire length on LAYER metal1 = 63213 um.
#Total wire length on LAYER metal2 = 376659 um.
#Total wire length on LAYER metal3 = 648769 um.
#Total wire length on LAYER metal4 = 592707 um.
#Total wire length on LAYER metal5 = 308377 um.
#Total wire length on LAYER metal6 = 136904 um.
#Total number of vias = 163993
#Up-Via Summary (total 163993):
#           
#-----------------------
#  Metal 1        66435
#  Metal 2        60551
#  Metal 3        27253
#  Metal 4         7425
#  Metal 5         2329
#-----------------------
#                163993 
#
#Max overcon = 5 tracks.
#Total overcon = 0.53%.
#Worst layer Gcell overcon rate = 0.10%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.00 (Mb)
#Total memory = 415.00 (Mb)
#Peak memory = 433.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 14.9% required routing.
#    number of violations = 73
#3.3% of the total area is being checked for drcs
#3.3% of the total area was checked
#    number of violations = 349
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 420.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 26
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 420.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 22
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 420.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 2126517 um.
#Total half perimeter of net bounding box = 1830573 um.
#Total wire length on LAYER metal1 = 62890 um.
#Total wire length on LAYER metal2 = 376793 um.
#Total wire length on LAYER metal3 = 649152 um.
#Total wire length on LAYER metal4 = 592513 um.
#Total wire length on LAYER metal5 = 308265 um.
#Total wire length on LAYER metal6 = 136904 um.
#Total number of vias = 164277
#Up-Via Summary (total 164277):
#           
#-----------------------
#  Metal 1        66510
#  Metal 2        60749
#  Metal 3        27274
#  Metal 4         7415
#  Metal 5         2329
#-----------------------
#                164277 
#
#Total number of DRC violations = 16
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 16
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 0.00 (Mb)
#Total memory = 415.00 (Mb)
#Peak memory = 433.00 (Mb)
#
#Start Post Routing Optimization.
#Complete Post Routing Optimization.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 415.00 (Mb)
#Peak memory = 433.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 2126517 um.
#Total half perimeter of net bounding box = 1830573 um.
#Total wire length on LAYER metal1 = 62890 um.
#Total wire length on LAYER metal2 = 376793 um.
#Total wire length on LAYER metal3 = 649152 um.
#Total wire length on LAYER metal4 = 592513 um.
#Total wire length on LAYER metal5 = 308265 um.
#Total wire length on LAYER metal6 = 136904 um.
#Total number of vias = 164277
#Up-Via Summary (total 164277):
#           
#-----------------------
#  Metal 1        66510
#  Metal 2        60749
#  Metal 3        27274
#  Metal 4         7415
#  Metal 5         2329
#-----------------------
#                164277 
#
#Total number of DRC violations = 16
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 16
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 0.00 (Mb)
#Total memory = 415.00 (Mb)
#Peak memory = 433.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 23471 NETS and 0 SPECIALNETS signatures
#Created 20802 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 16.00 (Mb)
#Total memory = 423.00 (Mb)
#Peak memory = 433.00 (Mb)
#Number of warnings = 48
#Total number of warnings = 131
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Nov  3 16:49:05 2016
#
**optDesign ... cpu = 0:03:51, real = 0:03:52, mem = 423.9M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_core' of instances=20801 and nets=23471 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_Lo2ct1_15215.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 423.9M)
Creating parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for storing RC.
Extracted 10.0009% (CPU Time= 0:00:00.2  MEM= 423.9M)
Extracted 20.001% (CPU Time= 0:00:00.3  MEM= 423.9M)
Extracted 30.0011% (CPU Time= 0:00:00.3  MEM= 423.9M)
Extracted 40.0013% (CPU Time= 0:00:00.4  MEM= 423.9M)
Extracted 50.0014% (CPU Time= 0:00:00.5  MEM= 423.9M)
Extracted 60.0009% (CPU Time= 0:00:00.6  MEM= 423.9M)
Extracted 70.001% (CPU Time= 0:00:00.7  MEM= 423.9M)
Extracted 80.0011% (CPU Time= 0:00:00.8  MEM= 423.9M)
Extracted 90.0013% (CPU Time= 0:00:00.8  MEM= 423.9M)
Extracted 100% (CPU Time= 0:00:01.0  MEM= 423.9M)
Nr. Extracted Resistors     : 307846
Nr. Extracted Ground Cap.   : 329259
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 423.926M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 423.9M, InitMEM = 423.9M)
Number of Loop : 6
Start delay calculation (mem=423.926M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 424.9M)
Closing parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq'. 21425 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.3 real=0:00:01.0 mem=423.926M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 423.9M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:54, real = 0:03:56, mem = 423.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.154  | -2.154  | -1.016  | -1.854  | -0.577  | -0.687  |
|           TNS (ns):| -1604.2 | -1177.5 |-173.713 |-398.718 | -23.011 | -27.978 |
|    Violating Paths:|  1454   |  1097   |   359   |   296   |   158   |   61    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.811%
------------------------------------------------------------
**optDesign ... cpu = 0:03:56, real = 0:04:00, mem = 423.9M **
*** Finished optDesign ***
<CMD> setDrawView fplan
<CMD> selectObject Module tx_core/dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module tx_core/dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_core/dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module tx_core/axi_master
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt2
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_core/dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module tx_core/axi_master
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt2
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_core/dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module tx_core/axi_master
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt2
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_core/dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt2
<CMD> deselectAll
<CMD> selectObject Module tx_core/axi_master
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_core/dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module tx_core/axi_master
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt2
<CMD> deselectAll
<CMD> selectObject Module tx_core/axi_master
<CMD> setDrawView ameba
<CMD> deselectAll
**ERROR: (ENCSYT-6000):	No Object Selected.
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt2
<CMD> deselectAll
<CMD> selectObject Module tx_core/axi_master
<CMD> deselectAll
<CMD> selectObject Module tx_core/dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module tx_core/axi_master
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt2
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> setDrawView place
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 423.9M **
#Created 34 library cell signatures
#Created 23471 NETS and 0 SPECIALNETS signatures
#Created 20802 instance signatures
Begin checking placement ... (start mem=434.8M, init mem=434.9M)
*info: Placed = 16548
*info: Unplaced = 0
Placement Density:67.81%(1289512/1901640)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=434.8M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Extraction called for design 'eth_core' of instances=20801 and nets=23471 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_Lo2ct1_15215.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 433.8M)
Creating parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for storing RC.
Extracted 10.0009% (CPU Time= 0:00:00.2  MEM= 436.8M)
Extracted 20.001% (CPU Time= 0:00:00.3  MEM= 436.8M)
Extracted 30.0011% (CPU Time= 0:00:00.3  MEM= 436.8M)
Extracted 40.0013% (CPU Time= 0:00:00.4  MEM= 436.8M)
Extracted 50.0014% (CPU Time= 0:00:00.5  MEM= 436.8M)
Extracted 60.0009% (CPU Time= 0:00:00.6  MEM= 436.8M)
Extracted 70.001% (CPU Time= 0:00:00.6  MEM= 436.8M)
Extracted 80.0011% (CPU Time= 0:00:00.7  MEM= 436.8M)
Extracted 90.0013% (CPU Time= 0:00:00.8  MEM= 436.8M)
Extracted 100% (CPU Time= 0:00:01.0  MEM= 436.8M)
Nr. Extracted Resistors     : 307846
Nr. Extracted Ground Cap.   : 329259
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 433.785M)
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu018_stdcells
*info:           CLKBUF2         -   osu018_stdcells
*info:             BUFX2         -   osu018_stdcells
*info:             BUFX4         -   osu018_stdcells
*info:           CLKBUF1         -   osu018_stdcells
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private
Opening parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 433.8M)
Closing parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq'. 21425 times net's RC data read were performed.
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:13:01, mem=433.8M)
Setting analysis mode to hold ...
New  timing data 1c92d790
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 435.5M, InitMEM = 435.5M)
Number of Loop : 6
Start delay calculation (mem=435.539M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=435.539M 0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 435.5M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -1.104 ns 
 TNS         : -1153.881 ns 
 Viol paths  : 1389 
 Max Local density  : 0.980 
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:02.9, REAL=0:00:03.0, totSessionCpu=0:13:04, mem=438.1M)
Setting analysis mode to setup ...
Info: 596 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   -2.154 ns     -2.154 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : -2.154 ns 
 reg2reg WS  : -2.154 ns 
 reg2reg Viol paths  : 1097 
 Worst Slack : -2.154 ns 
 Viol paths  : 1454 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:06.5, REAL=0:00:07.0, totSessionCpu=0:13:08, mem=439.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.154  |
|           TNS (ns):| -1604.2 |
|    Violating Paths:|  1454   |
|          All Paths:|  7538   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -1.104  |
|           TNS (ns):| -3733.0 |
|    Violating Paths:|  4595   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.811%
------------------------------------------------------------
Info: 596 clock nets excluded from IPO operation.
*** Initial Summary (holdfix) CPU=0:00:06.8, REAL=0:00:07.0, TOTCPU=0:00:06.8, TOTREAL=0:00:07.0, MEM=439.4M
*** Started fixing hold violations (CPU=0:00:06.8, REAL=0:00:07.0, totSessionCpu=0:13:08, mem=439.4M)
Density before buffering = 0.678 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   1.568/1.601 (0.900/0.900, 3.000)   1.568/1.601 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.505/1.536 (0.900/0.900, 3.000)   1.505/1.536 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.209/0.170 (0.420/0.420, 0.050)   0.209/0.170 (0.420/0.420, 0.050)
*Info:   BUFX4    4.0   0.232/0.198 (0.420/0.420, 0.100)   0.232/0.198 (0.420/0.420, 0.100)
*Info:   CLKBUF1    9.0   1.438/1.481 (0.900/0.900, 3.000)   1.438/1.481 (0.900/0.900, 3.000)
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][31]/D net w_dch.WDATA[63]
Iter 0: Hold WNS: -1.104 Hold TNS: -1153.881 #Viol Endpoints: 1389 CPU: 0:03:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 209 Moves Failed: 23
*info: Moves Generated: 242 Moves Failed: 30
*info: Moves Generated: 258 Moves Failed: 34
*info: Moves Generated: 261 Moves Failed: 59
*info: Moves Generated: 269 Moves Failed: 85
*info: Active Nodes: 5985 Moves Generated: 280 Moves Failed: 100 Moves Committed: 280
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][2]/D net w_dch.WDATA[34]
Iter 1: Hold WNS: -1.097 Hold TNS: -981.387 #Viol Endpoints: 1369 CPU: 0:03:15
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 205 Moves Failed: 24
*info: Moves Generated: 212 Moves Failed: 32
*info: Moves Generated: 236 Moves Failed: 39
*info: Moves Generated: 244 Moves Failed: 54
*info: Moves Generated: 257 Moves Failed: 81
*info: Active Nodes: 5978 Moves Generated: 260 Moves Failed: 90 Moves Committed: 260
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][12]/D net w_dch.WDATA[44]
Iter 2: Hold WNS: -1.092 Hold TNS: -822.050 #Viol Endpoints: 1281 CPU: 0:03:20
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 163 Moves Failed: 59
*info: Moves Generated: 197 Moves Failed: 71
*info: Moves Generated: 205 Moves Failed: 80
*info: Moves Generated: 215 Moves Failed: 89
*info: Moves Generated: 244 Moves Failed: 116
*info: Active Nodes: 5641 Moves Generated: 258 Moves Failed: 127 Moves Committed: 257
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][6]/D net w_dch.WDATA[38]
Iter 3: Hold WNS: -1.087 Hold TNS: -725.406 #Viol Endpoints: 1122 CPU: 0:03:25
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 120 Moves Failed: 161
*info: Moves Generated: 160 Moves Failed: 209
*info: Moves Generated: 192 Moves Failed: 224
*info: Moves Generated: 237 Moves Failed: 241
*info: Active Nodes: 4900 Moves Generated: 257 Moves Failed: 256 Moves Committed: 256
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][6]/D net w_dch.WDATA[38]
Iter 4: Hold WNS: -1.074 Hold TNS: -672.524 #Viol Endpoints: 877 CPU: 0:03:30
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 69 Moves Failed: 136
*info: Moves Generated: 99 Moves Failed: 273
*info: Moves Generated: 200 Moves Failed: 333
*info: Active Nodes: 3242 Moves Generated: 210 Moves Failed: 349 Moves Committed: 210
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][7]/D net w_dch.WDATA[39]
Iter 5: Hold WNS: -1.072 Hold TNS: -650.316 #Viol Endpoints: 821 CPU: 0:03:35
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 64 Moves Failed: 79
*info: Moves Generated: 95 Moves Failed: 162
*info: Active Nodes: 2455 Moves Generated: 116 Moves Failed: 208 Moves Committed: 115
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][7]/D net w_dch.WDATA[39]
Iter 6: Hold WNS: -1.070 Hold TNS: -631.509 #Viol Endpoints: 785 CPU: 0:03:40
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 52 Moves Failed: 54
*info: Moves Generated: 81 Moves Failed: 109
*info: Active Nodes: 2129 Moves Generated: 87 Moves Failed: 130 Moves Committed: 87
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][6]/D net w_dch.WDATA[38]
Iter 7: Hold WNS: -1.063 Hold TNS: -613.206 #Viol Endpoints: 762 CPU: 0:03:44
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 44 Moves Failed: 29
*info: Moves Generated: 69 Moves Failed: 95
*info: Active Nodes: 2016 Moves Generated: 69 Moves Failed: 99 Moves Committed: 69
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][6]/D net w_dch.WDATA[38]
Iter 8: Hold WNS: -1.060 Hold TNS: -596.600 #Viol Endpoints: 734 CPU: 0:03:49
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 43 Moves Failed: 11
*info: Active Nodes: 1754 Moves Generated: 47 Moves Failed: 58 Moves Committed: 47
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][6]/D net w_dch.WDATA[38]
Iter 9: Hold WNS: -1.057 Hold TNS: -584.765 #Viol Endpoints: 726 CPU: 0:03:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 43 Moves Failed: 11
*info: Active Nodes: 1736 Moves Generated: 43 Moves Failed: 52 Moves Committed: 43
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][7]/D net w_dch.WDATA[39]
Iter 10: Hold WNS: -1.051 Hold TNS: -574.439 #Viol Endpoints: 723 CPU: 0:03:58
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 43 Moves Failed: 11
*info: Active Nodes: 1799 Moves Generated: 43 Moves Failed: 52 Moves Committed: 43
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][7]/D net w_dch.WDATA[39]
Iter 11: Hold WNS: -1.045 Hold TNS: -564.862 #Viol Endpoints: 721 CPU: 0:04:02
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 43 Moves Failed: 10
*info: Active Nodes: 1873 Moves Generated: 43 Moves Failed: 52 Moves Committed: 43
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][7]/D net w_dch.WDATA[39]
Iter 12: Hold WNS: -1.038 Hold TNS: -554.374 #Viol Endpoints: 719 CPU: 0:04:07
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 43 Moves Failed: 9
*info: Active Nodes: 1943 Moves Generated: 43 Moves Failed: 52 Moves Committed: 43
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][4]/D net w_dch.WDATA[12]
Iter 13: Hold WNS: -1.033 Hold TNS: -541.904 #Viol Endpoints: 712 CPU: 0:04:12
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 43 Moves Failed: 9
*info: Moves Generated: 43 Moves Failed: 50
*info: Active Nodes: 2006 Moves Generated: 43 Moves Failed: 52 Moves Committed: 43
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][4]/D net w_dch.WDATA[12]
Iter 14: Hold WNS: -1.029 Hold TNS: -530.373 #Viol Endpoints: 710 CPU: 0:04:16
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 42 Moves Failed: 9
*info: Moves Generated: 43 Moves Failed: 38
*info: Active Nodes: 2074 Moves Generated: 43 Moves Failed: 52 Moves Committed: 43
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][4]/D net w_dch.WDATA[12]
Iter 15: Hold WNS: -1.028 Hold TNS: -518.821 #Viol Endpoints: 706 CPU: 0:04:21
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 42 Moves Failed: 9
*info: Moves Generated: 43 Moves Failed: 36
*info: Active Nodes: 2128 Moves Generated: 43 Moves Failed: 52 Moves Committed: 43
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][4]/D net w_dch.WDATA[12]
Iter 16: Hold WNS: -1.016 Hold TNS: -507.566 #Viol Endpoints: 700 CPU: 0:04:26
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 10
*info: Moves Generated: 42 Moves Failed: 32
*info: Active Nodes: 2171 Moves Generated: 42 Moves Failed: 54 Moves Committed: 42
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][4]/D net w_dch.WDATA[12]
Iter 17: Hold WNS: -1.007 Hold TNS: -498.562 #Viol Endpoints: 699 CPU: 0:04:28
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 10
*info: Moves Generated: 41 Moves Failed: 17
*info: Active Nodes: 2244 Moves Generated: 42 Moves Failed: 54 Moves Committed: 42
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][3]/D net w_dch.WDATA[11]
Iter 18: Hold WNS: -0.974 Hold TNS: -490.663 #Viol Endpoints: 697 CPU: 0:04:29
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 9
*info: Moves Generated: 41 Moves Failed: 16
*info: Active Nodes: 2312 Moves Generated: 41 Moves Failed: 53 Moves Committed: 41
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][4]/D net tx_core/dma_reg_tx/FE_PHN1891_w_dch_WDATA_12_
Iter 19: Hold WNS: -0.943 Hold TNS: -483.811 #Viol Endpoints: 696 CPU: 0:04:30
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 9
*info: Moves Generated: 41 Moves Failed: 16
*info: Active Nodes: 2383 Moves Generated: 41 Moves Failed: 53 Moves Committed: 41
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][4]/D net tx_core/dma_reg_tx/FE_PHN1933_w_dch_WDATA_12_
Iter 20: Hold WNS: -0.939 Hold TNS: -476.887 #Viol Endpoints: 695 CPU: 0:04:31
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 9
*info: Moves Generated: 41 Moves Failed: 15
*info: Active Nodes: 2460 Moves Generated: 41 Moves Failed: 53 Moves Committed: 41
Worst hold path end point: tx_core/dma_reg_tx/FE_PHC1971_w_dch_WDATA_12_/A net w_dch.WDATA[12]
Iter 21: Hold WNS: -0.929 Hold TNS: -469.022 #Viol Endpoints: 694 CPU: 0:04:33
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 9
*info: Moves Generated: 41 Moves Failed: 11
*info: Active Nodes: 2537 Moves Generated: 41 Moves Failed: 53 Moves Committed: 41
Worst hold path end point: tx_core/dma_reg_tx/FE_PHC2009_w_dch_WDATA_12_/A net w_dch.WDATA[12]
Iter 22: Hold WNS: -0.918 Hold TNS: -460.604 #Viol Endpoints: 692 CPU: 0:04:34
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 9
*info: Moves Generated: 41 Moves Failed: 11
*info: Active Nodes: 2609 Moves Generated: 41 Moves Failed: 53 Moves Committed: 41
Worst hold path end point: tx_core/dma_reg_tx/FE_PHC1725_w_dch_WDATA_12_/A net w_dch.WDATA[12]
Iter 23: Hold WNS: -0.910 Hold TNS: -452.955 #Viol Endpoints: 691 CPU: 0:04:35
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 9
*info: Moves Generated: 41 Moves Failed: 11
*info: Active Nodes: 2686 Moves Generated: 41 Moves Failed: 53 Moves Committed: 41
Worst hold path end point: tx_core/dma_reg_tx/FE_PHC1641_w_dch_WDATA_12_/A net w_dch.WDATA[12]
Iter 24: Hold WNS: -0.909 Hold TNS: -446.081 #Viol Endpoints: 690 CPU: 0:04:36
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 7
*info: Moves Generated: 41 Moves Failed: 11
*info: Active Nodes: 2763 Moves Generated: 41 Moves Failed: 53 Moves Committed: 41
Worst hold path end point: tx_core/dma_reg_tx/FE_PHC1684_w_dch_WDATA_12_/A net w_dch.WDATA[12]
Iter 25: Hold WNS: -0.910 Hold TNS: -439.147 #Viol Endpoints: 689 CPU: 0:04:37
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 7
*info: Moves Generated: 41 Moves Failed: 11
*info: Active Nodes: 2838 Moves Generated: 41 Moves Failed: 53 Moves Committed: 41
Worst hold slack term: clks.rst net clks.rst
Iter 26: Hold WNS: -0.908 Hold TNS: -432.894 #Viol Endpoints: 689 CPU: 0:04:38
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 7
*info: Moves Generated: 41 Moves Failed: 11
*info: Active Nodes: 2916 Moves Generated: 41 Moves Failed: 53 Moves Committed: 41
Worst hold slack term: clks.rst net clks.rst
Iter 27: Hold WNS: -0.908 Hold TNS: -426.525 #Viol Endpoints: 689 CPU: 0:04:39
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 7
*info: Moves Generated: 41 Moves Failed: 10
*info: Active Nodes: 2996 Moves Generated: 41 Moves Failed: 53 Moves Committed: 41
Worst hold slack term: clks.rst net clks.rst
Iter 28: Hold WNS: -0.908 Hold TNS: -420.046 #Viol Endpoints: 689 CPU: 0:04:40
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 7
*info: Moves Generated: 41 Moves Failed: 9
*info: Moves Generated: 41 Moves Failed: 36
*info: Active Nodes: 3074 Moves Generated: 41 Moves Failed: 53 Moves Committed: 41
Worst hold slack term: clks.rst net clks.rst
Iter 29: Hold WNS: -0.908 Hold TNS: -413.264 #Viol Endpoints: 688 CPU: 0:04:41
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 7
*info: Moves Generated: 41 Moves Failed: 9
*info: Moves Generated: 41 Moves Failed: 29
*info: Active Nodes: 3151 Moves Generated: 41 Moves Failed: 53 Moves Committed: 41
Worst hold slack term: clks.rst net clks.rst
Iter 30: Hold WNS: -0.908 Hold TNS: -405.533 #Viol Endpoints: 686 CPU: 0:04:42
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 7
*info: Moves Generated: 41 Moves Failed: 9
*info: Moves Generated: 41 Moves Failed: 19
*info: Active Nodes: 3223 Moves Generated: 41 Moves Failed: 53 Moves Committed: 41
Worst hold slack term: clks.rst net clks.rst
Iter 31: Hold WNS: -0.908 Hold TNS: -398.421 #Viol Endpoints: 688 CPU: 0:04:43
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 7
*info: Moves Generated: 41 Moves Failed: 9
*info: Moves Generated: 41 Moves Failed: 18
*info: Active Nodes: 3311 Moves Generated: 41 Moves Failed: 53 Moves Committed: 41
Worst hold slack term: clks.rst net clks.rst
Iter 32: Hold WNS: -0.908 Hold TNS: -391.186 #Viol Endpoints: 688 CPU: 0:04:44
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 41 Moves Failed: 10
*info: Moves Generated: 41 Moves Failed: 18
*info: Active Nodes: 3389 Moves Generated: 70 Moves Failed: 55 Moves Committed: 70
Worst hold slack term: clks.rst net clks.rst
Iter 33: Hold WNS: -0.908 Hold TNS: -379.985 #Viol Endpoints: 657 CPU: 0:04:46
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 3391 Moves Generated: 47 Moves Failed: 54 Moves Committed: 47
Worst hold slack term: clks.rst net clks.rst
Iter 34: Hold WNS: -0.908 Hold TNS: -372.921 #Viol Endpoints: 647 CPU: 0:04:46
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 15
*info: Active Nodes: 3425 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 35: Hold WNS: -0.908 Hold TNS: -365.978 #Viol Endpoints: 647 CPU: 0:04:47
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 15
*info: Active Nodes: 3505 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 36: Hold WNS: -0.908 Hold TNS: -360.550 #Viol Endpoints: 647 CPU: 0:04:47
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 15
*info: Active Nodes: 3581 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 37: Hold WNS: -0.908 Hold TNS: -354.396 #Viol Endpoints: 647 CPU: 0:04:48
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 15
*info: Active Nodes: 3661 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 38: Hold WNS: -0.908 Hold TNS: -347.964 #Viol Endpoints: 647 CPU: 0:04:49
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 15
*info: Active Nodes: 3741 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 39: Hold WNS: -0.908 Hold TNS: -341.504 #Viol Endpoints: 647 CPU: 0:04:49
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 15
*info: Active Nodes: 3821 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 40: Hold WNS: -0.908 Hold TNS: -335.353 #Viol Endpoints: 647 CPU: 0:04:50
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 14
*info: Active Nodes: 3899 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 41: Hold WNS: -0.908 Hold TNS: -328.731 #Viol Endpoints: 646 CPU: 0:04:50
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 14
*info: Active Nodes: 3972 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 42: Hold WNS: -0.908 Hold TNS: -321.493 #Viol Endpoints: 646 CPU: 0:04:51
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 38
*info: Active Nodes: 4052 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 43: Hold WNS: -0.908 Hold TNS: -314.603 #Viol Endpoints: 645 CPU: 0:04:51
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 36
*info: Active Nodes: 4125 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 44: Hold WNS: -0.908 Hold TNS: -307.423 #Viol Endpoints: 645 CPU: 0:04:52
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 33
*info: Active Nodes: 4203 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 45: Hold WNS: -0.908 Hold TNS: -299.977 #Viol Endpoints: 643 CPU: 0:04:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 9
*info: Moves Generated: 40 Moves Failed: 33
*info: Active Nodes: 4267 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 46: Hold WNS: -0.908 Hold TNS: -293.300 #Viol Endpoints: 641 CPU: 0:04:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 9
*info: Moves Generated: 40 Moves Failed: 33
*info: Active Nodes: 4333 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 47: Hold WNS: -0.908 Hold TNS: -286.401 #Viol Endpoints: 640 CPU: 0:04:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 33
*info: Active Nodes: 4406 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 48: Hold WNS: -0.908 Hold TNS: -279.801 #Viol Endpoints: 639 CPU: 0:04:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 29
*info: Active Nodes: 4477 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 49: Hold WNS: -0.908 Hold TNS: -274.022 #Viol Endpoints: 637 CPU: 0:04:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 20
*info: Active Nodes: 4541 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 50: Hold WNS: -0.908 Hold TNS: -268.087 #Viol Endpoints: 636 CPU: 0:04:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 20
*info: Active Nodes: 4612 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 51: Hold WNS: -0.908 Hold TNS: -261.918 #Viol Endpoints: 634 CPU: 0:04:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 19
*info: Active Nodes: 4676 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 52: Hold WNS: -0.908 Hold TNS: -256.005 #Viol Endpoints: 630 CPU: 0:04:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 19
*info: Active Nodes: 4716 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 53: Hold WNS: -0.908 Hold TNS: -250.988 #Viol Endpoints: 628 CPU: 0:04:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 4774 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 54: Hold WNS: -0.908 Hold TNS: -246.186 #Viol Endpoints: 626 CPU: 0:04:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 38 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 4830 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 55: Hold WNS: -0.908 Hold TNS: -241.824 #Viol Endpoints: 625 CPU: 0:04:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 39 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 4893 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 56: Hold WNS: -0.908 Hold TNS: -237.287 #Viol Endpoints: 624 CPU: 0:04:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 4958 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 57: Hold WNS: -0.908 Hold TNS: -232.093 #Viol Endpoints: 621 CPU: 0:04:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 15
*info: Moves Generated: 40 Moves Failed: 51
*info: Active Nodes: 5005 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 58: Hold WNS: -0.908 Hold TNS: -227.924 #Viol Endpoints: 619 CPU: 0:05:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 39 Moves Failed: 6
*info: Moves Generated: 39 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 15
*info: Moves Generated: 40 Moves Failed: 40
*info: Active Nodes: 5065 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 59: Hold WNS: -0.908 Hold TNS: -223.462 #Viol Endpoints: 616 CPU: 0:05:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 39 Moves Failed: 6
*info: Moves Generated: 39 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 15
*info: Moves Generated: 40 Moves Failed: 38
*info: Active Nodes: 5116 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 60: Hold WNS: -0.908 Hold TNS: -219.435 #Viol Endpoints: 613 CPU: 0:05:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 39 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 15
*info: Moves Generated: 40 Moves Failed: 38
*info: Active Nodes: 5169 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 61: Hold WNS: -0.908 Hold TNS: -215.358 #Viol Endpoints: 608 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 37 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 14
*info: Moves Generated: 40 Moves Failed: 35
*info: Active Nodes: 5204 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 62: Hold WNS: -0.908 Hold TNS: -211.306 #Viol Endpoints: 605 CPU: 0:05:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 8
*info: Moves Generated: 38 Moves Failed: 14
*info: Moves Generated: 40 Moves Failed: 33
*info: Active Nodes: 5257 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 63: Hold WNS: -0.908 Hold TNS: -206.760 #Viol Endpoints: 601 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 8
*info: Moves Generated: 36 Moves Failed: 14
*info: Moves Generated: 40 Moves Failed: 33
*info: Active Nodes: 5299 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 64: Hold WNS: -0.908 Hold TNS: -202.392 #Viol Endpoints: 598 CPU: 0:05:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 8
*info: Moves Generated: 36 Moves Failed: 14
*info: Moves Generated: 40 Moves Failed: 33
*info: Active Nodes: 5350 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 65: Hold WNS: -0.908 Hold TNS: -198.429 #Viol Endpoints: 597 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 8
*info: Moves Generated: 37 Moves Failed: 14
*info: Moves Generated: 40 Moves Failed: 33
*info: Active Nodes: 5421 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 66: Hold WNS: -0.908 Hold TNS: -193.965 #Viol Endpoints: 591 CPU: 0:05:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 8
*info: Moves Generated: 36 Moves Failed: 14
*info: Moves Generated: 38 Moves Failed: 33
*info: Active Nodes: 5443 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 67: Hold WNS: -0.908 Hold TNS: -189.866 #Viol Endpoints: 591 CPU: 0:05:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 8
*info: Moves Generated: 36 Moves Failed: 14
*info: Moves Generated: 37 Moves Failed: 30
*info: Active Nodes: 5517 Moves Generated: 40 Moves Failed: 53 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 68: Hold WNS: -0.908 Hold TNS: -185.753 #Viol Endpoints: 586 CPU: 0:05:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 8
*info: Moves Generated: 36 Moves Failed: 10
*info: Moves Generated: 36 Moves Failed: 22
*info: Active Nodes: 5545 Moves Generated: 39 Moves Failed: 53 Moves Committed: 39
Worst hold slack term: clks.rst net clks.rst
Iter 69: Hold WNS: -0.908 Hold TNS: -181.573 #Viol Endpoints: 583 CPU: 0:05:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 8
*info: Moves Generated: 36 Moves Failed: 13
*info: Moves Generated: 36 Moves Failed: 20
*info: Active Nodes: 5592 Moves Generated: 39 Moves Failed: 53 Moves Committed: 39
Worst hold slack term: clks.rst net clks.rst
Iter 70: Hold WNS: -0.908 Hold TNS: -177.028 #Viol Endpoints: 580 CPU: 0:05:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 8
*info: Moves Generated: 36 Moves Failed: 14
*info: Moves Generated: 36 Moves Failed: 19
*info: Active Nodes: 5635 Moves Generated: 37 Moves Failed: 53 Moves Committed: 37
Worst hold slack term: clks.rst net clks.rst
Iter 71: Hold WNS: -0.908 Hold TNS: -172.963 #Viol Endpoints: 578 CPU: 0:05:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 8
*info: Moves Generated: 36 Moves Failed: 14
*info: Moves Generated: 36 Moves Failed: 16
*info: Active Nodes: 5689 Moves Generated: 37 Moves Failed: 53 Moves Committed: 37
Worst hold slack term: clks.rst net clks.rst
Iter 72: Hold WNS: -0.908 Hold TNS: -168.252 #Viol Endpoints: 575 CPU: 0:05:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 8
*info: Moves Generated: 36 Moves Failed: 14
*info: Moves Generated: 36 Moves Failed: 16
*info: Active Nodes: 5725 Moves Generated: 36 Moves Failed: 53 Moves Committed: 36
Worst hold slack term: clks.rst net clks.rst
Iter 73: Hold WNS: -0.908 Hold TNS: -163.698 #Viol Endpoints: 575 CPU: 0:05:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 8
*info: Moves Generated: 36 Moves Failed: 14
*info: Moves Generated: 36 Moves Failed: 16
*info: Active Nodes: 5795 Moves Generated: 36 Moves Failed: 53 Moves Committed: 36
Worst hold slack term: clks.rst net clks.rst
Iter 74: Hold WNS: -0.908 Hold TNS: -158.501 #Viol Endpoints: 572 CPU: 0:05:09
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 8
*info: Moves Generated: 36 Moves Failed: 14
*info: Moves Generated: 36 Moves Failed: 16
*info: Active Nodes: 5832 Moves Generated: 36 Moves Failed: 53 Moves Committed: 36
Worst hold slack term: clks.rst net clks.rst
Iter 75: Hold WNS: -0.908 Hold TNS: -154.100 #Viol Endpoints: 570 CPU: 0:05:09
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 8
*info: Moves Generated: 36 Moves Failed: 14
*info: Moves Generated: 36 Moves Failed: 16
*info: Active Nodes: 5878 Moves Generated: 36 Moves Failed: 53 Moves Committed: 36
Worst hold slack term: clks.rst net clks.rst
Iter 76: Hold WNS: -0.908 Hold TNS: -149.371 #Viol Endpoints: 567 CPU: 0:05:10
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 8
*info: Moves Generated: 36 Moves Failed: 14
*info: Moves Generated: 36 Moves Failed: 16
*info: Active Nodes: 5915 Moves Generated: 36 Moves Failed: 53 Moves Committed: 36
Worst hold slack term: clks.rst net clks.rst
Iter 77: Hold WNS: -0.908 Hold TNS: -144.199 #Viol Endpoints: 564 CPU: 0:05:10
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 34 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 6
*info: Moves Generated: 36 Moves Failed: 8
*info: Moves Generated: 36 Moves Failed: 14
*info: Moves Generated: 36 Moves Failed: 16
*info: Active Nodes: 5954 Moves Generated: 36 Moves Failed: 53 Moves Committed: 36
Worst hold slack term: clks.rst net clks.rst
Iter 78: Hold WNS: -0.908 Hold TNS: -139.401 #Viol Endpoints: 563 CPU: 0:05:11
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 35 Moves Failed: 6
*info: Moves Generated: 35 Moves Failed: 8
*info: Moves Generated: 35 Moves Failed: 8
*info: Moves Generated: 36 Moves Failed: 14
*info: Moves Generated: 36 Moves Failed: 16
*info: Moves Generated: 36 Moves Failed: 49
*info: Active Nodes: 6011 Moves Generated: 36 Moves Failed: 53 Moves Committed: 36
Worst hold slack term: clks.rst net clks.rst
Iter 79: Hold WNS: -0.908 Hold TNS: -134.247 #Viol Endpoints: 560 CPU: 0:05:11
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 35 Moves Failed: 6
*info: Moves Generated: 35 Moves Failed: 8
*info: Moves Generated: 35 Moves Failed: 8
*info: Moves Generated: 35 Moves Failed: 14
*info: Moves Generated: 36 Moves Failed: 16
*info: Moves Generated: 36 Moves Failed: 48
*info: Active Nodes: 6048 Moves Generated: 36 Moves Failed: 53 Moves Committed: 36
Worst hold slack term: clks.rst net clks.rst
Iter 80: Hold WNS: -0.908 Hold TNS: -129.383 #Viol Endpoints: 554 CPU: 0:05:12
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 34 Moves Failed: 6
*info: Moves Generated: 35 Moves Failed: 8
*info: Moves Generated: 35 Moves Failed: 9
*info: Moves Generated: 35 Moves Failed: 14
*info: Moves Generated: 35 Moves Failed: 16
*info: Moves Generated: 36 Moves Failed: 40
*info: Active Nodes: 6052 Moves Generated: 36 Moves Failed: 53 Moves Committed: 36
Worst hold slack term: clks.rst net clks.rst
Iter 81: Hold WNS: -0.908 Hold TNS: -124.485 #Viol Endpoints: 551 CPU: 0:05:12
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 34 Moves Failed: 6
*info: Moves Generated: 34 Moves Failed: 8
*info: Moves Generated: 35 Moves Failed: 10
*info: Moves Generated: 35 Moves Failed: 15
*info: Moves Generated: 35 Moves Failed: 16
*info: Moves Generated: 36 Moves Failed: 40
*info: Active Nodes: 6085 Moves Generated: 36 Moves Failed: 53 Moves Committed: 36
Worst hold slack term: clks.rst net clks.rst
Iter 82: Hold WNS: -0.908 Hold TNS: -119.579 #Viol Endpoints: 546 CPU: 0:05:13
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 34 Moves Failed: 6
*info: Moves Generated: 34 Moves Failed: 8
*info: Moves Generated: 34 Moves Failed: 10
*info: Moves Generated: 35 Moves Failed: 15
*info: Moves Generated: 35 Moves Failed: 16
*info: Moves Generated: 36 Moves Failed: 38
*info: Active Nodes: 6100 Moves Generated: 36 Moves Failed: 53 Moves Committed: 36
Worst hold slack term: clks.rst net clks.rst
Iter 83: Hold WNS: -0.908 Hold TNS: -114.617 #Viol Endpoints: 540 CPU: 0:05:13
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 34 Moves Failed: 6
*info: Moves Generated: 34 Moves Failed: 8
*info: Moves Generated: 34 Moves Failed: 14
*info: Moves Generated: 34 Moves Failed: 15
*info: Moves Generated: 35 Moves Failed: 16
*info: Moves Generated: 36 Moves Failed: 38
*info: Active Nodes: 6110 Moves Generated: 36 Moves Failed: 53 Moves Committed: 36
Worst hold slack term: clks.rst net clks.rst
Iter 84: Hold WNS: -0.908 Hold TNS: -109.145 #Viol Endpoints: 532 CPU: 0:05:14
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 33 Moves Failed: 6
*info: Moves Generated: 34 Moves Failed: 8
*info: Moves Generated: 34 Moves Failed: 14
*info: Moves Generated: 34 Moves Failed: 15
*info: Moves Generated: 34 Moves Failed: 16
*info: Moves Generated: 35 Moves Failed: 40
*info: Active Nodes: 6085 Moves Generated: 35 Moves Failed: 53 Moves Committed: 35
Worst hold slack term: clks.rst net clks.rst
Iter 85: Hold WNS: -0.908 Hold TNS: -104.129 #Viol Endpoints: 526 CPU: 0:05:14
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 33 Moves Failed: 8
*info: Moves Generated: 33 Moves Failed: 8
*info: Moves Generated: 33 Moves Failed: 14
*info: Moves Generated: 34 Moves Failed: 15
*info: Moves Generated: 34 Moves Failed: 16
*info: Moves Generated: 35 Moves Failed: 39
*info: Active Nodes: 6089 Moves Generated: 35 Moves Failed: 53 Moves Committed: 35
Worst hold slack term: clks.rst net clks.rst
Iter 86: Hold WNS: -0.908 Hold TNS: -99.721 #Viol Endpoints: 518 CPU: 0:05:15
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 33 Moves Failed: 8
*info: Moves Generated: 33 Moves Failed: 9
*info: Moves Generated: 33 Moves Failed: 14
*info: Moves Generated: 33 Moves Failed: 15
*info: Moves Generated: 34 Moves Failed: 17
*info: Moves Generated: 35 Moves Failed: 40
*info: Active Nodes: 6063 Moves Generated: 35 Moves Failed: 53 Moves Committed: 35
Worst hold slack term: clks.rst net clks.rst
Iter 87: Hold WNS: -0.908 Hold TNS: -95.302 #Viol Endpoints: 509 CPU: 0:05:15
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 33 Moves Failed: 8
*info: Moves Generated: 33 Moves Failed: 10
*info: Moves Generated: 33 Moves Failed: 14
*info: Moves Generated: 33 Moves Failed: 15
*info: Moves Generated: 33 Moves Failed: 19
*info: Moves Generated: 35 Moves Failed: 48
*info: Active Nodes: 6016 Moves Generated: 35 Moves Failed: 53 Moves Committed: 35
Worst hold slack term: clks.rst net clks.rst
Iter 88: Hold WNS: -0.908 Hold TNS: -91.600 #Viol Endpoints: 501 CPU: 0:05:16
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 33 Moves Failed: 8
*info: Moves Generated: 33 Moves Failed: 10
*info: Moves Generated: 33 Moves Failed: 15
*info: Moves Generated: 33 Moves Failed: 15
*info: Moves Generated: 33 Moves Failed: 19
*info: Active Nodes: 5988 Moves Generated: 33 Moves Failed: 53 Moves Committed: 33
Worst hold slack term: clks.rst net clks.rst
Iter 89: Hold WNS: -0.908 Hold TNS: -87.930 #Viol Endpoints: 496 CPU: 0:05:16
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 31 Moves Failed: 8
*info: Moves Generated: 31 Moves Failed: 10
*info: Moves Generated: 32 Moves Failed: 15
*info: Moves Generated: 33 Moves Failed: 16
*info: Moves Generated: 33 Moves Failed: 19
*info: Active Nodes: 5991 Moves Generated: 33 Moves Failed: 53 Moves Committed: 33
Worst hold slack term: clks.rst net clks.rst
Iter 90: Hold WNS: -0.908 Hold TNS: -83.991 #Viol Endpoints: 489 CPU: 0:05:16
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 31 Moves Failed: 8
*info: Moves Generated: 31 Moves Failed: 10
*info: Moves Generated: 31 Moves Failed: 15
*info: Moves Generated: 31 Moves Failed: 16
*info: Moves Generated: 32 Moves Failed: 20
*info: Active Nodes: 5965 Moves Generated: 32 Moves Failed: 53 Moves Committed: 32
Worst hold slack term: clks.rst net clks.rst
Iter 91: Hold WNS: -0.908 Hold TNS: -80.693 #Viol Endpoints: 486 CPU: 0:05:17
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 31 Moves Failed: 8
*info: Moves Generated: 31 Moves Failed: 10
*info: Moves Generated: 31 Moves Failed: 15
*info: Moves Generated: 31 Moves Failed: 16
*info: Moves Generated: 31 Moves Failed: 20
*info: Active Nodes: 5984 Moves Generated: 32 Moves Failed: 53 Moves Committed: 32
Worst hold slack term: clks.rst net clks.rst
Iter 92: Hold WNS: -0.908 Hold TNS: -77.253 #Viol Endpoints: 482 CPU: 0:05:17
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 31 Moves Failed: 8
*info: Moves Generated: 31 Moves Failed: 14
*info: Moves Generated: 31 Moves Failed: 15
*info: Moves Generated: 31 Moves Failed: 16
*info: Moves Generated: 31 Moves Failed: 28
*info: Active Nodes: 5999 Moves Generated: 31 Moves Failed: 53 Moves Committed: 31
Worst hold slack term: clks.rst net clks.rst
Iter 93: Hold WNS: -0.908 Hold TNS: -73.675 #Viol Endpoints: 476 CPU: 0:05:18
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 31 Moves Failed: 8
*info: Moves Generated: 31 Moves Failed: 14
*info: Moves Generated: 31 Moves Failed: 15
*info: Moves Generated: 31 Moves Failed: 16
*info: Moves Generated: 31 Moves Failed: 29
*info: Active Nodes: 5981 Moves Generated: 31 Moves Failed: 53 Moves Committed: 31
Worst hold slack term: clks.rst net clks.rst
Iter 94: Hold WNS: -0.908 Hold TNS: -70.363 #Viol Endpoints: 470 CPU: 0:05:18
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 30 Moves Failed: 8
*info: Moves Generated: 31 Moves Failed: 14
*info: Moves Generated: 31 Moves Failed: 15
*info: Moves Generated: 31 Moves Failed: 16
*info: Moves Generated: 31 Moves Failed: 33
*info: Active Nodes: 5959 Moves Generated: 31 Moves Failed: 53 Moves Committed: 31
Worst hold slack term: clks.rst net clks.rst
Iter 95: Hold WNS: -0.908 Hold TNS: -67.310 #Viol Endpoints: 465 CPU: 0:05:19
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 30 Moves Failed: 8
*info: Moves Generated: 30 Moves Failed: 14
*info: Moves Generated: 31 Moves Failed: 15
*info: Moves Generated: 31 Moves Failed: 16
*info: Moves Generated: 31 Moves Failed: 33
*info: Active Nodes: 5948 Moves Generated: 31 Moves Failed: 53 Moves Committed: 31
Worst hold slack term: clks.rst net clks.rst
Iter 96: Hold WNS: -0.908 Hold TNS: -63.987 #Viol Endpoints: 458 CPU: 0:05:19
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 30 Moves Failed: 8
*info: Moves Generated: 30 Moves Failed: 14
*info: Moves Generated: 31 Moves Failed: 16
*info: Moves Generated: 31 Moves Failed: 19
*info: Moves Generated: 31 Moves Failed: 33
*info: Active Nodes: 5903 Moves Generated: 31 Moves Failed: 53 Moves Committed: 31
Worst hold slack term: clks.rst net clks.rst
Iter 97: Hold WNS: -0.908 Hold TNS: -61.153 #Viol Endpoints: 448 CPU: 0:05:19
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 29 Moves Failed: 8
*info: Moves Generated: 29 Moves Failed: 14
*info: Moves Generated: 29 Moves Failed: 16
*info: Moves Generated: 30 Moves Failed: 19
*info: Moves Generated: 31 Moves Failed: 33
*info: Active Nodes: 5823 Moves Generated: 31 Moves Failed: 53 Moves Committed: 31
Worst hold slack term: clks.rst net clks.rst
Iter 98: Hold WNS: -0.908 Hold TNS: -58.407 #Viol Endpoints: 445 CPU: 0:05:20
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 29 Moves Failed: 8
*info: Moves Generated: 29 Moves Failed: 15
*info: Moves Generated: 29 Moves Failed: 16
*info: Moves Generated: 29 Moves Failed: 19
*info: Moves Generated: 31 Moves Failed: 33
*info: Active Nodes: 5848 Moves Generated: 31 Moves Failed: 53 Moves Committed: 31
Worst hold slack term: clks.rst net clks.rst
Iter 99: Hold WNS: -0.908 Hold TNS: -55.741 #Viol Endpoints: 433 CPU: 0:05:20
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 28 Moves Failed: 9
*info: Moves Generated: 29 Moves Failed: 15
*info: Moves Generated: 29 Moves Failed: 16
*info: Moves Generated: 29 Moves Failed: 20
*info: Moves Generated: 30 Moves Failed: 33
*info: Active Nodes: 5748 Moves Generated: 31 Moves Failed: 53 Moves Committed: 31
Worst hold slack term: clks.rst net clks.rst
Iter 100: Hold WNS: -0.908 Hold TNS: -52.832 #Viol Endpoints: 424 CPU: 0:05:21
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 28 Moves Failed: 10
*info: Moves Generated: 28 Moves Failed: 15
*info: Moves Generated: 29 Moves Failed: 16
*info: Moves Generated: 29 Moves Failed: 28
*info: Moves Generated: 29 Moves Failed: 34
*info: Active Nodes: 5671 Moves Generated: 31 Moves Failed: 53 Moves Committed: 31
Worst hold slack term: clks.rst net clks.rst
Iter 101: Hold WNS: -0.908 Hold TNS: -49.952 #Viol Endpoints: 411 CPU: 0:05:21
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 28 Moves Failed: 10
*info: Moves Generated: 28 Moves Failed: 15
*info: Moves Generated: 28 Moves Failed: 16
*info: Moves Generated: 28 Moves Failed: 28
*info: Moves Generated: 29 Moves Failed: 35
*info: Active Nodes: 5557 Moves Generated: 30 Moves Failed: 53 Moves Committed: 30
Worst hold slack term: clks.rst net clks.rst
Iter 102: Hold WNS: -0.908 Hold TNS: -47.172 #Viol Endpoints: 401 CPU: 0:05:22
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 28 Moves Failed: 13
*info: Moves Generated: 28 Moves Failed: 15
*info: Moves Generated: 28 Moves Failed: 16
*info: Moves Generated: 28 Moves Failed: 33
*info: Moves Generated: 28 Moves Failed: 36
*info: Active Nodes: 5458 Moves Generated: 29 Moves Failed: 53 Moves Committed: 29
Worst hold slack term: clks.rst net clks.rst
Iter 103: Hold WNS: -0.908 Hold TNS: -44.529 #Viol Endpoints: 391 CPU: 0:05:22
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 28 Moves Failed: 14
*info: Moves Generated: 28 Moves Failed: 15
*info: Moves Generated: 28 Moves Failed: 16
*info: Moves Generated: 28 Moves Failed: 33
*info: Moves Generated: 28 Moves Failed: 38
*info: Active Nodes: 5363 Moves Generated: 28 Moves Failed: 53 Moves Committed: 28
Worst hold slack term: clks.rst net clks.rst
Iter 104: Hold WNS: -0.908 Hold TNS: -42.163 #Viol Endpoints: 383 CPU: 0:05:22
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 27 Moves Failed: 14
*info: Moves Generated: 28 Moves Failed: 15
*info: Moves Generated: 28 Moves Failed: 16
*info: Moves Generated: 28 Moves Failed: 33
*info: Moves Generated: 28 Moves Failed: 38
*info: Active Nodes: 5311 Moves Generated: 28 Moves Failed: 53 Moves Committed: 28
Worst hold slack term: clks.rst net clks.rst
Iter 105: Hold WNS: -0.908 Hold TNS: -39.202 #Viol Endpoints: 371 CPU: 0:05:23
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 25 Moves Failed: 14
*info: Moves Generated: 27 Moves Failed: 15
*info: Moves Generated: 28 Moves Failed: 19
*info: Moves Generated: 28 Moves Failed: 33
*info: Moves Generated: 28 Moves Failed: 39
*info: Active Nodes: 5185 Moves Generated: 28 Moves Failed: 53 Moves Committed: 28
Worst hold slack term: clks.rst net clks.rst
Iter 106: Hold WNS: -0.908 Hold TNS: -36.598 #Viol Endpoints: 358 CPU: 0:05:23
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 25 Moves Failed: 14
*info: Moves Generated: 25 Moves Failed: 15
*info: Moves Generated: 26 Moves Failed: 19
*info: Moves Generated: 27 Moves Failed: 33
*info: Moves Generated: 28 Moves Failed: 50
*info: Active Nodes: 5034 Moves Generated: 28 Moves Failed: 53 Moves Committed: 28
Worst hold slack term: clks.rst net clks.rst
Iter 107: Hold WNS: -0.908 Hold TNS: -34.110 #Viol Endpoints: 345 CPU: 0:05:24
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 24 Moves Failed: 15
*info: Moves Generated: 25 Moves Failed: 16
*info: Moves Generated: 25 Moves Failed: 20
*info: Moves Generated: 27 Moves Failed: 33
*info: Active Nodes: 4885 Moves Generated: 28 Moves Failed: 53 Moves Committed: 28
Worst hold slack term: clks.rst net clks.rst
Iter 108: Hold WNS: -0.908 Hold TNS: -31.451 #Viol Endpoints: 335 CPU: 0:05:24
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 23 Moves Failed: 15
*info: Moves Generated: 24 Moves Failed: 16
*info: Moves Generated: 25 Moves Failed: 28
*info: Moves Generated: 25 Moves Failed: 34
*info: Active Nodes: 4783 Moves Generated: 28 Moves Failed: 53 Moves Committed: 28
Worst hold slack term: clks.rst net clks.rst
Iter 109: Hold WNS: -0.908 Hold TNS: -29.372 #Viol Endpoints: 325 CPU: 0:05:24
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 23 Moves Failed: 15
*info: Moves Generated: 24 Moves Failed: 16
*info: Moves Generated: 24 Moves Failed: 29
*info: Moves Generated: 25 Moves Failed: 36
*info: Active Nodes: 4692 Moves Generated: 27 Moves Failed: 53 Moves Committed: 27
Worst hold slack term: clks.rst net clks.rst
Iter 110: Hold WNS: -0.908 Hold TNS: -27.290 #Viol Endpoints: 313 CPU: 0:05:25
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 23 Moves Failed: 15
*info: Moves Generated: 23 Moves Failed: 16
*info: Moves Generated: 24 Moves Failed: 33
*info: Moves Generated: 25 Moves Failed: 36
*info: Active Nodes: 4544 Moves Generated: 25 Moves Failed: 53 Moves Committed: 25
Worst hold slack term: clks.rst net clks.rst
Iter 111: Hold WNS: -0.908 Hold TNS: -24.899 #Viol Endpoints: 301 CPU: 0:05:25
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 22 Moves Failed: 15
*info: Moves Generated: 23 Moves Failed: 19
*info: Moves Generated: 23 Moves Failed: 33
*info: Moves Generated: 25 Moves Failed: 38
*info: Active Nodes: 4396 Moves Generated: 25 Moves Failed: 53 Moves Committed: 25
Worst hold slack term: clks.rst net clks.rst
Iter 112: Hold WNS: -0.908 Hold TNS: -22.682 #Viol Endpoints: 292 CPU: 0:05:25
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 21 Moves Failed: 15
*info: Moves Generated: 22 Moves Failed: 19
*info: Moves Generated: 23 Moves Failed: 33
*info: Moves Generated: 24 Moves Failed: 38
*info: Active Nodes: 4292 Moves Generated: 24 Moves Failed: 53 Moves Committed: 24
Worst hold slack term: clks.rst net clks.rst
Iter 113: Hold WNS: -0.908 Hold TNS: -20.703 #Viol Endpoints: 279 CPU: 0:05:26
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 21 Moves Failed: 16
*info: Moves Generated: 21 Moves Failed: 20
*info: Moves Generated: 23 Moves Failed: 33
*info: Moves Generated: 23 Moves Failed: 40
*info: Active Nodes: 4130 Moves Generated: 23 Moves Failed: 53 Moves Committed: 23
Worst hold slack term: clks.rst net clks.rst
Iter 114: Hold WNS: -0.908 Hold TNS: -18.850 #Viol Endpoints: 265 CPU: 0:05:26
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 21 Moves Failed: 16
*info: Moves Generated: 21 Moves Failed: 29
*info: Moves Generated: 22 Moves Failed: 33
*info: Active Nodes: 3954 Moves Generated: 23 Moves Failed: 53 Moves Committed: 23
Worst hold slack term: clks.rst net clks.rst
Iter 115: Hold WNS: -0.908 Hold TNS: -16.736 #Viol Endpoints: 251 CPU: 0:05:26
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 21 Moves Failed: 16
*info: Moves Generated: 21 Moves Failed: 33
*info: Moves Generated: 21 Moves Failed: 34
*info: Active Nodes: 3767 Moves Generated: 22 Moves Failed: 53 Moves Committed: 22
Worst hold slack term: clks.rst net clks.rst
Iter 116: Hold WNS: -0.908 Hold TNS: -14.661 #Viol Endpoints: 230 CPU: 0:05:27
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 19 Moves Failed: 17
*info: Moves Generated: 21 Moves Failed: 33
*info: Moves Generated: 21 Moves Failed: 38
*info: Active Nodes: 3460 Moves Generated: 22 Moves Failed: 53 Moves Committed: 22
Worst hold slack term: clks.rst net clks.rst
Iter 117: Hold WNS: -0.908 Hold TNS: -12.885 #Viol Endpoints: 210 CPU: 0:05:27
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 18 Moves Failed: 19
*info: Moves Generated: 18 Moves Failed: 33
*info: Moves Generated: 22 Moves Failed: 40
*info: Active Nodes: 3184 Moves Generated: 22 Moves Failed: 53 Moves Committed: 22
Worst hold slack term: clks.rst net clks.rst
Iter 118: Hold WNS: -0.908 Hold TNS: -11.211 #Viol Endpoints: 192 CPU: 0:05:27
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 17 Moves Failed: 20
*info: Moves Generated: 18 Moves Failed: 33
*info: Active Nodes: 2939 Moves Generated: 21 Moves Failed: 53 Moves Committed: 21
Worst hold slack term: clks.rst net clks.rst
Iter 119: Hold WNS: -0.908 Hold TNS: -9.777 #Viol Endpoints: 171 CPU: 0:05:28
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 16 Moves Failed: 33
*info: Moves Generated: 17 Moves Failed: 36
*info: Active Nodes: 2637 Moves Generated: 20 Moves Failed: 54 Moves Committed: 20
Worst hold slack term: clks.rst net clks.rst
Iter 120: Hold WNS: -0.908 Hold TNS: -8.628 #Viol Endpoints: 153 CPU: 0:05:28
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 14 Moves Failed: 33
*info: Moves Generated: 16 Moves Failed: 38
*info: Active Nodes: 2365 Moves Generated: 18 Moves Failed: 53 Moves Committed: 18
Worst hold slack term: clks.rst net clks.rst
Iter 121: Hold WNS: -0.908 Hold TNS: -7.780 #Viol Endpoints: 136 CPU: 0:05:28
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 14 Moves Failed: 33
*info: Moves Generated: 16 Moves Failed: 44
*info: Active Nodes: 2120 Moves Generated: 16 Moves Failed: 57 Moves Committed: 16
Worst hold slack term: clks.rst net clks.rst
Iter 122: Hold WNS: -0.908 Hold TNS: -6.924 #Viol Endpoints: 122 CPU: 0:05:29
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 25 Moves Failed: 63
*info: Active Nodes: 1902 Moves Generated: 30 Moves Failed: 92 Moves Committed: 30
Worst hold slack term: clks.rst net clks.rst
Iter 123: Hold WNS: -0.908 Hold TNS: -4.368 #Viol Endpoints: 94 CPU: 0:05:29
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 13 Moves Failed: 40
*info: Active Nodes: 1486 Moves Generated: 13 Moves Failed: 57 Moves Committed: 13
Worst hold slack term: clks.rst net clks.rst
Iter 124: Hold WNS: -0.908 Hold TNS: -3.685 #Viol Endpoints: 81 CPU: 0:05:29
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 12 Moves Failed: 40
*info: Active Nodes: 1292 Moves Generated: 13 Moves Failed: 56 Moves Committed: 13
Worst hold slack term: clks.rst net clks.rst
Iter 125: Hold WNS: -0.908 Hold TNS: -3.164 #Viol Endpoints: 67 CPU: 0:05:29
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 16 Moves Failed: 54
*info: Active Nodes: 1073 Moves Generated: 17 Moves Failed: 67 Moves Committed: 17
Worst hold slack term: clks.rst net clks.rst
Iter 126: Hold WNS: -0.908 Hold TNS: -2.159 #Viol Endpoints: 51 CPU: 0:05:29
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 830 Moves Generated: 10 Moves Failed: 60 Moves Committed: 10
Worst hold slack term: clks.rst net clks.rst
Iter 127: Hold WNS: -0.908 Hold TNS: -1.752 #Viol Endpoints: 41 CPU: 0:05:30
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 668 Moves Generated: 7 Moves Failed: 53 Moves Committed: 7
Worst hold slack term: clks.rst net clks.rst
Iter 128: Hold WNS: -0.908 Hold TNS: -1.580 #Viol Endpoints: 35 CPU: 0:05:30
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 573 Moves Generated: 6 Moves Failed: 54 Moves Committed: 6
Worst hold slack term: clks.rst net clks.rst
Iter 129: Hold WNS: -0.908 Hold TNS: -1.264 #Viol Endpoints: 29 CPU: 0:05:30
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 476 Moves Generated: 6 Moves Failed: 58 Moves Committed: 6
Worst hold slack term: clks.rst net clks.rst
Iter 130: Hold WNS: -0.908 Hold TNS: -1.143 #Viol Endpoints: 22 CPU: 0:05:30
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 360 Moves Generated: 4 Moves Failed: 53 Moves Committed: 4
Worst hold slack term: clks.rst net clks.rst
Iter 131: Hold WNS: -0.908 Hold TNS: -1.052 #Viol Endpoints: 18 CPU: 0:05:30
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 302 Moves Generated: 4 Moves Failed: 54 Moves Committed: 4
Worst hold slack term: clks.rst net clks.rst
Iter 132: Hold WNS: -0.908 Hold TNS: -0.994 #Viol Endpoints: 14 CPU: 0:05:30
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 235 Moves Generated: 3 Moves Failed: 55 Moves Committed: 3
Worst hold slack term: clks.rst net clks.rst
Iter 133: Hold WNS: -0.908 Hold TNS: -0.948 #Viol Endpoints: 12 CPU: 0:05:30
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 200 Moves Generated: 2 Moves Failed: 53 Moves Committed: 2
Worst hold slack term: clks.rst net clks.rst
Iter 134: Hold WNS: -0.908 Hold TNS: -0.934 #Viol Endpoints: 10 CPU: 0:05:30
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 164 Moves Generated: 2 Moves Failed: 54 Moves Committed: 2
Worst hold slack term: clks.rst net clks.rst
Iter 135: Hold WNS: -0.908 Hold TNS: -0.924 #Viol Endpoints: 8 CPU: 0:05:31
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 131 Moves Generated: 1 Moves Failed: 54 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 136: Hold WNS: -0.908 Hold TNS: -0.782 #Viol Endpoints: 7 CPU: 0:05:31
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 115 Moves Generated: 0 Moves Failed: 53 Moves Committed: 0
Worst hold slack term: clks.rst net clks.rst
Iter 137: Hold WNS: -0.908 Hold TNS: -0.782 #Viol Endpoints: 7 CPU: 0:05:31
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.287 
	TNS: -0.782 
	VP: 7 
	Worst hold path end point: tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/latch/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -2.152 
	TNS: -1600.212 
	VP: 1453 
	Worst setup path end point:tx_core/tx_crc/crcpkt0/crcin8_d_reg[12]/D 
--------------------------------------------------- 
Worst hold slack term: clks.rst net clks.rst
Iter 0: Hold WNS: -0.908 Hold TNS: -0.782 #Viol Endpoints: 7 CPU: 0:05:31
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 115 Moves Generated: 25 Moves Failed: 8 Moves Committed: 10
Worst hold slack term: clks.rst net clks.rst
Iter 1: Hold WNS: -0.908 Hold TNS: -0.146 #Viol Endpoints: 1 CPU: 0:05:33
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 17 Moves Generated: 4 Moves Failed: 1 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 2: Hold WNS: -0.908 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:05:33
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 1 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold slack term: clks.rst net clks.rst
Iter 3: Hold WNS: -0.908 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:05:33
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.000 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -2.152 
	TNS: -1604.442 
	VP: 1454 
	Worst setup path end point:tx_core/tx_crc/crcpkt0/crcin8_d_reg[12]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.000 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -2.152 
	TNS: -1604.442 
	VP: 1454 
	Worst setup path end point:tx_core/tx_crc/crcpkt0/crcin8_d_reg[12]/D 
--------------------------------------------------- 
Density after buffering = 0.837 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 5794 nets for commit
*info: Added a total of 5674 cells to fix/reduce hold violation
*info:
*info:          669 cells of type 'CLKBUF3' used
*info:          481 cells of type 'CLKBUF2' used
*info:          777 cells of type 'CLKBUF1' used
*info:         1987 cells of type 'BUFX4' used
*info:         1760 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 1 net(s) have violated hold timing slacks.
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:02:32, REAL=0:02:32, totSessionCpu=0:15:33, mem=492.8M) ***
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.2, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.2   mem=492.8M  mem(used)=0.0M***
Total net length = 3.229e+06 (1.593e+06 1.636e+06) (ext = 3.546e+05)
default core: bins with density >  0.75 = 28.3 % ( 77 / 272 )
**optDesign ... cpu = 0:02:35, real = 0:02:37, mem = 492.8M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Thu Nov  3 17:01:27 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 25805 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 5674
#  Total number of placement changes (moved instances are counted twice) = 5674
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (959.600 1105.000) on metal1 for NET FE_PHN141_w_dch_WVALID. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1415.200 805.000) on metal1 for NET FE_PHN448_w_ach_AWVALID. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (928.800 1175.000) on metal1 for NET FE_PHN577_w_dch_WLAST. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1318.250 253.650) on metal1 for NET FE_PHN961_tx_core_pfifo_datain_51_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1610.000 135.000) on metal1 for NET FE_PHN961_tx_core_pfifo_datain_51_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (42.000 305.700) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (91.600 674.300) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1286.800 474.300) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (867.600 345.700) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1539.050 1553.650) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1174.000 1534.300) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (744.400 1565.700) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (694.800 1305.700) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (706.800 1385.700) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (785.200 1245.700) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (666.000 1314.300) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (650.000 1214.300) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (738.800 1294.300) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (701.200 1345.700) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN A at (670.800 1205.700) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/pfifo_dataout_1[60] are dangling and deleted.
#18665 routed nets are extracted.
#    656 (2.25%) extracted nets are partially routed.
#2825 routed nets are imported.
#5609 (19.25%) nets are without wires.
#2046 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 29145.
#Number of eco nets is 656
#
#Start data preparation...
#
#Data preparation is done on Thu Nov  3 17:01:29 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Nov  3 17:01:29 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       29583      73.59%
#  Metal 2        V       29583      19.07%
#  Metal 3        H       29583       0.00%
#  Metal 4        V       29583       0.00%
#  Metal 5        H       29583       0.00%
#  Metal 6        V       29583       0.00%
#  ------------------------------------------
#  Total                 177498      15.44%
#
#  596 nets (2.04%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 500.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 500.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 500.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 500.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 500.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 500.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#   Metal 1    131(0.85%)      1(0.01%)      0(0.00%)   (0.86%)
#   Metal 2    544(2.27%)     22(0.09%)      1(0.00%)   (2.36%)
#   Metal 3    263(0.89%)     19(0.06%)      0(0.00%)   (0.95%)
#   Metal 4     65(0.22%)      3(0.01%)      0(0.00%)   (0.23%)
#   Metal 5    131(0.44%)     25(0.08%)      6(0.02%)   (0.55%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total   1134(0.72%)     70(0.04%)      7(0.00%)   (0.77%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 3612032 um.
#Total half perimeter of net bounding box = 3336343 um.
#Total wire length on LAYER metal1 = 62315 um.
#Total wire length on LAYER metal2 = 457533 um.
#Total wire length on LAYER metal3 = 944122 um.
#Total wire length on LAYER metal4 = 952456 um.
#Total wire length on LAYER metal5 = 787915 um.
#Total wire length on LAYER metal6 = 407690 um.
#Total number of vias = 204701
#Up-Via Summary (total 204701):
#           
#-----------------------
#  Metal 1        77513
#  Metal 2        71854
#  Metal 3        35963
#  Metal 4        13562
#  Metal 5         5809
#-----------------------
#                204701 
#
#Max overcon = 6 tracks.
#Total overcon = 0.77%.
#Worst layer Gcell overcon rate = 0.95%.
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 8.00 (Mb)
#Total memory = 500.00 (Mb)
#Peak memory = 532.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 73.5% required routing.
#    number of violations = 3107
#45.4% of the total area is being checked for drcs
#45.4% of the total area was checked
#    number of violations = 20465
#cpu time = 00:00:44, elapsed time = 00:00:44, memory = 500.00 (Mb)
#start 1st optimization iteration ...
#    completing 10% with 18317 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 500.00 (Mb)
#    completing 20% with 16104 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 500.00 (Mb)
#    completing 30% with 13826 violations
#    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 500.00 (Mb)
#    completing 40% with 11784 violations
#    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 500.00 (Mb)
#    completing 50% with 9836 violations
#    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 500.00 (Mb)
#    completing 60% with 7838 violations
#    cpu time = 00:00:18, elapsed time = 00:00:18, memory = 500.00 (Mb)
#    completing 70% with 5881 violations
#    cpu time = 00:00:21, elapsed time = 00:00:21, memory = 500.00 (Mb)
#    completing 80% with 3889 violations
#    cpu time = 00:00:24, elapsed time = 00:00:24, memory = 500.00 (Mb)
#    completing 90% with 2160 violations
#    cpu time = 00:00:27, elapsed time = 00:00:27, memory = 500.00 (Mb)
#    completing 100% with 302 violations
#    cpu time = 00:00:30, elapsed time = 00:00:30, memory = 500.00 (Mb)
#    number of violations = 302
#cpu time = 00:00:30, elapsed time = 00:00:30, memory = 500.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 229
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 500.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 145
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 500.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 139
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 500.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 138
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 500.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 48
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 500.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 500.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 500.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 500.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 500.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 18
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 500.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 500.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 500.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 500.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 18
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 500.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 3627465 um.
#Total half perimeter of net bounding box = 3336343 um.
#Total wire length on LAYER metal1 = 46421 um.
#Total wire length on LAYER metal2 = 468657 um.
#Total wire length on LAYER metal3 = 939990 um.
#Total wire length on LAYER metal4 = 929682 um.
#Total wire length on LAYER metal5 = 814265 um.
#Total wire length on LAYER metal6 = 428450 um.
#Total number of vias = 223064
#Up-Via Summary (total 223064):
#           
#-----------------------
#  Metal 1        77988
#  Metal 2        78554
#  Metal 3        41033
#  Metal 4        17882
#  Metal 5         7607
#-----------------------
#                223064 
#
#Total number of DRC violations = 18
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 18
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:01:24
#Elapsed time = 00:01:24
#Increased memory = 0.00 (Mb)
#Total memory = 500.00 (Mb)
#Peak memory = 532.00 (Mb)
#
#Start Post Routing Optimization.
#Complete Post Routing Optimization.
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 500.00 (Mb)
#Peak memory = 532.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 596
#Total wire length = 3627465 um.
#Total half perimeter of net bounding box = 3336343 um.
#Total wire length on LAYER metal1 = 46421 um.
#Total wire length on LAYER metal2 = 468657 um.
#Total wire length on LAYER metal3 = 939990 um.
#Total wire length on LAYER metal4 = 929682 um.
#Total wire length on LAYER metal5 = 814265 um.
#Total wire length on LAYER metal6 = 428450 um.
#Total number of vias = 223064
#Up-Via Summary (total 223064):
#           
#-----------------------
#  Metal 1        77988
#  Metal 2        78554
#  Metal 3        41033
#  Metal 4        17882
#  Metal 5         7607
#-----------------------
#                223064 
#
#Total number of DRC violations = 18
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 18
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:01:24
#Elapsed time = 00:01:24
#Increased memory = 0.00 (Mb)
#Total memory = 500.00 (Mb)
#Peak memory = 532.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 29145 NETS and 0 SPECIALNETS signatures
#Created 26476 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:01:38
#Elapsed time = 00:01:38
#Increased memory = 15.00 (Mb)
#Total memory = 507.00 (Mb)
#Peak memory = 532.00 (Mb)
#Number of warnings = 48
#Total number of warnings = 179
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Nov  3 17:03:05 2016
#
**optDesign ... cpu = 0:04:13, real = 0:04:15, mem = 507.7M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_core' of instances=26475 and nets=29145 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_Lo2ct1_15215.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 506.7M)
Creating parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for storing RC.
Extracted 10.0008% (CPU Time= 0:00:00.3  MEM= 506.7M)
Extracted 20.0006% (CPU Time= 0:00:00.5  MEM= 506.7M)
Extracted 30.0009% (CPU Time= 0:00:00.6  MEM= 506.7M)
Extracted 40.0007% (CPU Time= 0:00:00.7  MEM= 506.7M)
Extracted 50.001% (CPU Time= 0:00:00.8  MEM= 506.7M)
Extracted 60.0008% (CPU Time= 0:00:01.0  MEM= 506.7M)
Extracted 70.0006% (CPU Time= 0:00:01.1  MEM= 506.7M)
Extracted 80.0009% (CPU Time= 0:00:01.3  MEM= 506.7M)
Extracted 90.0007% (CPU Time= 0:00:01.4  MEM= 506.7M)
Extracted 100% (CPU Time= 0:00:01.7  MEM= 506.7M)
Nr. Extracted Resistors     : 421326
Nr. Extracted Ground Cap.   : 448405
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:04.0  MEM: 506.656M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 506.7M, InitMEM = 506.7M)
Number of Loop : 6
Start delay calculation (mem=506.656M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 506.7M)
Closing parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq'. 27099 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.5 real=0:00:02.0 mem=506.656M 0)
*** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 506.7M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:17, real = 0:04:21, mem = 506.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.278  | -2.278  | -1.062  | -2.058  | -0.784  | -0.699  |
|           TNS (ns):| -1804.9 | -1326.0 |-260.078 |-448.621 | -76.240 | -30.214 |
|    Violating Paths:|  1525   |  1166   |   462   |   297   |   185   |   62    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.919  |  0.025  | -0.919  |  1.628  |  0.650  |  0.333  |
|           TNS (ns):| -2625.3 |  0.000  | -2625.3 |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|  3227   |    0    |  3227   |    0    |    0    |    0    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.030   |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.732%
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:05.0, REAL=0:00:07.0, TOTCPU=0:04:20, TOTREAL=0:04:26, MEM=506.7M
**optDesign ... cpu = 0:04:22, real = 0:04:29, mem = 506.7M **
*** Finished optDesign ***
<CMD> deselectAll
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRouteOptHold -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'eth_core' of instances=26475 and nets=29145 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_Lo2ct1_15215.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 506.7M)
Creating parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for storing RC.
Extracted 10.0008% (CPU Time= 0:00:00.3  MEM= 506.7M)
Extracted 20.0006% (CPU Time= 0:00:00.4  MEM= 506.7M)
Extracted 30.0009% (CPU Time= 0:00:00.6  MEM= 506.7M)
Extracted 40.0007% (CPU Time= 0:00:00.7  MEM= 506.7M)
Extracted 50.001% (CPU Time= 0:00:00.8  MEM= 506.7M)
Extracted 60.0008% (CPU Time= 0:00:01.0  MEM= 506.7M)
Extracted 70.0006% (CPU Time= 0:00:01.1  MEM= 506.7M)
Extracted 80.0009% (CPU Time= 0:00:01.3  MEM= 506.7M)
Extracted 90.0007% (CPU Time= 0:00:01.4  MEM= 506.7M)
Extracted 100% (CPU Time= 0:00:01.7  MEM= 506.7M)
Nr. Extracted Resistors     : 421326
Nr. Extracted Ground Cap.   : 448405
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_Lo2ct1_15215.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.9  Real Time: 0:00:02.0  MEM: 506.656M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.919  |  0.025  | -0.919  |  1.628  |  0.650  |  0.333  |
|           TNS (ns):| -2625.3 |  0.000  | -2625.3 |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|  3227   |    0    |  3227   |    0    |    0    |    0    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 83.732%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 5.74 sec
Total Real time: 7.0 sec
Total Memory Usage: 506.65625 Mbytes
<CMD> setLayerPreference congestH -isVisible 0
<CMD> setLayerPreference congestV -isVisible 0
<CMD> setLayerPreference congestObj -isVisible 1
<CMD> summaryReport -outdir summaryReport -browser
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell eth_core.
Finish to collect the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Generating Assign Statements report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Unable to show report file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_CG/PnR/summaryReport/eth_core.main.htm: INFO: (HELPAPI-001) Status is OK
Report also saved in file summaryReport/eth_core.main.htm.
<CMD> reportGateCount -level 5 -limit 100 -outfile eth_core.gateCount
Gate area 24.0000 um^2
[0] eth_core Gates=66345 Cells=26475 Area=1592288.0 um^2
[1] tx_core/axi_master Gates=10447 Cells=4157 Area=250736.0 um^2
[1] tx_core/dma_reg_tx Gates=14957 Cells=5904 Area=358984.0 um^2
[1] tx_core/tx_crc/crcpkt2 Gates=10967 Cells=4323 Area=263208.0 um^2
[1] tx_core/tx_crc/crcpkt1 Gates=10978 Cells=4329 Area=263488.0 um^2
[1] tx_core/tx_crc/crcpkt0 Gates=10999 Cells=4338 Area=263992.0 um^2
<CMD> reportGateCount -level 5 -limit 100 -stdCellOnly -outfile eth_core.gateCount
Gate area 24.0000 um^2
[0] eth_core Gates=66345 Cells=26475 Area=1592288.0 um^2
[1] tx_core/axi_master Gates=10447 Cells=4157 Area=250736.0 um^2
[1] tx_core/dma_reg_tx Gates=14957 Cells=5904 Area=358984.0 um^2
[1] tx_core/tx_crc/crcpkt2 Gates=10967 Cells=4323 Area=263208.0 um^2
[1] tx_core/tx_crc/crcpkt1 Gates=10978 Cells=4329 Area=263488.0 um^2
[1] tx_core/tx_crc/crcpkt0 Gates=10999 Cells=4338 Area=263992.0 um^2
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Nov  3 17:08:13 2016

Design Name: eth_core
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1690.0000, 1670.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 17:08:13 **** Processed 5000 nets (Total 29145)
**** 17:08:13 **** Processed 10000 nets (Total 29145)
**** 17:08:14 **** Processed 15000 nets (Total 29145)
**** 17:08:14 **** Processed 20000 nets (Total 29145)
**** 17:08:14 **** Processed 25000 nets (Total 29145)

VC Elapsed Time: 0:00:01.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Nov  3 17:08:14 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.0  MEM: 0.000M)

**ERROR: (ENCSYT-30008):	PowerGrid libraries are not provided.
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
*** Memory pool thread-safe mode activated.
**ERROR: (ENCSYT-30008):	PowerGrid libraries are not provided.
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
**ERROR: **ERROR: (ENCPARA-2480):	Must specify domain name.

**ERROR: **ERROR: (ENCPARA-2451):	Must specify pad location file.

<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 3.0303030303
'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> read_activity_file -format VCD -vcd_scope {} -start {} -end {} -vcd_block {} ../../../tb/mac_core_cg.vcd
'read_activity_file' finished successfully.
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_powerup_analysis -mode accurate -ultrasim_simulation_mode ms
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile .//eth_core.rpt


Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 522.8M, InitMEM = 522.8M)
Number of Loop : 6
Start delay calculation (mem=522.801M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:01.5 real=0:00:01.0 mem=522.801M 0)
*** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 522.8M) ***
Start force assigning power rail voltages for view default_view_setup
Finished assigning power rail voltages

CPE found ground net: gnd
CPE found power net: vdd  voltage: 0V

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
WARNING (POWER-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


INFO (POWER-1606): Found clock 'clk' with frequency 303.03MHz from SDC file.


Parsing VCD file ../../../tb/mac_core_cg.vcd


Starting Reading VCD variables
2016-Nov-03 17:20:09 (2016-Nov-04 00:20:09 GMT)

Finished Reading VCD variables
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT)
   
The vcd command required:
   		1.03 user, 0.00 system, and 1.03 real seconds

   Total number of value changes: 0.

   Total simulation time: 5.145e-06s.

   With this vcd command,  0 value changes and 5.14489e-06 second
simulation time were counted for power consumption calculation.

  Filename (activity)          : ../../../tb/mac_core_cg.vcd
  Found in design              : 0/213445
  Coverage for file            : 0/27162 = 0%

  213445 nets were found in the VCD file(s) but were not in
  the design.  These nets are not reported because
  'read_activity_file -report_missing_nets' is set to false (default).

Propagating signal activity...


Starting Levelizing
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT)
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 5%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 10%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 15%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 20%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 25%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 30%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 35%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 40%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 45%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 50%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 55%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 60%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 65%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 70%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 75%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 80%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 85%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 90%
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT): 95%

Finished Levelizing
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT)

Starting Activity Propagation
2016-Nov-03 17:20:10 (2016-Nov-04 00:20:10 GMT)
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT): 5%
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT): 10%
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT): 15%
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT): 20%
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT): 25%
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT): 30%
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT): 35%
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT): 40%
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT): 45%
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT): 50%
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT): 55%
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT): 60%
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT): 65%
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT): 70%
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT): 75%
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT): 80%

Finished Activity Propagation
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT)

Starting Calculating power
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT)

Calculating power dissipation...

 ... Calculating switching power
  instance
tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/FE_PHC5805_n1894 is
not connected to any rail
  instance
tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/FE_PHC5804_n1894 is
not connected to any rail
  instance tx_core/axi_master/FE_PHC5803_m_r_dch_RID_1_ is not connected to
any rail
  instance tx_core/axi_master/FE_PHC5802_n1196 is not connected to any rail
  instance tx_core/axi_master/FE_PHC5801_n96 is not connected to any rail
  only first five unconnected instances are listed...
2016-Nov-03 17:20:11 (2016-Nov-04 00:20:11 GMT): 5%
2016-Nov-03 17:20:12 (2016-Nov-04 00:20:12 GMT): 10%
2016-Nov-03 17:20:12 (2016-Nov-04 00:20:12 GMT): 15%
2016-Nov-03 17:20:12 (2016-Nov-04 00:20:12 GMT): 20%
2016-Nov-03 17:20:12 (2016-Nov-04 00:20:12 GMT): 25%
2016-Nov-03 17:20:12 (2016-Nov-04 00:20:12 GMT): 30%
2016-Nov-03 17:20:12 (2016-Nov-04 00:20:12 GMT): 35%
2016-Nov-03 17:20:12 (2016-Nov-04 00:20:12 GMT): 40%
2016-Nov-03 17:20:12 (2016-Nov-04 00:20:12 GMT): 45%
2016-Nov-03 17:20:12 (2016-Nov-04 00:20:12 GMT): 50%
 ... Calculating internal and leakage power
2016-Nov-03 17:20:12 (2016-Nov-04 00:20:12 GMT): 55%
2016-Nov-03 17:20:12 (2016-Nov-04 00:20:12 GMT): 60%
2016-Nov-03 17:20:12 (2016-Nov-04 00:20:12 GMT): 65%
2016-Nov-03 17:20:12 (2016-Nov-04 00:20:12 GMT): 70%
2016-Nov-03 17:20:12 (2016-Nov-04 00:20:12 GMT): 75%
2016-Nov-03 17:20:12 (2016-Nov-04 00:20:12 GMT): 80%
2016-Nov-03 17:20:13 (2016-Nov-04 00:20:13 GMT): 85%
2016-Nov-03 17:20:13 (2016-Nov-04 00:20:13 GMT): 90%
2016-Nov-03 17:20:13 (2016-Nov-04 00:20:13 GMT): 95%

Finished Calculating power
2016-Nov-03 17:20:13 (2016-Nov-04 00:20:13 GMT)
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       149.5      63.51%
Total Switching Power:       85.86      36.49%
Total Leakage Power:     0.00403   0.001713%
Total Power:       235.3
-----------------------------------------------------------------------------------------
WARNING (POWER-2041): There are instances which are not connected to power or ground nets in this design. They are put into default power/ground rail uti files. The list of instance names can be obtained by using itaputil on the uti files.

report_power consumed time (real time) 00:00:08 : increased peak memory
(599M) by 0
Output file is .//eth_core.rpt.
<CMD> view_dynamic_waveform
**ERROR: (ENCLIC-90):	This command does not have the necessary license to run, you must get access to one of the following licenses before you can run the command:  epsxl.
Use 'setLicenseCheck -status' to see the current licenses in use and for more information.
<CMD> view_analysis_results
<CMD> view_analysis_results
<CMD> view_analysis_results
<CMD> saveDesign eth_core.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "eth_core.enc.dat/eth_core.v.gz" ...
**WARN: (ENCSYC-6105):	Option '-pt' is obsolete. The option is ignored in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option.
**WARN: (ENCSYC-6108):	Option '-filePrefix' is obsolete. This option still works in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option. Use '<filename>' option instead.
Saving clock tree spec file 'eth_core.enc.dat/eth_core.ctstch' ...
Saving configuration ...
Saving preference file eth_core.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 18 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=535.8M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=535.8M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...

*** Memory Usage v0.159.2.9 (Current mem = 536.816M, initial mem = 50.625M) ***
--- Ending "Encounter" (totcpu=0:21:07, real=1:17:56, mem=536.8M) ---
