INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ELD LAB/ak/ak.srcs/sources_1/new/log_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ELD LAB/ak/ak.srcs/sim_1/new/log_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/ELD LAB/ak/ak.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
