
*** Running vivado
    with args -log AES_wiring_MixColumns_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES_wiring_MixColumns_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source AES_wiring_MixColumns_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 484.258 ; gain = 196.008
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/AMDSOFT/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: AES_wiring_MixColumns_0_0
Command: synth_design -top AES_wiring_MixColumns_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24980
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 932.129 ; gain = 409.559
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AES_wiring_MixColumns_0_0' [d:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.gen/sources_1/bd/AES_wiring/ip/AES_wiring_MixColumns_0_0/synth/AES_wiring_MixColumns_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'MixColumns' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:15]
INFO: [Synth 8-3491] module 'LUT_mul2' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:4' bound to instance 'l' of component 'LUT_mul2' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:41]
INFO: [Synth 8-638] synthesizing module 'LUT_mul2' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:9]
INFO: [Synth 8-226] default block is never used [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'LUT_mul2' (0#1) [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:9]
INFO: [Synth 8-3491] module 'LUT_mul2' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:4' bound to instance 'l' of component 'LUT_mul2' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:41]
INFO: [Synth 8-3491] module 'LUT_mul2' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:4' bound to instance 'l' of component 'LUT_mul2' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:41]
INFO: [Synth 8-3491] module 'LUT_mul2' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:4' bound to instance 'l' of component 'LUT_mul2' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:41]
INFO: [Synth 8-3491] module 'LUT_mul2' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:4' bound to instance 'l' of component 'LUT_mul2' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:41]
INFO: [Synth 8-3491] module 'LUT_mul2' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:4' bound to instance 'l' of component 'LUT_mul2' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:41]
INFO: [Synth 8-3491] module 'LUT_mul2' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:4' bound to instance 'l' of component 'LUT_mul2' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:41]
INFO: [Synth 8-3491] module 'LUT_mul2' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:4' bound to instance 'l' of component 'LUT_mul2' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:41]
INFO: [Synth 8-3491] module 'LUT_mul2' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:4' bound to instance 'l' of component 'LUT_mul2' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:41]
INFO: [Synth 8-3491] module 'LUT_mul2' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:4' bound to instance 'l' of component 'LUT_mul2' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:41]
INFO: [Synth 8-3491] module 'LUT_mul2' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:4' bound to instance 'l' of component 'LUT_mul2' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:41]
INFO: [Synth 8-3491] module 'LUT_mul2' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:4' bound to instance 'l' of component 'LUT_mul2' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:41]
INFO: [Synth 8-3491] module 'LUT_mul2' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:4' bound to instance 'l' of component 'LUT_mul2' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:41]
INFO: [Synth 8-3491] module 'LUT_mul2' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:4' bound to instance 'l' of component 'LUT_mul2' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:41]
INFO: [Synth 8-3491] module 'LUT_mul2' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:4' bound to instance 'l' of component 'LUT_mul2' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:41]
INFO: [Synth 8-3491] module 'LUT_mul2' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul2.vhd:4' bound to instance 'l' of component 'LUT_mul2' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:41]
INFO: [Synth 8-3491] module 'LUT_mul3' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:6' bound to instance 'lu30' of component 'LUT_mul3' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:48]
INFO: [Synth 8-638] synthesizing module 'LUT_mul3' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:12]
INFO: [Synth 8-226] default block is never used [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'LUT_mul3' (0#1) [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:12]
INFO: [Synth 8-3491] module 'LUT_mul3' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:6' bound to instance 'lu31' of component 'LUT_mul3' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:52]
INFO: [Synth 8-3491] module 'LUT_mul3' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:6' bound to instance 'lu32' of component 'LUT_mul3' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:56]
INFO: [Synth 8-3491] module 'LUT_mul3' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:6' bound to instance 'lu33' of component 'LUT_mul3' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:60]
INFO: [Synth 8-3491] module 'LUT_mul3' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:6' bound to instance 'lu30' of component 'LUT_mul3' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:48]
INFO: [Synth 8-3491] module 'LUT_mul3' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:6' bound to instance 'lu31' of component 'LUT_mul3' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:52]
INFO: [Synth 8-3491] module 'LUT_mul3' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:6' bound to instance 'lu32' of component 'LUT_mul3' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:56]
INFO: [Synth 8-3491] module 'LUT_mul3' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:6' bound to instance 'lu33' of component 'LUT_mul3' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:60]
INFO: [Synth 8-3491] module 'LUT_mul3' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:6' bound to instance 'lu30' of component 'LUT_mul3' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:48]
INFO: [Synth 8-3491] module 'LUT_mul3' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:6' bound to instance 'lu31' of component 'LUT_mul3' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:52]
INFO: [Synth 8-3491] module 'LUT_mul3' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:6' bound to instance 'lu32' of component 'LUT_mul3' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:56]
INFO: [Synth 8-3491] module 'LUT_mul3' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:6' bound to instance 'lu33' of component 'LUT_mul3' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:60]
INFO: [Synth 8-3491] module 'LUT_mul3' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:6' bound to instance 'lu30' of component 'LUT_mul3' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:48]
INFO: [Synth 8-3491] module 'LUT_mul3' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:6' bound to instance 'lu31' of component 'LUT_mul3' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:52]
INFO: [Synth 8-3491] module 'LUT_mul3' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:6' bound to instance 'lu32' of component 'LUT_mul3' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:56]
INFO: [Synth 8-3491] module 'LUT_mul3' declared at 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/LUT_mul3.vhd:6' bound to instance 'lu33' of component 'LUT_mul3' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:60]
WARNING: [Synth 8-614] signal 'INPUT' is read in the process but is not in the sensitivity list [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:67]
WARNING: [Synth 8-614] signal 'complete' is read in the process but is not in the sensitivity list [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:67]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'MixColumns' (0#1) [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:15]
INFO: [Synth 8-6155] done synthesizing module 'AES_wiring_MixColumns_0_0' (0#1) [d:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.gen/sources_1/bd/AES_wiring/ip/AES_wiring_MixColumns_0_0/synth/AES_wiring_MixColumns_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1031.363 ; gain = 508.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1031.363 ; gain = 508.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1031.363 ; gain = 508.793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-327] inferring latch for variable 'OUTPUT_reg' [D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.srcs/sources_1/new/MixColumns.vhd:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1031.363 ; gain = 508.793
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1228.254 ; gain = 705.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------------+---------------------------+---------------+----------------+
|Module Name               | RTL Object                | Depth x Width | Implemented As | 
+--------------------------+---------------------------+---------------+----------------+
|LUT_mul2                  | byte_out                  | 256x8         | LUT            | 
|LUT_mul3                  | byte_out                  | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu2[0].l/byte_out    | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu2[1].l/byte_out    | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu2[2].l/byte_out    | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu2[3].l/byte_out    | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu2[4].l/byte_out    | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu2[5].l/byte_out    | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu2[6].l/byte_out    | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu2[7].l/byte_out    | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu2[8].l/byte_out    | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu2[9].l/byte_out    | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu2[10].l/byte_out   | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu2[11].l/byte_out   | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu2[12].l/byte_out   | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu2[13].l/byte_out   | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu2[14].l/byte_out   | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu2[15].l/byte_out   | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu3[0].lu30/byte_out | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu3[0].lu31/byte_out | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu3[0].lu32/byte_out | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu3[0].lu33/byte_out | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu3[1].lu30/byte_out | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu3[1].lu31/byte_out | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu3[1].lu32/byte_out | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu3[1].lu33/byte_out | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu3[2].lu30/byte_out | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu3[2].lu31/byte_out | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu3[2].lu32/byte_out | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu3[2].lu33/byte_out | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu3[3].lu30/byte_out | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu3[3].lu31/byte_out | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu3[3].lu32/byte_out | 256x8         | LUT            | 
|AES_wiring_MixColumns_0_0 | inst/lu3[3].lu33/byte_out | 256x8         | LUT            | 
+--------------------------+---------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1235.766 ; gain = 713.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1235.766 ; gain = 713.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1235.766 ; gain = 713.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1235.766 ; gain = 713.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1235.766 ; gain = 713.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1235.766 ; gain = 713.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1235.766 ; gain = 713.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1235.766 ; gain = 713.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |   256|
|3     |LUT3 |   256|
|4     |LUT5 |    64|
|5     |LUT6 |   112|
|6     |FDCE |   129|
|7     |FDPE |   128|
|8     |LDC  |   256|
+------+-----+------+

Report Instance Areas: 
+------+----------------+-----------+------+
|      |Instance        |Module     |Cells |
+------+----------------+-----------+------+
|1     |top             |           |  1202|
|2     |  inst          |MixColumns |  1202|
|3     |    \lu2[0].l   |LUT_mul2   |     1|
|4     |    \lu2[10].l  |LUT_mul2_0 |     1|
|5     |    \lu2[12].l  |LUT_mul2_1 |     1|
|6     |    \lu2[14].l  |LUT_mul2_2 |     1|
|7     |    \lu2[2].l   |LUT_mul2_3 |     1|
|8     |    \lu2[4].l   |LUT_mul2_4 |     1|
|9     |    \lu2[6].l   |LUT_mul2_5 |     1|
|10    |    \lu2[8].l   |LUT_mul2_6 |     1|
+------+----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1235.766 ; gain = 713.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1235.766 ; gain = 713.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1235.766 ; gain = 713.195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1247.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'AES_wiring_MixColumns_0_0' is not ideal for floorplanning, since the cellview 'MixColumns' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1323.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  LDC => LDCE: 256 instances

Synth Design complete | Checksum: 4720ece9
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1323.863 ; gain = 806.445
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.runs/AES_wiring_MixColumns_0_0_synth_1/AES_wiring_MixColumns_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1659.508 ; gain = 335.645
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP AES_wiring_MixColumns_0_0, cache-ID = 32db1d4044912df8
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/repos/AES_Encrypt_VHDL/AES_encryption/AES_encryption.runs/AES_wiring_MixColumns_0_0_synth_1/AES_wiring_MixColumns_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AES_wiring_MixColumns_0_0_utilization_synth.rpt -pb AES_wiring_MixColumns_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 16 17:14:29 2023...
