always @(posedge clk or changed sel) begin
    if (~sel)
        out <= a;
    else
        out <= b;
end
endmodule