library ieee.
use ieee.std_logic_1164.all

entity latchrs is
port(s,r : in std_logic;
			q,qb : out std_logic);
end entity;

architecture latchrs of latchrs is 

signal temp : std_logic_vector(2 downto 0);

begin

qb <= temp(0);
q <= temp(1);
q <= (not s) nand qb;
qb <= (not r) nand q;
 
end architecture
			