{
  "questions": [
    {
      "question": "What is the primary function of a multiplexer (MUX) in digital logic design?",
      "options": [
        "To store a single bit of data.",
        "To perform arithmetic operations.",
        "To select one of several input signals and route it to a single output.",
        "To amplify an analog signal.",
        "To convert a parallel input to a serial output."
      ],
      "correct": 2
    },
    {
      "question": "In pipelined processor design, what is a 'structural hazard'?",
      "options": [
        "Occurs when an instruction attempts to use data that has not yet been produced by a prior instruction.",
        "Occurs when there is a dependency between instructions that changes the flow of control, such as a branch instruction.",
        "Arises when multiple instructions require the same hardware resource simultaneously, and the hardware cannot support all requests at once.",
        "Refers to a failure in the processor's physical structure due to manufacturing defects.",
        "Describes a situation where an instruction cannot be fetched from memory due to a cache miss."
      ],
      "correct": 2
    },
    {
      "question": "What is the primary role of an 'arbiter' in a multi-master, multi-slave communication system within a System-on-Chip (SoC)?",
      "options": [
        "To convert parallel data into serial data for transmission.",
        "To ensure that only one master can access a shared resource at any given time, preventing conflicts.",
        "To amplify weak signals to improve signal integrity across long traces.",
        "To store configuration registers for various peripheral blocks.",
        "To generate clock signals for different clock domains."
      ],
      "correct": 1
    },
    {
      "question": "In the context of VLSI design, what is 'Design Technology Co-Optimization (DTCO)' primarily concerned with?",
      "options": [
        "Optimizing the trade-offs between power consumption and performance at the software application level.",
        "The simultaneous optimization of process technology, device architecture, and circuit design to achieve better overall system performance and cost.",
        "Minimizing the number of interconnect layers used in a multi-layer metal stack.",
        "The verification of design functionality across different operating temperatures and voltages.",
        "Ensuring that the chip design complies with international standards for electromagnetic compatibility."
      ],
      "correct": 1
    },
    {
      "question": "Which of the following is a key characteristic of a Von Neumann architecture?",
      "options": [
        "Separate memory spaces for instructions and data.",
        "Instructions are fetched and executed in parallel from different memory banks.",
        "A single address space and bus for both instructions and data.",
        "Employs a cache hierarchy with separate L1 caches for instructions and data.",
        "All data processing occurs within a dedicated floating-point unit."
      ],
      "correct": 2
    }
  ]
}