// Seed: 988089022
module module_0 (
    output tri id_0,
    input tri id_1,
    input supply0 id_2,
    output wor id_3,
    input uwire id_4,
    input wor id_5
);
  logic [1 : -1] id_7;
  assign module_1.id_5 = 0;
  assign id_3 = -1 && id_5;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri  id_2,
    output wor  id_3,
    input  tri1 id_4,
    output tri0 id_5
);
  parameter id_7 = |1;
  logic ["" : -1] id_8;
  ;
  wire id_9;
  wire id_10;
  xor primCall (id_1, id_11, id_2, id_9, id_8, id_0, id_10, id_7, id_4);
  wire id_11;
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_1,
      id_4,
      id_2
  );
  assign id_9 = id_9;
endmodule
