[1] M. Ekman and P. Stenstrom, “A robust main-memory compression scheme,” in Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA ’05).
IEEE, 2005.
[2] R. B. Tremaine, P. A. Franaszek, J. T. Robinson, C. O.
Schulz, T. B. Smith, M. E. Wazlowski, and P. M. Bland,
“IBM memory expansion technology (MXT),” IBM Journal
of Research and Development, 2001.
[3] R. B. Tremaine, T. B. Smith, M. Wazlowski, D. Har, K.-K.
Mak, and S. Arramreddy, “Pinnacle: Ibm mxt in a memory
controller chip,” IEEE Micro, 2001.
[4] J. Zhao, S. Li, J. Chang, J. L. Byrne, L. L. Ramirez,
K. Lim, Y. Xie, and P. Faraboschi, “Buri: Scaling big-memory
computing with hardware-based memory expansion,” ACM
Transactions on Architecture and Code Optimization (TACO),
2015.
[5] G. Pekhimenko, V. Seshadri, O. Mutlu, P. B. Gibbons,
M. A. Kozuch, and T. C. Mowry, “Base-delta-immediate
compression: practical data compression for on-chip caches,”
in Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques (PACT ’12).
ACM, 2012.
[6] J. Kim, M. Sullivan, E. Choukse, and M. Erez, “Bit-Plane
Compression: Transforming Data for Better Compression in
Many-core Architectures,” in Proceeding of the 41st Annual
International Symposium on Computer Architecuture (ISCA
’16). IEEE, 2016.
[7] A. R. Alameldeen and D. A. Wood, “Frequent pattern compression: A significance-based compression scheme for l2
caches,” Technical Report 1500, Computer Sciences Department, University of Wisconsin-Madison, 2004.
[8] J. Yang, Y. Zhang, and R. Gupta, “Frequent value compression in data caches,” in Proceedings of the 33rd Annual
ACM/IEEE International Symposium on Microarchitecture
(MICRO-33). ACM, 2000.
[9] J. Ziv and A. Lempel, “A universal algorithm for sequential
data compression,” IEEE Transactions on Information Theory, 1977.
[10] G. Pekhimenko, V. Seshadri, Y. Kim, H. Xin, O. Mutlu, P. B.
Gibbons, M. A. Kozuch, and T. C. Mowry, “Linearly compressed pages: a low-complexity, low-latency main memory
compression framework,” in Proceedings of the 46th annual
ACM/IEEE international symposium on Microarchitecture
(MICRO-46). ACM, 2013.
[11] J. A. Storer and T. G. Szymanski, “Data compression via
textual substitution,” Journal of the ACM (JACM), 1982.
[12] J. Yang and R. Gupta, “Energy efficient frequent value data
cache design,” in Proceedings of the 35rd Annual ACM/IEEE
International Symposium on Microarchitecture (MICRO-35).
IEEE, 2002.
[13] S. Ali, T. Meysam, B. Rajeev, and A. Davis, “MemZip: Exploring unconventional benefits from memory compression,”
in International Symposium on High Performance Computer
Architecture (HPCA ’14). IEEE, 2014.
[14] D. J. Palframan, N. S. Kim, and M. H. Lipasti, “Cop:
To compress and protect main memory,” in Proceedings
of the 42nd Annual International Symposium on Computer
Architecture (ISCA ’15). ACM, 2015.
[15] J. Kim, M. Sullivan, S.-L. Gong, and M. Erez, “Frugal ecc:
Efficient and versatile memory error protection through finegrained compression,” in Proceedings of the International
Conference for High Performance Computing, Networking,
Storage and Analysis (SC ’15). ACM, 2015.
[16] A. Arelakis and P. Stenstrom, “SC2: a statistical compression
cache scheme,” in Proceeding of the 41st Annual International Symposium on Computer Architecuture (ISCA ’14).
IEEE, 2014.
[17] D. A. Huffman, “A method for the construction of minimumredundancy codes,” Proceedings of the IRE, 1952.
[18] X. Chen, L. Yang, R. P. Dick, L. Shang, and H. Lekatsas, “Cpack: A high-performance microprocessor cache compression
algorithm,” Transactions on Very Large Scale Integration
Systems (VLSI), 2010.
[19] S. Balakrishnan and G. S. Sohi, “Exploiting value locality in
physical register files,” in Proceedings of the 36rd Annual
ACM/IEEE International Symposium on Microarchitecture
(MICRO-36). IEEE, 2003.
[20] J. Dusser, T. Piquet, and A. Seznec, “Zero-content augmented
caches,” in Proceedings of the 23rd International Conference
on Supercomputing (ICS ’09). ACM, 2009.
[21] P. R. Wilson, S. F. Kaplan, and Y. Smaragdakis, “The case for
compressed caching in virtual memory systems,” in Proceedings of the annual conference on USENIX Annual Technical
Conference (ATEC ’99). ACM, 1999.
[22] D. Hepkin, “Active memory expansion: Overview and usage guide,” POW03037-USEN-00, http://www.ibm.com/systems/power/hardware/whitepapers/ am exp.html, 2010.
[23] J. Seth, “The zswap compressed swap cache,” https://lwn.net/Articles/537422/.
[24] M. R. Meswani, S. Blagodurov, D. Roberts, J. Slice, M. Ignatowski, and G. H. Loh, “Heterogeneous memory architectures: A hw/sw approach for mixing die-stacked and offpackage memories,” in International Symposium on High
Performance Computer Architecture (HPCA ’15).
IEEE,
2015.

[25] J. T. Pawlowski, “Hybrid memory cube (HMC),” in Hot Chips
(HC23), 2011.
[26] J. Jeddeloh and B. Keeth, “Hybrid memory cube new DRAM
architecture increases density and performance,” in Symposium on VLSI Technology (VLSIT). IEEE, 2012.
[27] “Hybrid Memory Cube Specification 2.1,” http://www.hybridmemorycube.org/files/SiteDownloads/HMC-30G-VSR HMCC Specification Rev2.1 20151105.pdf.
[28] J. Yang and R. Gupta, “Frequent value locality and its
applications,” Transactions on Embedded Computing Systems
(TECS), 2002.
[29] A. R. Alameldeen and D. A. Wood, “Adaptive cache compression for high-performance processors,” in Proceedings
of the 31nd Annual International Symposium on Computer
Architecture (ISCA ’04). IEEE, 2004.
[30] M. M. Islam and P. Stenstrom, “Zero-value caches: Cancelling
loads that return zero,” in Proceedings of the 18th International Conference on Parallel Architectures and Compilation
Techniques (PACT ’09). IEEE, 2009.
[31] L. Villa, M. Zhang, and K. Asanović, “Dynamic zero compression for cache energy reduction,” in Proceedings of the
33rd Annual ACM/IEEE International Symposium on Microarchitecture (MICRO-33). ACM, 2000.
[32] J. H. Ahn, S. Li, O. Seongil, and N. P. Jouppi, “McSimA+:
A manycore simulator with application-level+ simulation and
detailed microarchitecture modeling,” in International Symposium on Performance Analysis of Systems and Software
(ISPASS ’13). IEEE, 2013.
[33] M. M. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty,
M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A.
Wood, “Multifacet’s general execution-driven multiprocessor
simulator (GEMS) toolset,” ACM SIGARCH Computer Architecture News, 2005.
[34] “SPEC CPU 2006 benchmarks,” https://www.spec.org/cpu2006/.
[35] “Transaction Processing Performance Council,” http://www.tpc.org/tpch/.
[36] “The NAS parallel benchmarks,” https://www.nas.nasa.gov/publications/npb.html.
