

================================================================
== Vivado HLS Report for 'matrixMul_matrixMul_TRN_10'
================================================================
* Date:           Sun Dec 10 22:51:05 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        matmul
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	2  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	3  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_7 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(float* %C, [7 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 10240, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4) nounwind

ST_1: wB_read [1/1] 0.00ns
:1  %wB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %wB)

ST_1: c_read [1/1] 0.00ns
:2  %c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c_r)

ST_1: blockDim_z_read [1/1] 0.00ns
:3  %blockDim_z_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %blockDim_z)

ST_1: blockDim_y_read [1/1] 0.00ns
:4  %blockDim_y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %blockDim_y)

ST_1: blockDim_x_read [1/1] 0.00ns
:5  %blockDim_x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %blockDim_x)

ST_1: stg_13 [1/1] 1.57ns
:6  br label %.loopexit14


 <State 2>: 4.09ns
ST_2: threadIdx_2 [1/1] 0.00ns
.loopexit14:0  %threadIdx_2 = phi i32 [ 0, %0 ], [ %threadIdx_z, %.preheader ]

ST_2: exitcond2 [1/1] 2.52ns
.loopexit14:1  %exitcond2 = icmp eq i32 %threadIdx_2, %blockDim_z_read

ST_2: threadIdx_z [1/1] 2.44ns
.loopexit14:2  %threadIdx_z = add i32 %threadIdx_2, 1

ST_2: stg_17 [1/1] 1.57ns
.loopexit14:3  br i1 %exitcond2, label %.loopexit, label %.preheader

ST_2: stg_18 [1/1] 0.00ns
.loopexit:0  ret void


 <State 3>: 2.52ns
ST_3: threadIdx_y [1/1] 0.00ns
.preheader:0  %threadIdx_y = phi i32 [ 0, %.loopexit14 ], [ %tmp_6, %2 ]

ST_3: phi_mul [1/1] 0.00ns
.preheader:1  %phi_mul = phi i32 [ 0, %.loopexit14 ], [ %next_mul, %2 ]

ST_3: next_mul [1/1] 2.44ns
.preheader:2  %next_mul = add i32 %phi_mul, %wB_read

ST_3: exitcond1 [1/1] 2.52ns
.preheader:3  %exitcond1 = icmp eq i32 %threadIdx_y, %blockDim_y_read

ST_3: tmp_6 [1/1] 2.44ns
.preheader:4  %tmp_6 = add i32 %threadIdx_y, 1

ST_3: stg_24 [1/1] 0.00ns
.preheader:5  br i1 %exitcond1, label %.loopexit14, label %1

ST_3: tmp [1/1] 0.00ns
:0  %tmp = trunc i32 %threadIdx_y to i6

ST_3: tmp_17_cast [1/1] 0.00ns
:1  %tmp_17_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp, i4 0)

ST_3: tmp_s [1/1] 2.44ns
:2  %tmp_s = add i32 %phi_mul, %c_read

ST_3: tmp_7 [1/1] 0.00ns
:3  %tmp_7 = zext i32 %tmp_s to i64

ST_3: C_addr [1/1] 0.00ns
:4  %C_addr = getelementptr inbounds float* %C, i64 %tmp_7

ST_3: stg_30 [1/1] 1.57ns
:5  br label %2


 <State 4>: 4.55ns
ST_4: threadIdx [1/1] 0.00ns
:0  %threadIdx = phi i32 [ 0, %1 ], [ %threadIdx_x, %burstWrDataBB ]

ST_4: exitcond [1/1] 2.52ns
:1  %exitcond = icmp eq i32 %threadIdx, %blockDim_x_read

ST_4: threadIdx_x [1/1] 2.44ns
:2  %threadIdx_x = add i32 %threadIdx, 1

ST_4: stg_34 [1/1] 0.00ns
:3  br i1 %exitcond, label %.preheader, label %3

ST_4: tmp_5 [1/1] 0.00ns
:0  %tmp_5 = trunc i32 %threadIdx to i10

ST_4: tmp_8 [1/1] 1.84ns
:1  %tmp_8 = add i10 %tmp_17_cast, %tmp_5

ST_4: tmp_19_cast [1/1] 0.00ns
:2  %tmp_19_cast = zext i10 %tmp_8 to i64

ST_4: Csub_block_addr [1/1] 0.00ns
:3  %Csub_block_addr = getelementptr [256 x float]* %Csub_block, i64 0, i64 %tmp_19_cast

ST_4: Csub_block_load [2/2] 2.71ns
:4  %Csub_block_load = load float* %Csub_block_addr, align 4

ST_4: is_0iter [1/1] 2.52ns
:5  %is_0iter = icmp eq i32 %threadIdx, 0


 <State 5>: 2.71ns
ST_5: Csub_block_load [1/2] 2.71ns
:4  %Csub_block_load = load float* %Csub_block_addr, align 4

ST_5: stg_42 [1/1] 0.00ns
:6  br i1 %is_0iter, label %burstWrReqBB, label %burstWrDataBB


 <State 6>: 8.75ns
ST_6: C_addr_1_wr_req [1/1] 8.75ns
burstWrReqBB:0  %C_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %C_addr, i32 %blockDim_x_read)

ST_6: stg_44 [1/1] 0.00ns
burstWrReqBB:1  br label %burstWrDataBB

ST_6: stg_45 [1/1] 8.75ns
burstWrDataBB:0  call void @_ssdm_op_Write.ap_bus.floatP(float* %C_addr, float %Csub_block_load)

ST_6: stg_46 [1/1] 0.00ns
burstWrDataBB:1  br label %2



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
