	component imem is
		port (
			clk_clk                         : in  std_logic                     := 'X';             -- clk
			onchip_memory2_0_s1_address     : in  std_logic_vector(9 downto 0)  := (others => 'X'); -- address
			onchip_memory2_0_s1_debugaccess : in  std_logic                     := 'X';             -- debugaccess
			onchip_memory2_0_s1_clken       : in  std_logic                     := 'X';             -- clken
			onchip_memory2_0_s1_chipselect  : in  std_logic                     := 'X';             -- chipselect
			onchip_memory2_0_s1_write       : in  std_logic                     := 'X';             -- write
			onchip_memory2_0_s1_readdata    : out std_logic_vector(31 downto 0);                    -- readdata
			onchip_memory2_0_s1_writedata   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			onchip_memory2_0_s1_byteenable  : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable
			reset_reset_n                   : in  std_logic                     := 'X'              -- reset_n
		);
	end component imem;

