#ifndef DECK_REGS_H
#define DECK_REGS_H

#if defined(DECK_MP_EXTENSION)

/*
 * memory-type range registers
 */

#define DECK_MT0_REG            0x00
#define DECK_MT1_REG            0x01
#define DECK_MT2_REG            0x02
#define DECK_MT3_REG            0x03
#define DECK_MT4_REG            0x04
#define DECK_MT5_REG            0x05
#define DECK_MT6_REG            0x06
#define DECK_MT7_REG            0x07
#define DECK_MT8_REG            0x08
#define DECK_MT9_REG            0x09
#define DECK_MT10_REG           0x0a
#define DECK_MT11_REG           0x0b
#define DECK_MT12_REG           0x0c
#define DECK_MT13_REG           0x0d
#define DECK_MT14_REG           0x0e
#define DECK_MT15_REG           0x0f

#endif /* defined(DECK_MP_EXTENSION) */

#endif /* DECK_REGS_H */

