<?xml version="1.0" encoding="utf-8"?>
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd">
    <name>PN74xxAU</name>
    <version>2</version>
    <!--
        Software that is described herein is for illustrative purposes only
        which provides customers with programming information regarding the
        products. This software is supplied "AS IS" without any warranties.
        NXP Semiconductors assumes no responsibility or liability for the
        use of the software, conveys no license or title under any patent,
        copyright, or mask work right to the product. NXP Semiconductors
        reserves the right to make changes in the software without
        notification. NXP Semiconductors also make no representation or
        warranty that such application will be suitable for the specified
        use without further testing or modification.

    -->
    <description>
        The PN74xxAU is an ARM Cortex-M0 based NFC and Smart card controller for
        embedded application featuring a high level of integration and low power
        consumption. PN74xxAU builds NFC contactless frontend &amp; ISO7816 contact
        interface for PC readers, Access control and POS terminals. Flash memory
        is fully available for the application designer to implement application
        specific software.

        It support Unique host interface options i.e USB, I2C, SPI, UART, TDA8026
        AUX interface. IC has also I2C and SPI master interfaces allowing integration
        of LCD display, SD card, PACE crypto accelerator, Multi slot SAM support
        using a TDA 8026 etc.

        $Id: PN74xxAU.svd 17917 2016-02-16 10:25:44Z Purnank G (ing05193) $
        $Date: 2016-02-16 15:55:44 +0530 (Tue, 16 Feb 2016) $
        $Revision: 17917 $

        This XML File is generated for these peripherals:

        |========== | ========== | ========= | ===================================|
        |Peripheral |  Base Add  | Interrupt | Description                        |
        |========== | ========== | ========= | ===================================|
        |     Timer | 0x4001C000 | 0         | General purpose timer 0/1/2/3      |
        |      CLIF | 0x40004000 | 2         | Contactless Interface Frontend     |
        |    EECTRL | 0x00200000 | 3         | EEPROM and Flash Controller        |
        |    HostIf | 0x40020000 | 6         | Host Interface                     |
        |       USB | 0x40028000 | -         | Universal Serial Bus               |
        |        CT | 0x40014000 | 7         | Contact Interface                  |
        |       PMU | 0x40008000 | 9         | Power Management Unit              |
        |      SPIM | 0x40034000 | 10        | SPI Master                         |
        |      I2CM | 0x40030000 | 11        | I2C Master                         |
        |       PCR | 0x40024000 | 12        | Power Control and Reset            |
        |       CRC | 0x4000C000 | -         | Cyclic Redunduncy Check            |
        |       RNG | 0x40018000 | -         | Random Number Generator            |
        |  ClockGen | 0x40010000 | -         | Clock Gen                          |
        |      GPIO | 0x40024000 | 13        | Common Interrupt for All GPIOs     |
        |      GPIO | 0x40024000 | 14        | GPIO 1 Interrupt                   |
        |      GPIO | 0x40024000 | 15        | GPIO 2 Interrupt                   |
        |      GPIO | 0x40024000 | 16        | GPIO 3 Interrupt                   |
        |      GPIO | 0x40024000 | 17        | GPIO 4 Interrupt                   |
        |      GPIO | 0x40024000 | 18        | GPIO 5 Interrupt                   |
        |      GPIO | 0x40024000 | 19        | GPIO 6 Interrupt                   |
        |      GPIO | 0x40024000 | 20        | GPIO 7 Interrupt                   |
        |      GPIO | 0x40024000 | 21        | GPIO 8 Interrupt                   |
        |      GPIO | 0x40024000 | 22        | GPIO 9 Interrupt                   |
        |      GPIO | 0x40024000 | 23        | GPIO 10 Interrupt                  |
        |      GPIO | 0x40024000 | 24        | GPIO 11 Interrupt                  |
        |      GPIO | 0x40024000 | 25        | GPIO 12 Interrupt                  |
        |========== | ========== | ========= | ===================================|


    </description>
    <cpu>
        <name>CM0</name>
        <endian>little</endian>
        <mpuPresent>0</mpuPresent>
        <fpuPresent>0</fpuPresent>
        <nvicPrioBits>2</nvicPrioBits>
        <vendorSystickConfig>0</vendorSystickConfig>
        <revision>r0p0</revision>
    </cpu>
    <headerDefinitionsPrefix>PN7xxxxx_</headerDefinitionsPrefix>
    <!-- default settings implicitly inherited by subsequent sections -->
    <!-- byte addressable memory -->
    <addressUnitBits>8</addressUnitBits>
    <!-- bus width is 32 bits -->
    <width>32</width>
    <!-- this is the default size (number of bits) of all peripherals
    and register that do not define "size" themselves -->
    <size>32</size>
    <!-- default access permission for all subsequent registers -->
    <access>read-write</access>
    <!-- by default all bits of the registers are initialized to 0 on reset -->
    <resetValue>0x00000000</resetValue>
    <!-- by default all 32Bits of the registers are used -->
    <resetMask>0xFFFFFFFF</resetMask>
    <peripherals>
        <peripheral>
            <name>Timer</name>
            <description>General purpose timer 0/1/2/3</description>
            <baseAddress>0x4001C000</baseAddress>
            <addressBlock>
                <offset>0</offset>
                <size>0x4000</size>
                <usage>registers</usage>
            </addressBlock>
            <interrupt>
                <name>Timer_ISR</name>
                <value>0</value>
                <description>General purpose timer 0/1/2/3 Interrupt</description>
            </interrupt>
            <registers>
                <!-- 
						-->
                <register>
                    <name>TIMERS_TIMER0_CONTROL_REG</name>
                    <description>Control of Timer 0</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0000</addressOffset>
                    <fields>
                        <field>
                            <name>TIMER0_MODE</name>
                            <description>0 - single shot 1 - free-running</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_TIMER0_TIMEOUT_REG</name>
                    <description>Timeout value of Timer0</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0004</addressOffset>
                    <fields>
                        <field>
                            <name>TIMER0_TIMEOUT</name>
                            <description>Initial count value of Timer0. If set to 0, this feature is disabled.</description>
                            <access>read-write</access>
                            <bitRange>[11:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_TIMER0_COUNT_REG</name>
                    <description>Current count value of Timer0</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0008</addressOffset>
                    <fields>
                        <field>
                            <name>TIMER0_COUNT</name>
                            <description>Current count value of Timer0.</description>
                            <access>read-only</access>
                            <bitRange>[11:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_TIMER1_CONTROL_REG</name>
                    <description>Control of Timer 1</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x000C</addressOffset>
                    <fields>
                        <field>
                            <name>ENABLE_TIMER0_TRIGGER</name>
                            <description>1- Timer1 will start counting automatically when Timer0 reaches its terminal count (assuming that field TIMER1_TIMEOUT is non-zero in register TIMERS_TIMER1_TIMEOUT)</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TIMER1_MODE</name>
                            <description>0 - single shot 1 - free-running</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_TIMER1_TIMEOUT_REG</name>
                    <description>Timeout value of Timer1</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0010</addressOffset>
                    <fields>
                        <field>
                            <name>TIMER1_TIMEOUT</name>
                            <description>Initial count value of Timer1. If set to 0, this feature is disabled.</description>
                            <access>read-write</access>
                            <bitRange>[11:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_TIMER1_COUNT_REG</name>
                    <description>Current count value of Timer1</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0014</addressOffset>
                    <fields>
                        <field>
                            <name>TIMER1_COUNT</name>
                            <description>Current count value of Timer1.</description>
                            <access>read-only</access>
                            <bitRange>[11:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_TIMER2_CONTROL_REG</name>
                    <description>Control of Timer 2</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0018</addressOffset>
                    <fields>
                        <field>
                            <name>TIMER2_MODE</name>
                            <description>0 - single shot 1 - free-running</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_TIMER2_TIMEOUT_REG</name>
                    <description>Timeout value of Timer2</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x001C</addressOffset>
                    <fields>
                        <field>
                            <name>TIMER2_TIMEOUT</name>
                            <description>Initial count value of Timer2. If set to 0, this feature is disabled.</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_TIMER2_COUNT_REG</name>
                    <description>Current count value of Timer2</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0020</addressOffset>
                    <fields>
                        <field>
                            <name>TIMER2_COUNT</name>
                            <description>Current count value of Timer2.</description>
                            <access>read-only</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_TIMER3_CONTROL_REG</name>
                    <description>Control of Timer 3</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0024</addressOffset>
                    <fields>
                        <field>
                            <name>TIMER3_MODE</name>
                            <description>0 - single shot 1 - free-running</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_TIMER3_TIMEOUT_REG</name>
                    <description>Timeout value of Timer3</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0028</addressOffset>
                    <fields>
                        <field>
                            <name>TIMER3_TIMEOUT</name>
                            <description>Initial count value of Timer3. If set to 0, this feature is disabled.</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_TIMER3_COUNT_REG</name>
                    <description>Current count value of Timer3</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x002C</addressOffset>
                    <fields>
                        <field>
                            <name>TIMER3_COUNT</name>
                            <description>Current count value of Timer3.</description>
                            <access>read-only</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_WDOG_CONTROL_REG</name>
                    <description>Control of Watchdog Timer</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0030</addressOffset>
                    <fields>
                        <field>
                            <name>WDOG_KICK</name>
                            <description>1 - re-initialise the Watchdog Timer to value WDOG_TIMEOUT 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_WDOG_TIMEOUT_REG</name>
                    <description>Timeout value of Watchdog Timer</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0034</addressOffset>
                    <fields>
                        <field>
                            <name>WDOG_TIMEOUT</name>
                            <description>Initial count value of Watchdog Timer. If set to 0, this feature is disabled.</description>
                            <access>read-write</access>
                            <bitRange>[9:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_WDOG_TRIGGER_INT_REG</name>
                    <description>Count value of Watchdog Timer which triggers interrupt</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0038</addressOffset>
                    <fields>
                        <field>
                            <name>WDOG_INT_THRESHOLD</name>
                            <description>Value of count_reg which will trig a watchdog IT</description>
                            <access>read-write</access>
                            <bitRange>[9:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_WDOG_COUNT_REG</name>
                    <description>Current count value of Watchdog Timer</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x003C</addressOffset>
                    <fields>
                        <field>
                            <name>WDOG_COUNT</name>
                            <description>Current count value of Watchdog Timer.</description>
                            <access>read-only</access>
                            <bitRange>[9:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_SPARE_REG</name>
                    <description>Timers spare register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0048</addressOffset>
                    <fields>
                        <field>
                            <name>SPARE7</name>
                            <description>spare7 read/write</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>SPARE6</name>
                            <description>spare6 read/write</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>SPARE5</name>
                            <description>spare5 read/write</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>SPARE4</name>
                            <description>spare4 read/write</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>SPARE3</name>
                            <description>spare3 read only</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SPARE2</name>
                            <description>spare2 read only</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>SPARE1</name>
                            <description>spare1 read only</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>SPARE0</name>
                            <description>spare0 read only</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_WDOG_INT_STATUS_REG</name>
                    <description>Watchdog Interrupt status</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x3FCC</addressOffset>
                    <fields>
                        <field>
                            <name>WDOG_TIMEOUT_STATUS</name>
                            <description>Wdog timeout interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_WDOG_INT_CLR_STATUS_REG</name>
                    <description>Watchdog clear interrupt enable</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FD0</addressOffset>
                    <fields>
                        <field>
                            <name>WDOG_TIMEOUT_CLR_STATUS</name>
                            <description>1 - clear watchdog timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_WDOG_INT_SET_STATUS_REG</name>
                    <description>Watchdog set interrupt enable</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FD4</addressOffset>
                    <fields>
                        <field>
                            <name>WDOG_TIMEOUT_SET_STATUS</name>
                            <description>1 - set watchdog timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_INT_CLR_ENABLE_REG</name>
                    <description>Timer clear interrupt enable</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FD8</addressOffset>
                    <fields>
                        <field>
                            <name>TIMER3_TIMEOUT_CLR_ENABLE</name>
                            <description>1 - clear enable for Timer3 timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>TIMER2_TIMEOUT_CLR_ENABLE</name>
                            <description>1 - clear enable for Timer2 timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TIMER1_TIMEOUT_CLR_ENABLE</name>
                            <description>1 - clear enable for Timer1 timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TIMER0_TIMEOUT_CLR_ENABLE</name>
                            <description>1 - clear enable for Timer0 timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_INT_SET_ENABLE_REG</name>
                    <description>Timer set interrupt enable</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FDC</addressOffset>
                    <fields>
                        <field>
                            <name>TIMER3_TIMEOUT_SET_ENABLE</name>
                            <description>1 - set enable for Timer3 timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>TIMER2_TIMEOUT_SET_ENABLE</name>
                            <description>1 - set enable for Timer2 timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TIMER1_TIMEOUT_SET_ENABLE</name>
                            <description>1 - set enable for Timer1 timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TIMER0_TIMEOUT_SET_ENABLE</name>
                            <description>1 - set enable for Timer0 timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_INT_STATUS_REG</name>
                    <description>Timer interrupt status</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x3FE0</addressOffset>
                    <fields>
                        <field>
                            <name>TIMER3_TIMEOUT_STATUS</name>
                            <description>Timer3 timeout interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>TIMER2_TIMEOUT_STATUS</name>
                            <description>Timer2 timeout interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TIMER1_TIMEOUT_STATUS</name>
                            <description>Timer1 timeout interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TIMER0_TIMEOUT_STATUS</name>
                            <description>Timer0 timeout interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_INT_ENABLE_REG</name>
                    <description>Timer interrupt enable</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x3FE4</addressOffset>
                    <fields>
                        <field>
                            <name>TIMER3_TIMEOUT_ENABLE</name>
                            <description>Timer3 timeout interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>TIMER2_TIMEOUT_ENABLE</name>
                            <description>Timer2 timeout interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TIMER1_TIMEOUT_ENABLE</name>
                            <description>Timer1 timeout interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TIMER0_TIMEOUT_ENABLE</name>
                            <description>Timer0 timeout interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_INT_CLR_STATUS_REG</name>
                    <description>Timer clear interrupt enable</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FE8</addressOffset>
                    <fields>
                        <field>
                            <name>TIMER3_TIMEOUT_CLR_STATUS</name>
                            <description>1 - clear Timer3 timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>TIMER2_TIMEOUT_CLR_STATUS</name>
                            <description>1 - clear Timer2 timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TIMER1_TIMEOUT_CLR_STATUS</name>
                            <description>1 - clear Timer1 timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TIMER0_TIMEOUT_CLR_STATUS</name>
                            <description>1 - clear Timer0 timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMERS_INT_SET_STATUS_REG</name>
                    <description>Timer set interrupt enable</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FEC</addressOffset>
                    <fields>
                        <field>
                            <name>TIMER3_TIMEOUT_SET_STATUS</name>
                            <description>1 - set Timer3 timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>TIMER2_TIMEOUT_SET_STATUS</name>
                            <description>1 - set Timer2 timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TIMER1_TIMEOUT_SET_STATUS</name>
                            <description>1 - set Timer1 timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TIMER0_TIMEOUT_SET_STATUS</name>
                            <description>1 - set Timer0 timeout interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>CLIF</name>
            <description>Contactless Interface Frontend</description>
            <baseAddress>0x40004000</baseAddress>
            <addressBlock>
                <offset>0</offset>
                <size>0x4000</size>
                <usage>registers</usage>
            </addressBlock>
            <interrupt>
                <name>CLIF_ISR</name>
                <value>2</value>
                <description>Contactless Interface Frontend Interrupt</description>
            </interrupt>
            <registers>
                <!-- 
						-->
                <register>
                    <name>CLIF_CONTROL_REG</name>
                    <description>Main control register for CLIF digital</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0000</addressOffset>
                    <fields>
                        <field>
                            <name>START_SEND</name>
                            <description>Set to logic 1. the data transmission is started. Note: This bit is only valid in combination with the Transceive command Note: If TxWait is set to a value other than zero the TxWait period configured must be expired as well that the transmission starts Note: As soon as the transmission started this bit is cleared by HW.</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>COMMAND</name>
                            <description>This registers hold the command bits 0* IDLE/StopCom Command. stops all ongoing communication and set the CLIF to IDLE mode. reset value 1 Transmit command. starts a transmission immediately 2 Receive command. enables the receiver. After end of reception the bits are clear and IDLE 3 Transceive command. initiates a transceive cycle. Note: Depending on the value of the Initiator bit a transmission is started or the receiver is enabled Note: The transceive command does not finish automatically. It stays in the transceive cycle until stopped via the IDLE/StopCom command 4 KeepCommand command. This command does not change the content of the command register and might be used in case other bits in the register are to be changed 5 LoopBack command. This command is for test purposes only. It starts a transmission and at the same enables the receiver. 6 - 7 Reserved: Do not use this settings  1</description>
                            <access>read-write</access>
                            <bitRange>[2:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_CLOCK_CONTROL_REG</name>
                    <description>CLIF digital clock control register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0004</addressOffset>
                    <fields>
                        <field>
                            <name>FORCE_TEMP_CLK_ON_RFOFF</name>
                            <description>If set to 1 upon RFOFF event the clock is always switched to temporary-clock no matter if pll-clock is available.</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>FORCE_PLL_CLOCK_ON_TXACTIVE</name>
                            <description>If set to 1 clock is automatically switched to DPLL clock for transmission</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>RELEASE_TEMP_CLOCK</name>
                            <description>Setting this register bit to 1 will release the temporary clock and switch back to functional mode. Afterwards it is cleared by HW. Note: In normal operation this bit must not be set.</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_CLOCK_SELECT</name>
                            <description>This register controlls the source of the CLIF clock (13.56MHz contactless frequency clock) 0* Automatic clock selection. The source of the clock is automatically chosen depending on the RF-Field status. If an external RF-Field is detected the RF-clock is chosen otherwise the PLL-clock (indipendent if it is available) 1 Force RF-clock. RF-clock is chosen as source. not automatic switching is performed. 2 Force PLL-clock. PLL-clock is chosen as source. not automatic switching is performed. 3 Reserved. Do not use this setting</description>
                            <access>read-write</access>
                            <bitRange>[1:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_STATUS_REG</name>
                    <description>CLIF digital status register</description>
                    <resetValue>0x10000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0008</addressOffset>
                    <fields>
                        <field>
                            <name>DPLL_ENABLE</name>
                            <description>This bit indicates that the DPLL Controler has enabled the DPLL (RF on RF frequency ok PLL locked)</description>
                            <access>read-only</access>
                            <bitRange>[30:30]</bitRange>
                        </field>
                        <field>
                            <name>AGC_RFOFF_DET</name>
                            <description>This bit indicates than the AGC has detected the external RF-Field was switched off while transmitting in SL-ALM mode. Note: Only valid if the detection mode is enabled with the register bit-field AGC_RF_DETECT_SEL</description>
                            <access>read-only</access>
                            <bitRange>[29:29]</bitRange>
                        </field>
                        <field>
                            <name>CRC_OK</name>
                            <description>This bit indicates the status of the actual CRC calculation. If 1 the CRC is correct. meaning the CRC register has the value 0 or the residue value if inverted CRC is used. Note: This flag should only by evaluated at the end of a communication</description>
                            <access>read-only</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>SC_DETECTED</name>
                            <description>Status signal indicating that a subcarrier is detected</description>
                            <access>read-only</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>SOF_DETECTED</name>
                            <description>Status signal indicating that a SOF has been detected</description>
                            <access>read-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>TX_RF_STATUS</name>
                            <description>If set to 1 this bit indicates that the drivers are turned on. meaning an RF-Field is created by the device itself.</description>
                            <access>read-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>RF_DET_STATUS</name>
                            <description>If set to 1 this bit indicates that an external RF-Field is detected by the rf level detectors (after digital filtering)</description>
                            <access>read-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_ERROR</name>
                            <description>If set to 1 CLIF is operating on the temporary clock.</description>
                            <access>read-only</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>BMA_TRANSFER_ONGOING</name>
                            <description>Status signal from BufferManager to indicate that a transfer is actually ongoing.</description>
                            <access>read-only</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>TX_READ_ERROR</name>
                            <description>This error flag is set to 1 if for an ongoing transmission data is not copied from RAM in time (BMA encountered read error) and therefor the transmission is aborted            Note: This case should not happen in normal operation</description>
                            <access>read-only</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>TX_LATENCY_ERROR</name>
                            <description>This error flag is set to 1. if for an ongoing transmission data is not availabe in time (BMA latency to big) and therefor the transmission is aborted. Note: This case should not happen in normal operation</description>
                            <access>read-only</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>TX_NO_DATA_ERROR</name>
                            <description>This error flag is set to 1. in case a transmission is started but no data is available (register NumBytesToSend == 0).</description>
                            <access>read-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>RF_ACTIVE_ERROR_CAUSE</name>
                            <description>This status flag indicates the cause of an NFC-Active error. Note: This bits are only valid when the RF_ACTIVE_ERROR_IRQ is raised and will be cleared as soon as the bit TX_RF_ENABLE is set to 1. 0* No Error. reset value 1 External field was detected on within TIDT timing 2 External field was detected on within TADT timing 3 No external field was detected within TADT timings 4 Peer did switch off RFField without but no Rx event was raised (no data received) 5 - 7 Reserved</description>
                            <access>read-only</access>
                            <bitRange>[10:8]</bitRange>
                        </field>
                        <field>
                            <name>RX_ENABLE</name>
                            <description>This bit indicates if the RxDecoder is enalbed. If 1 the RxDecoder was enabled by the Transceive Unit and is now ready for data reception</description>
                            <access>read-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>TX_ACTIVE</name>
                            <description>This bit indicates activity of the TxEncoder. If 1 a transmission is ongoing otherwise the TxEncoder is in idle state.</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>RX_ACTIVE</name>
                            <description>This bit indicates activity of the RxDecoder. If 1 a data reception is ongoing. otherwise the RxDecoder is in idle state.</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>TRANSCEIVE_STATE</name>
                            <description>This registers hold the command bits 0* IDLE state 1 WaitTransmit state 2 Transmitting state 3 WaitReceive state 4 WaitForData state 5 Receiving state 6 LoopBack state 7 reserved</description>
                            <access>read-only</access>
                            <bitRange>[2:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TRANSCEIVE_CONTROL_REG</name>
                    <description>Transceive control register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x000C</addressOffset>
                    <fields>
                        <field>
                            <name>STATE_TRIGGER_SELECT</name>
                            <description>Register to select the state to trigger the STATE_CHANGE_IRQ flag. Each bit of the bit field enables one state - several states are possible. Note: If all bits are 0 no IRQ is triggered. xxxxx1 IDLE state enabled to trigger IRQ xxxx1x WaitTransmit state enabled to trigger IRQ  xxx1xx Transmitting state enabled to trigger IRQ xx1xxx WaitReceive state enabled to trigger IRQ x1xxxx WaitForData state enabled to trigger IRQ 1xxxxx Receiving state enabled to trigger IRQ</description>
                            <access>read-write</access>
                            <bitRange>[29:24]</bitRange>
                        </field>
                        <field>
                            <name>TX_WAIT_RFON_ENABLE</name>
                            <description>If set to 1 the TxWait guard time will be started when the own RF-Field is switched on. Note: In default configuration the TxWait guard time is started at the end of reception. This feature is intended to be used for NFC-Active communication</description>
                            <access>read-write</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>RX_WAIT_RFON_ENABLE</name>
                            <description>If set to 1 the RxWait guard time will be started when the own RF-Field is switched off and an external RF-Field was detected. Note: In default configuration the RxWait guard time is started at the end of transmission. This feature is intended to be used for NFC-Active communication</description>
                            <access>read-write</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_BITPHASE</name>
                            <description>Defines the number of 13.56MHz cycles used for adjustment of tx_wait to meet the FDT.</description>
                            <access>read-write</access>
                            <bitRange>[15:8]</bitRange>
                        </field>
                        <field>
                            <name>TX_MILLER_SYNC_ENABLE</name>
                            <description>If set to 1 guard time is synchronized to miller envelope for transmission. Used for AGC.</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>TX_SKIP_SEND_ENABLE</name>
                            <description>If set to 1 not transmission is started after tx_wait is expired and START_SEND was set Note: The bit is cleared by HW when the WaitReceive state is entered.</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>TX_FRAMESTEP_ENABLE</name>
                            <description>If set to 1. at every start of transmission. each byte of data is sent in a seperate frame. SOF and EOF is appended to the data byte according to the framing settings. After one byte is transmitted. the TxEncoder waits for a new start trigger to continue with the next byte.</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>RX_MULTIPLE_ENABLE</name>
                            <description>If this bit is set to 1. the receiver is re-activated after the end of a reception. A statusbyte is written to the RAM containing all relevant status information of the frame. Note: Data in RAM is word aligned therefore empty bytes of a data Word in RAM are padded with 0x00 bytes. SW has to calculate the correct address for the following frame.</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>MILLER_SYNC_ENABLE</name>
                            <description>If set to one miller pulse synchronisation is enabled. Note: TX_BITPHASE is used to adjust the prescaler of the guard timer. Note: This bit is set by HW when TypeA protocol is detected in automatic mode detection.</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>INITIATOR</name>
                            <description>Set to 1. the CLIF is configured for initiator mode. Depending on this setting the behavior of the transceive command is different</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TX_WAIT_REG</name>
                    <description>Transceive TxWait register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0010</addressOffset>
                    <fields>
                        <field>
                            <name>TX_WAIT_VALUE</name>
                            <description>Defines the tx_wait timer reload value. Note: If set to 00000h the tx_wait guard time is disabled Note: This bit is set by HW a protocol is detected in automatic mode detection</description>
                            <access>read-write</access>
                            <bitRange>[27:8]</bitRange>
                        </field>
                        <field>
                            <name>TX_WAIT_PRESCALER</name>
                            <description>Defines the prescaler reload value for the tx_wait timer. Note: This bit is set by HW a protocol is  detected in automatic mode detection</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TX_TIMESLOT_SEL_REG</name>
                    <description>Transceive TimeSlot register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0014</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_0_31</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_RX_WAIT_REG</name>
                    <description>Transceive RxWait register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0018</addressOffset>
                    <fields>
                        <field>
                            <name>RX_WAIT_VALUE</name>
                            <description>Defines the rx_wait timer reload value. Note: If set to 00000h the rx_wait guard time is disabled</description>
                            <access>read-write</access>
                            <bitRange>[27:8]</bitRange>
                        </field>
                        <field>
                            <name>RX_WAIT_PRESCALER</name>
                            <description>Defines the prescaler reload value for the rx_wait timer.</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TX_WATERLEVEL_REG</name>
                    <description>BufferManager TxWaterlevel register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0024</addressOffset>
                    <fields>
                        <field>
                            <name>TX_WATERLEVEL</name>
                            <description>Defines a warning level to indicate that TX_WATERLEVEL number of words were already transmitted in the actual frame. When this level is reached the corresponding IRQ is set. Note: 0 disables the waterlevel Note: In case a header byte offset is set the waterlevel refers to word fetched from RAM</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_RX_WATERLEVEL_REG</name>
                    <description>BufferManager TxWaterlevel register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0028</addressOffset>
                    <fields>
                        <field>
                            <name>RX_WATERLEVEL</name>
                            <description>Defines a warning level to indicate that RX_WATERLEVEL number of words were already received in the actual frame. When this level is reached the corresponding IRQ is set. Note: 0 disables the waterlevel</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_RF_CONTROL_REG</name>
                    <description>RFControl control register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x002C</addressOffset>
                    <fields>
                        <field>
                            <name>TX_RF_ENABLE</name>
                            <description>Set to 1. turning on the driver in reader or active mode is requested. Note: According to the setting of InitialRFOn. AutoRFOn and CAOn the driver is turned after a defined time and depended on the presence of an external RF field. Note: In case of an RFActiveError this bit is cleared by HW</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>TX_COLL_AV_ENABLE</name>
                            <description>Set to 1.enables automatic collision avoidance. See ISO18092 for more details.</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>TX_INITIAL_RFON</name>
                            <description>Set to 1. the drivers are automatically turned on when no external field is present. In the case an external field is detected. the turning on the drivers is delay until the external field vanishes. Note: The driver on procedure must be triggered by setting TX_RF_ENABLE. Note: This bit is reset to 0 as soon as the drivers turned on.</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TX_AUTO_RFON</name>
                            <description>Set to 1. the drivers are automatically turned on after a before present external field vanished. Note: The driver on procedure must be triggered by setting TX_RF_ENABLE.</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TX_AUTO_RFOFF</name>
                            <description>Set to 1. the drivers are automatically turned off after data is transmitted.</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TX_DATA_CONFIG_REG</name>
                    <description>TxEncoder config register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0030</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_16_24</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[24:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_LAST_BITS</name>
                            <description>Defines how many bits of the last data byte to be sent. If set to 000b all bits of the last data byte are sent. Note: Bits are skipped at the end of the byte</description>
                            <access>read-write</access>
                            <bitRange>[14:12]</bitRange>
                        </field>
                        <field>
                            <name>TX_FIRST_BITS</name>
                            <description>Defines how many bits of the first data byte to be sent. If set to 000b all bits of the last data byte are sent. Note: Bits are skipped at the beginning of the byte</description>
                            <access>read-write</access>
                            <bitRange>[11:9]</bitRange>
                        </field>
                        <field>
                            <name>TX_NUM_BYTES_2_SEND</name>
                            <description>Defines the number of bytes to be transmit. The maximum number of bytes is 260 (0x104). If the Transmission Of Data Is Enabled (TX_DATA_ENABLE) and TX_NUM_BYTES_2_SEND is zero. then a NO_DATA_ERROR occurs.</description>
                            <access>read-write</access>
                            <bitRange>[8:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TX_DATA_MOD_REG</name>
                    <description>TxEncoder config register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0034</addressOffset>
                    <fields>
                        <field>
                            <name>TX_DATA_MOD_WIDTH</name>
                            <description>Specifies the length of a pulse for sending data with miller pulse modulation enabled. The length is given by the number of carrier clocks + 1.</description>
                            <access>read-write</access>
                            <bitRange>[23:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_DATA_MILLER_ENABLE</name>
                            <description>If set to 1 pulse modulation is applied according to modified miller coding</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>TX_DATA_INV_ENV</name>
                            <description>If set to 1 the output envelope is inverted</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>TX_DATA_ENV_TYPE</name>
                            <description>Specifies the type of envelope used for transmission of data packets. The selected envelope type is applied to the pseudo bit stream. 000b Direct output 001b Manchester code 010b Manchster code with subcarrier 011b BPSK 100b RZ (pulse of half bit length at beginning of second half of bit) 101b RZ (pulse of half bit length at beginning of bit) 110b Manchester tupple coding 111b RFU</description>
                            <access>read-write</access>
                            <bitRange>[6:4]</bitRange>
                        </field>
                        <field>
                            <name>TX_DATA_SC_FREQ</name>
                            <description>Specifies the frequency of the subcarrier. 0 424 kHz 1 848 kHz</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>TX_DATA_BIT_FREQ</name>
                            <description>Specifies the frequency of the bit-stream.  000b -&gt; 1.695 MHz. 001b -&gt; Reserved. 010b -&gt; 26 kHz. 011b -&gt; 53 kHz. 100b -&gt; 106 kHz. 101b -&gt; 212 kHz. 110b -&gt; 424 kHz. 111b -&gt; 848 kHz.</description>
                            <access>read-write</access>
                            <bitRange>[2:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TX_FRAME_CONFIG_REG</name>
                    <description>TxEncoder config register</description>
                    <resetValue>0x00000200</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0038</addressOffset>
                    <fields>
                        <field>
                            <name>TX_DATA_CODE_TYPE</name>
                            <description>Specifies the type of encoding of data to be used 000b No special code 001b 1 out of 4 code [I-Code SLI] 010b 1 out of 256 code [I-Code SLI] 011b Pulse interval encoding (PIE) [I-Code EPC-V2] 100b 2bit tuple code (intended only for test purpose) 101-111b Reserved</description>
                            <access>read-write</access>
                            <bitRange>[18:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_STOPBIT_TYPE</name>
                            <description>Enables the stop bit (logic  1 ) and extra guard time (logic  1 ). The value 0 disables transmission of stop-bits. 000b no stop-bit. no EGT 001b stop-bit. no EGT 010b stop-bit + 1 EGT 011b stop-bit + 2 EGT 100b stop-bit + 3 EGT 101b stop-bit + 4 EGT 110b stop-bit + 5 EGT 111b stop-bit + 6 EGT</description>
                            <access>read-write</access>
                            <bitRange>[15:13]</bitRange>
                        </field>
                        <field>
                            <name>TX_STARTBIT_ENABLE</name>
                            <description>If set to 1. a start-bit (logic  0 ) will be send</description>
                            <access>read-write</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>TX_MSB_FIRST</name>
                            <description>If set to 1. data bytes are interpreted MSB first for data transmission</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>TX_PARITY_LAST_INV_ENABLE</name>
                            <description>If set to 1. the parity bit of last sent data byte is inverted</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>TX_PARITY_TYPE</name>
                            <description>Defines the type of the parity bit 0 Even Parity is calculated 1 Odd parity is calculated</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>TX_PARITY_ENABLE</name>
                            <description>If set to 1. a parity bit is calculated and appended to each byte transmitted. If the Transmission Of Data Is Enabled and TX_NUM_BYTES_2_SEND is zero. then a NO_DATA_ERROR occurs.</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>TX_DATA_ENABLE</name>
                            <description>If set to 1. transmission of data is enabled otherwise only symbols are tranmitted.</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>TX_STOP_SYMBOL</name>
                            <description>Defines which pattern symbol is sent as frame stop-symbol 00b No symbol is sent 01b Symbol1 is sent 10b Symbol2 is sent 11b Symbol3 is sent</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>TX_START_SYMBOL</name>
                            <description>Defines which symbol pattern is sent as frame start-symbol 00b No symbol pattern is sent 01b Symbol0 is sent 10b Symbol1 is sent 11b Symbol2 is sent</description>
                            <access>read-write</access>
                            <bitRange>[1:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TX_SYMBOL_CONFIG_REG</name>
                    <description>TxEncoder config register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x003C</addressOffset>
                    <fields>
                        <field>
                            <name>TX_SYMBOL1_BURST_LEN</name>
                            <description>Specifies the number of bits issued for symbol 1 burst. The 3 bits encode a range from 8 to 256 bit length: 0000b 8 bit 0001b 12 bit 0010b 16 bit 0011b 24 bit 0100b 32 bit 0101b 40 bit 0110b 48 bit 0111b 64 bit 1000b 80 bit 1001b 96 bit 1010b 112 bit 1011b 128 bit 1100b 160 bit 1101b 192 bit 1110b 224 bit 1111b 256 bit</description>
                            <access>read-write</access>
                            <bitRange>[30:27]</bitRange>
                        </field>
                        <field>
                            <name>TX_SYMBOL1_BURST_TYPE</name>
                            <description>Specifies the type of the burst of Symbol1 (logical zero / logical one)</description>
                            <access>read-write</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>TX_SYMBOL1_BURST_ONLY</name>
                            <description>If set to 1. Symbol1 consists only of a burst and no symbol pattern</description>
                            <access>read-write</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>TX_SYMBOL1_BURST_ENABLE</name>
                            <description>If set to 1. the burst of Symbol0 of the length defined in bit field SYMBOL1_BURST_LEN is enabled</description>
                            <access>read-write</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>TX_SYMBOL0_BURST_LEN</name>
                            <description>Specifies the number of bits issued for symbol 0 burst. The 3 bits encode a range from 8 to 256 bit length: 0000b 8 bit 0001b 12 bit 0010b 16 bit 0011b 24 bit 0100b 32 bit 0101b 40 bit 0110b 48 bit 0111b 64 bit 1000b 80 bit 1001b 96 bit 1010b 112 bit 1011b 128 bit 1100b 160 bit 1101b 192 bit 1110b 224 bit 1111b 256 bit</description>
                            <access>read-write</access>
                            <bitRange>[22:19]</bitRange>
                        </field>
                        <field>
                            <name>TX_SYMBOL0_BURST_TYPE</name>
                            <description>Specifies the type of the burst of Symbol0 (logical zero / logical one)</description>
                            <access>read-write</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>TX_SYMBOL0_BURST_ONLY</name>
                            <description>If set to 1. Symbol0 consists only of a burst and no symbol pattern</description>
                            <access>read-write</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>TX_SYMBOL0_BURST_ENABLE</name>
                            <description>If set to 1. the burst of Symbol0 of the length defined in bit field SYMBOL0_BURST_LEN is enabled</description>
                            <access>read-write</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_SYMBOL3_LEN</name>
                            <description>Specifies the number of valid bits of the symbol definition of Symbol3. The range is from 1 bit (value 0000) to 8 bit (value 111)</description>
                            <access>read-write</access>
                            <bitRange>[15:13]</bitRange>
                        </field>
                        <field>
                            <name>TX_SYMBOL2_LEN</name>
                            <description>Specifies the number of valid bits of the symbol definition of Symbol2. The range is from 1 bit (value 0000) to 8bit (value 111)</description>
                            <access>read-write</access>
                            <bitRange>[12:10]</bitRange>
                        </field>
                        <field>
                            <name>TX_SYMBOL1_LEN</name>
                            <description>Specifies the number of valid bits of the symbol definition of Symbol1. The range is from 1 bit (value 0000) to 28 bit (value 11011)</description>
                            <access>read-write</access>
                            <bitRange>[9:5]</bitRange>
                        </field>
                        <field>
                            <name>TX_SYMBOL0_LEN</name>
                            <description>Specifies the number of valid bits of the symbol definition of Symbol0. The range is from 1 bit (value 0000) to 28 bit (value 11011)</description>
                            <access>read-write</access>
                            <bitRange>[4:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TX_SYMBOL0_DEF_REG</name>
                    <description>TxEncoder config register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0040</addressOffset>
                    <fields>
                        <field>
                            <name>TX_SYMBOL0_DEF</name>
                            <description>Pattern definition for Symbol0</description>
                            <access>read-write</access>
                            <bitRange>[27:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TX_SYMBOL1_DEF_REG</name>
                    <description>TxEncoder config register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0044</addressOffset>
                    <fields>
                        <field>
                            <name>TX_SYMBOL1_DEF</name>
                            <description>Pattern definition for Symbol1</description>
                            <access>read-write</access>
                            <bitRange>[27:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TX_SYMBOL23_DEF_REG</name>
                    <description>TxEncoder config register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0048</addressOffset>
                    <fields>
                        <field>
                            <name>TX_SYMBOL3_DEF</name>
                            <description>Pattern definition for Symbol3</description>
                            <access>read-write</access>
                            <bitRange>[23:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_SYMBOL2_DEF</name>
                            <description>Pattern definition for Symbol2</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TX_SYMBOL01_MOD_REG</name>
                    <description>TxEncoder config register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x004C</addressOffset>
                    <fields>
                        <field>
                            <name>TX_S01_MODWIDTH</name>
                            <description>Specifies the length of a pulse for sending data of symbol 0/1. The length is given by the number of carrier clocks + 1.</description>
                            <access>read-write</access>
                            <bitRange>[23:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_S01_MILLER_ENABLE</name>
                            <description>If set to 1. pulse modulation is applied according to modified miller coding.</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>TX_S01_INV_ENV</name>
                            <description>If set to 1. the output envelope is inverted.</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>TX_S01_ENV_TYPE</name>
                            <description>Specifies the type of envelope used for transmission of data packets. The selected envelope type is applied to the pseudo bit stream. 000b Direct output 001b Manchester code 010b Manchster code with subcarrier 011b BPSK 100b RZ (pulse of half bit length at beginning of second half of bit) 101b RZ (pulse of half bit length at beginning of bit) 110b Manchester tupple 111b RFU</description>
                            <access>read-write</access>
                            <bitRange>[6:4]</bitRange>
                        </field>
                        <field>
                            <name>TX_S01_SC_FREQ</name>
                            <description>Specifies the frequency of the subcarrier. 0 424 kHz 1 848 kHz</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>TX_S01_BIT_FREQ</name>
                            <description>Specifies the frequency of the bit-stream.  000b -&gt; 1.695 MHz. 001b -&gt; Reserved. 010b -&gt; 26 kHz. 011b -&gt; 53 kHz. 100b -&gt; 106 kHz. 101b -&gt; 212 kHz. 110b -&gt; 424 kHz. 111b -&gt; 848 kHz.</description>
                            <access>read-write</access>
                            <bitRange>[2:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TX_SYMBOL23_MOD_REG</name>
                    <description>TxEncoder config register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0050</addressOffset>
                    <fields>
                        <field>
                            <name>TX_S23_MODWIDTH</name>
                            <description>Specifies the length of a pulse for sending data of symbol 2/3. The length is given by the number of carrier clocks + 1.</description>
                            <access>read-write</access>
                            <bitRange>[23:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_S23_MILLER_ENABLE</name>
                            <description>If set to 1 pulse modulation is applied according to modified miller coding.</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>TX_S23_INV_ENV</name>
                            <description>If set to 1 the output envelope is inverted.</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>TX_S23_ENV_TYPE</name>
                            <description>Specifies the type of envelope used for transmission of data packets. The selected envelope type is applied to the pseudo bit stream. 000b Direct output 001b Manchester code 010b Manchster code with subcarrier 011b BPSK 100b RZ (pulse of half bit length at beginning of second half of bit) 101b RZ (pulse of half bit length at beginning of bit) 110b Manchester tupple 111b RFU</description>
                            <access>read-write</access>
                            <bitRange>[6:4]</bitRange>
                        </field>
                        <field>
                            <name>TX_S23_SC_FREQ</name>
                            <description>Specifies the frequency of the subcarrier. 0 424 kHz 1 848 kHz</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>TX_S23_BIT_FREQ</name>
                            <description>Specifies the frequency of the bit-stream.  000b -&gt; 1.695 MHz. 001b -&gt; Reserved. 010b -&gt; 26 kHz. 011b -&gt; 53 kHz. 100b -&gt; 106 kHz. 101b -&gt; 212 kHz. 110b -&gt; 424 kHz. 111b -&gt; 848 kHz.</description>
                            <access>read-write</access>
                            <bitRange>[2:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TX_OVERSHOOT_CONFIG_REG</name>
                    <description>TxEncoder overshot prevention config register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0054</addressOffset>
                    <fields>
                        <field>
                            <name>TX_OVERSHOOT_PATTERN</name>
                            <description>Overshoot pattern which is transmitted after each rising egde.</description>
                            <access>read-write</access>
                            <bitRange>[31:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_OVERSHOOT_PATTERN_LEN</name>
                            <description>Defines length of the overshoot prevention pattern (value +1). The pattern is applied starting from the LSB of the defined pattern. all other bits are ignored.</description>
                            <access>read-write</access>
                            <bitRange>[4:1]</bitRange>
                        </field>
                        <field>
                            <name>TX_OVERSHOOT_PROT_ENABLE</name>
                            <description>If set to 1. the overshoot protection is enabled.</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TX_UNDERSHOOT_CONFIG_REG</name>
                    <description>TxEncoder undershot prevention config register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0058</addressOffset>
                    <fields>
                        <field>
                            <name>TX_UNDERSHOOT_PATTERN</name>
                            <description>Undershoot pattern which is transmitted after each falling egde.</description>
                            <access>read-write</access>
                            <bitRange>[31:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_UNDERSHOOT_PROT_LAST_SC_ENABLE</name>
                            <description>This mode activates the undershoot prevention circuit only for the last sub-carrier cycle for card-mode transmission - Note: The bit TX_UNDERSHOOT_PROT_ENABLE must not be set in this mode.</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>TX_UNDERSHOOT_PATTERN_LEN</name>
                            <description>Defines length of the undershoot prevention pattern (value +1). The pattern is applied starting from the LSB of the defined pattern. all other bits are ignored.</description>
                            <access>read-write</access>
                            <bitRange>[4:1]</bitRange>
                        </field>
                        <field>
                            <name>TX_UNDERSHOOT_PROT_ENABLE</name>
                            <description>If set to 1. the undershoot protection is enabled</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_RX_CONFIG_REG</name>
                    <description>RxDecoder registers</description>
                    <resetValue>0x00000002</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x005C</addressOffset>
                    <fields>
                        <field>
                            <name>RX_PARITY_EMD_ON_SOVER</name>
                            <description>if set decision if EMD due to parity error is taken at sover (depending on frame length)</description>
                            <access>read-write</access>
                            <bitRange>[31:31]</bitRange>
                        </field>
                        <field>
                            <name>RX_MISSING_PARITY_IS_EMD</name>
                            <description>if set a missing parity bit in the 4th byte is treated as EMD (EMD options 3/4)</description>
                            <access>read-write</access>
                            <bitRange>[30:30]</bitRange>
                        </field>
                        <field>
                            <name>RX_ADVANCED_EMD_ENABLE</name>
                            <description>if set new EMD options are enabled</description>
                            <access>read-write</access>
                            <bitRange>[29:29]</bitRange>
                        </field>
                        <field>
                            <name>RX_PARITY_ERROR_IS_EMD</name>
                            <description>If set to 1 a parity error in the 3rd/4th byte (depending on RX_EMD_SUP setting) is interpreted as an EMD error. Otherwise it is interpreted as a parity error.</description>
                            <access>read-write</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>RX_EMD_SUP</name>
                            <description>Defines EMD suppression mechanism 000 Off 001 EMD suppression according to ISO14443 010 EMD suppression according to NFC Forum (with respect to the first 3 characters) 011 EMD suppression according to NFC Forum (with respect to the first 4characters) 100 EMD suppression according to NFC Forum (with respect to the first 4characters all valid frames &lt;4 bytes are ignored) 101-111 RFU</description>
                            <access>read-write</access>
                            <bitRange>[27:25]</bitRange>
                        </field>
                        <field>
                            <name>RX_COLL_IS_DATA_ERROR</name>
                            <description>If set to 1. a collision is treated as a data integrity error (especially for ISO14443-4)</description>
                            <access>read-write</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>VALUES_AFTER_COLLISION</name>
                            <description>This bit defined the value of bits received after a collision occured. 0* All received bits after a collision will be cleared. 1 All received bits after a collision keep their value.</description>
                            <access>read-write</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>RX_CRC_ALLOW_BITS</name>
                            <description>Set to 1. a frame with less than one byte length is writtten to ram. when the CRC is enabled otherwise it is discarted.</description>
                            <access>read-write</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>RX_FORCE_CRC_WRITE</name>
                            <description>Set to 1. the received CRC byte(s) are written to ram. In normal operation (if this bit is set to 0) CRC bytes are only checked and removed from the data stream.</description>
                            <access>read-write</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>RX_PARITY_ERR_8BITS_ENABLE</name>
                            <description>if set parity error is detected when only 8 bits in last byte received</description>
                            <access>read-write</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>RX_BIT_ALIGN</name>
                            <description>RxAlign defines the bit position within the byte for the first bit received. Further received bits are stored at the following bit positions.</description>
                            <access>read-write</access>
                            <bitRange>[18:16]</bitRange>
                        </field>
                        <field>
                            <name>RX_EOF_SYMBOL</name>
                            <description>This value defines the pattern of the EOF symbol. Note: All bits are clear upon enabling of the receiver is the automatic mode detection is enabled. If in such a case an ISO14443A communication is detected bit0 is set by the mod-detector.</description>
                            <access>read-write</access>
                            <bitRange>[15:8]</bitRange>
                        </field>
                        <field>
                            <name>RX_EOF_TYPE</name>
                            <description>Defines the EOF handling 0 EOF as defined in the register field RX_EOF_SYMBOL is expected. 1 EOF as defined in ISO14443B is expected.</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>RX_STOP_CONDITION</name>
                            <description>This bit field defines the condition to stop a reception. Note: This bit is set by the mod-detector if automatic mode detection is enabled and the corresponding communication is detected. 00b Reception is stopped only if end of data communication is detected by the signal processing 01b Reception is stopped upon reception of the EOF pattern selected by the register field RX_EOF_TYPE and RX_EOF_SYMBOL Note: This value is set by the mod-detector if a ISO14443A or ISO14443B communication is detected 10b Reception is stopped on detection of an incorrect parity bit. 11b Recption is stopped if the number of received bytes reaches the defined frame length (which extracted from the first data-byte received). Note: This value is set by the mod-detector if a Felica communication is detected</description>
                            <access>read-write</access>
                            <bitRange>[5:4]</bitRange>
                        </field>
                        <field>
                            <name>RX_MSB_FIRST</name>
                            <description>If set to 1. data bytes are interpreted MSB first for reception</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>RX_STOPBIT_ENABLE</name>
                            <description>Set to 1. a stop-bit is expected and will be checked and extracted from data stream. Note: The stop-bit is not configurable and fixed to a logic 1. Note: This bit is set by the mod-detector if automatic mode detection is enabled and ISO14443B communication is detected.</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>RX_PARITY_TYPE</name>
                            <description>Defines which type of the parity-bit is used Note: This bit is set by the mod-detector if automatic mode detection is enabled and ISO14443A communication is detected. 0 Even parity calculation is used 1 Odd parity calculation is used</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX_PARITY_ENABLE</name>
                            <description>If set to 1. a parity-bit for each byte is expected. will be extracted from data stream and checked for correctness. In case the parity-bit is incorrect. the RX_DATA_INTEGRITY_ERROR flag is set. Nevertheless the reception is continued. Note: This bit is set by the mod-detector if automatic mode detection is enabled and ISO14443A communication is detected.</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_RX_STATUS_REG</name>
                    <description>RxDecoder registers</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0060</addressOffset>
                    <fields>
                        <field>
                            <name>RX_COLL_POS</name>
                            <description>These bits show the bit position of the first detected collision in a received frame (only databits are interpreted). Note: These bits shall only be interpreted in passive communication mode at 106 kbit/s or ISO14443A /MIFARE&#174; reader / writer or ICode SLI reader / writer mode if bit CollPosValid is set to 1. Note: If RX_ALIGN is set to a value different to 0.this value is included in the RX_COLL_POS.</description>
                            <access>read-only</access>
                            <bitRange>[30:24]</bitRange>
                        </field>
                        <field>
                            <name>RX_WRITE_ERROR</name>
                            <description>This error flag is set to 1. if for an ongoing reception data is not copied to RAM in time (BMA encountered write error) and therefor the reception is aborted Note: This case should not happen in normal operation</description>
                            <access>read-only</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>RX_LATENCY_ERROR</name>
                            <description>This error flag is set to 1. if for an ongoing reception data is not copied to RAM in time (BMA latency to big) and therefor the reception is aborted Note: This case should not happen in normal operation</description>
                            <access>read-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>RX_BUFFER_OVFL_ERROR</name>
                            <description>This flag is set to 1 when the number of received bytes exceeds the size of the RxBuffer</description>
                            <access>read-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>RX_CL_ERROR</name>
                            <description>General contactless error. is a combination of data integrity. protocol and collision error</description>
                            <access>read-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>RX_LEN_ERROR</name>
                            <description>This flag is set to 1. if RxMultiple is activate and the LEN byte indicates more than 28 bytes</description>
                            <access>read-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>RX_COLLISION_DETECTED</name>
                            <description>This flag is set to 1. when a collision has accured. The position of the first collision is shown in the register RX_COLLPOS</description>
                            <access>read-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>RX_PROTOCOL_ERROR</name>
                            <description>This flag is set to 1. when a protocol error has accured. A protocol error can be a wrong stopbit. a missing or wrong ISO14443B EOF or SOF or a wrong number of received data bytes. Note: When a protocol error is detected. data reception is stopped. Note: The flag is automatically cleared at start of next reception.</description>
                            <access>read-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>RX_DATA_INTEGRITY_ERROR</name>
                            <description>This flag is set to 1. if a data integrity error has been detected. Possible caused can be a wrong parity or a wrong CRC. Note: On a data integrity error the reception is continued Note: The flag is automatically cleared at start of next reception. Note: If a reversed parity bit is a stop criteria. the flag is not set to 1 in case of a wrong parity.</description>
                            <access>read-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>RX_NUM_LAST_BITS</name>
                            <description>Defines the number of valid bits of the last data byte received in bit-oriented communications. If zero the whole byte is valid.</description>
                            <access>read-only</access>
                            <bitRange>[15:13]</bitRange>
                        </field>
                        <field>
                            <name>RX_NUM_FRAMES_RECEIVED</name>
                            <description>Indicates the number of frames received. The value is updated when the RxIRQ is raised. Note: This bit field is only valid when the RxMultiple is active (bit RX_MULTIPLE_ENABLE set)</description>
                            <access>read-only</access>
                            <bitRange>[12:9]</bitRange>
                        </field>
                        <field>
                            <name>RX_NUM_BYTES_RECEIVED</name>
                            <description>the number of bytes received. The value is valid when the RxIRQ is raised until the receiver is enabled again.</description>
                            <access>read-only</access>
                            <bitRange>[8:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_CRC_RX_CONFIG_REG</name>
                    <description>CRC registers</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x006C</addressOffset>
                    <fields>
                        <field>
                            <name>RX_CRC_PRESET_VALUE</name>
                            <description>Arbitrary preset value for the Rx-Decoder CRC calculation.</description>
                            <access>read-write</access>
                            <bitRange>[31:16]</bitRange>
                        </field>
                        <field>
                            <name>RX_CRC_PRESET_SEL</name>
                            <description>Preset value of the CRC register for the Rx-Decoder. For a CRC calculation using 5bits only the LSByte is used. 000b* 0000h reset value Note that this configuration is set by the Mode detector for FeliCa. 001b  6363h Note that this configuration is set by the Mode detector for ISO14443 type A. 010b  A671h 011b FFFFh Note that this configuration is set by the Mode detector for ISO14443 type B. 100b 0012h 101b E012h 110b RFU 111b Use arbitrary preset value RX_CRC_PRESET_VALUE</description>
                            <access>read-write</access>
                            <bitRange>[5:3]</bitRange>
                        </field>
                        <field>
                            <name>RX_CRC_TYPE</name>
                            <description>Controls the type of CRC calulation for the Rx-Decoder 0* 16bit CRC calculation. reset value 1 5bit CRC calculation</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>RX_CRC_INV</name>
                            <description>Controls the comparison of the CRC checksum for the Rx-Decoder 0* Not inverted CRC value: 0000h reset value Note that this nit is cleared by the Mode detector for ISO14443 type A and FeliCa. 1 Inverted CRC value: F0B8h Note that this bit is set by the Mode detector for ISO14443 type B.</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX_CRC_ENABLE</name>
                            <description>If set. the Rx-Decoder will check the CRC for correctness. Note that this bit is set by the Mode Detector. when ISO14443 type B. or FeliCa (212 or 424kBd) is detected.</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_CRC_TX_CONFIG_REG</name>
                    <description>CRC registers</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0070</addressOffset>
                    <fields>
                        <field>
                            <name>TX_CRC_PRESET_VALUE</name>
                            <description>Arbitrary preset value for the Tx-Encoder CRC calculation.</description>
                            <access>read-write</access>
                            <bitRange>[31:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_CRC_BYTE2_ENABLE</name>
                            <description>If set. the CRC is calculated from the 2nd byte onwards (intended for HID). Note that this option is used in the Tx-Encoder.</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>TX_CRC_PRESET_SEL</name>
                            <description>Preset value of the CRC register for the Tx-Encoder. For a CRC calculation using 5bits. only the LSByte is used. 000b* 0000h. reset value 001b  6363h 010b A671h 011b  FFFFh 100b 0012h 101b E012h 110b RFU 111b Use arbitrary preset value TX_CRC_PRESET_VALUE</description>
                            <access>read-write</access>
                            <bitRange>[5:3]</bitRange>
                        </field>
                        <field>
                            <name>TX_CRC_TYPE</name>
                            <description>Controls the type of CRC calulation for the Tx-Encoder 0* 16bit CRC calculation. reset value 1 5bit CRC calculation</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TX_CRC_INV</name>
                            <description>Controls the sending of an inverted CRC value by the Tx-Encoder 0* Not inverted CRC checksum. reset value 1 Inverted CRC checksum</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TX_CRC_ENABLE</name>
                            <description>If set to one. the Tx-Encoder will compute and transmit a CRC.</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_CRC_DATA_REG</name>
                    <description>CRC registers</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0074</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_0_15</name>
                            <description>Internal Use</description>
                            <access>read-only</access>
                            <bitRange>[15:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TIMER0_CONFIG_REG</name>
                    <description>CLTimer register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0078</addressOffset>
                    <fields>
                        <field>
                            <name>T0_STOP_ON_T3_EXPIRED</name>
                            <description>T0_STOP_EVENT: If set the timer T0 is stopped when timer T3 raises its expiration flag.</description>
                            <access>read-write</access>
                            <bitRange>[31:31]</bitRange>
                        </field>
                        <field>
                            <name>T0_STOP_ON_RX_STARTED</name>
                            <description>T0_STOP_EVENT: If set. the timer T0 is stopped when a data reception begins (1st bit is received).</description>
                            <access>read-write</access>
                            <bitRange>[30:30]</bitRange>
                        </field>
                        <field>
                            <name>T0_STOP_ON_TX_STARTED</name>
                            <description>T0_STOP_EVENT: If set. the timer T0 is stopped when a data transmission begins.</description>
                            <access>read-write</access>
                            <bitRange>[29:29]</bitRange>
                        </field>
                        <field>
                            <name>T0_STOP_ON_RF_ON_EXT</name>
                            <description>T0_STOP_EVENT: If set. the timer T0 is stopped when the external RF field is detected.</description>
                            <access>read-write</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>T0_STOP_ON_RF_OFF_EXT</name>
                            <description>T0_STOP_EVENT: If set. the timer T0 is stopped when the external RF field vanishes.</description>
                            <access>read-write</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>T0_STOP_ON_RF_ON_INT</name>
                            <description>T0_STOP_EVENT: If set. the timer T0 is stopped when the internal RF field is turned on.</description>
                            <access>read-write</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>T0_STOP_ON_RF_OFF_INT</name>
                            <description>T0_STOP_EVENT: If set. the timer T0 is stopped when the internal RF field is turned off.</description>
                            <access>read-write</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>T0_STOP_ON_SIGIN_ACT</name>
                            <description>T0_STOP_EVENT: If set. the timer T0 is stopped when an activity on SigIn is detected.</description>
                            <access>read-write</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>T0_START_ON_T3_RUNNING</name>
                            <description>T0_START_EVENT: If set the timer T0 is started when the timer T3 starts running.</description>
                            <access>read-write</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>T0_START_ON_RX_STARTED</name>
                            <description>T0_START_EVENT: If set. the timer T0 is started when a data reception begins (1st bit is received).</description>
                            <access>read-write</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>T0_START_ON_RX_ENDED</name>
                            <description>T0_START_EVENT: If set. the timer T0 is started when a data reception ends.</description>
                            <access>read-write</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>T0_START_ON_TX_STARTED</name>
                            <description>T0_START_EVENT: If set. the timer T0 is started when a data transmission begins.</description>
                            <access>read-write</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>T0_START_ON_TX_ENDED</name>
                            <description>T0_START_EVENT: If set. the timer T0 is started when a data transmission ends.</description>
                            <access>read-write</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>T0_START_ON_RF_ON_EXT</name>
                            <description>T0_START_EVENT: If set. the timer T0 is startedwhen the external RF field is detected.</description>
                            <access>read-write</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>T0_START_ON_RF_OFF_EXT</name>
                            <description>T0_START_EVENT: If set. the timer T0 is started when the external RF field is not detected any more.</description>
                            <access>read-write</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>T0_START_ON_RF_ON_INT</name>
                            <description>T0_START_EVENT: If set. the timer T0 is started when an internal RF field is turned on.</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>T0_START_ON_RF_OFF_INT</name>
                            <description>T0_START_EVENT:If set. the timer T0 is started when an internal RF field is turned off.</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>T0_START_ON_SIGIN_ACT</name>
                            <description>T0_START_EVENT: If set. the timer T0 is started when an activity on SigIn is detected.</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>T0_START_NOW</name>
                            <description>T0_START_EVENT: If set. the timer T0 is started immediatly.</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>T0_PRESCALE_SEL</name>
                            <description>Controls frequency/period of the timer T0 when the prescaler is activated in T0_MODE_SEL. 000b* 6.78MHz counter 001b 3.39MHz counter 010b 1.70MHz counter 011b 848kHz counter 100b 424kHz counter 101b 212kHz counter 110b 106kHz counter 111b 53kHz counter</description>
                            <access>read-write</access>
                            <bitRange>[5:3]</bitRange>
                        </field>
                        <field>
                            <name>T0_MODE_SEL</name>
                            <description>Configuration of the timer T0 clock. 0b* Prescaler is disabled: the timer frequency matches CLIF clock frequency (13.56MHz). 1b Prescaler is enabled: the timer operates on the prescaler signal frequency (chosen by T0_PRESCALE_SEL).</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>T0_RELOAD_ENABLE</name>
                            <description>If set to 0.the timer T0 will stop on expiration. 0* After expiration the timer T0 will stop counting. i.e.. remain zero. reset value. 1 After expiration the timer T0 will reload its preset value and continue counting down.</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>T0_ENABLE</name>
                            <description>Enables the timer T0</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TIMER1_CONFIG_REG</name>
                    <description>CLTimer register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x007C</addressOffset>
                    <fields>
                        <field>
                            <name>T1_STOP_ON_T3_EXPIRED</name>
                            <description>T1_STOP_EVENT: If set. the timer T1 is stopped when timer T3 raises its expiration flag.</description>
                            <access>read-write</access>
                            <bitRange>[31:31]</bitRange>
                        </field>
                        <field>
                            <name>T1_STOP_ON_RX_STARTED</name>
                            <description>T1_STOP_EVENT: If set. the timer T1 is stopped when a data reception begins (1st bit is received).</description>
                            <access>read-write</access>
                            <bitRange>[30:30]</bitRange>
                        </field>
                        <field>
                            <name>T1_STOP_ON_TX_STARTED</name>
                            <description>T1_STOP_EVENT: If set. the timer T1 is stopped when a data transmission begins.</description>
                            <access>read-write</access>
                            <bitRange>[29:29]</bitRange>
                        </field>
                        <field>
                            <name>T1_STOP_ON_RF_ON_EXT</name>
                            <description>T1_STOP_EVENT: If set. the timer T1 is stopped when the external RF field is detected.</description>
                            <access>read-write</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>T1_STOP_ON_RF_OFF_EXT</name>
                            <description>T1_STOP_EVENT: If set. the timer T1 is stopped when the external RF field vanishes.</description>
                            <access>read-write</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>T1_STOP_ON_RF_ON_INT</name>
                            <description>T1_STOP_EVENT: If set. the timer T1 is stopped when the internal RF field is turned on.</description>
                            <access>read-write</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>T1_STOP_ON_RF_OFF_INT</name>
                            <description>T1_STOP_EVENT: If set. the timer T1 is stopped when the internal RF field is turned off.</description>
                            <access>read-write</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>T1_STOP_ON_SIGIN_ACT</name>
                            <description>T1_STOP_EVENT: If set. the timer T1 is stopped when an activity on SigIn is detected.</description>
                            <access>read-write</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>T1_START_ON_T3_RUNNING</name>
                            <description>T1_START_EVENT: If set. the timer T1 is started when timer T3 has started.</description>
                            <access>read-write</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>T1_START_ON_RX_STARTED</name>
                            <description>T1_START_EVENT: If set. the timer T1 is started when a data reception begins (1st bit is received).</description>
                            <access>read-write</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>T1_START_ON_RX_ENDED</name>
                            <description>T1_START_EVENT: If set. the timer T1 is started when a data reception ends.</description>
                            <access>read-write</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>T1_START_ON_TX_STARTED</name>
                            <description>T1_START_EVENT: If set. the timer T1 is started when a data transmission begins.</description>
                            <access>read-write</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>T1_START_ON_TX_ENDED</name>
                            <description>T1_START_EVENT: If set. the timer T1 is started when a data transmission ends.</description>
                            <access>read-write</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>T1_START_ON_RF_ON_EXT</name>
                            <description>T1_START_EVENT: If set. the timer T1 is startedwhen the external RF field is detected.</description>
                            <access>read-write</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>T1_START_ON_RF_OFF_EXT</name>
                            <description>T1_START_EVENT: If set. the timer T1 is started when the external RF field is not detected any more.</description>
                            <access>read-write</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>T1_START_ON_RF_ON_INT</name>
                            <description>T1_START_EVENT: If set. the timer T1 is started when an internal RF field is turned on.</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>T1_START_ON_RF_OFF_INT</name>
                            <description>T1_START_EVENT:If set. the timer T1 is started when an internal RF field is turned off.</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>T1_START_ON_SIGIN_ACT</name>
                            <description>T1_START_EVENT: If set. the timer T1 is started when an activity on SigIn is detected.</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>T1_START_NOW</name>
                            <description>T1_START_EVENT: If set. the timer T1 is started immediatly.</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>T1_PRESCALE_SEL</name>
                            <description>Controls frequency/period of the timer T1 when the prescaler is activated by T1_MODE_SEL. 000b* 6.78MHz counter 001b 3.39MHz counter 010b 1.70MHz counter 011b 848kHz counter 100b 424kHz counter 101b 212kHz counter 110b 106kHz counter 111b 53kHz counter</description>
                            <access>read-write</access>
                            <bitRange>[5:3]</bitRange>
                        </field>
                        <field>
                            <name>T1_MODE_SEL</name>
                            <description>If set. the timer T1 is started the prescaler for the timer T1 is enabled. 0* Prescaler is disabled: the timer frequency matches CLIF clock frequency (13.56MHz). 1 Prescaler is enabled: the timer operates on the prescaler signal frequency (chosen by T1_PRESCALE_SEL).</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>T1_RELOAD_ENABLE</name>
                            <description>If set to 0.the timer T1 will stop on expiration. 0* After expiration the timer T1 will stop counting. i.e.. remain zero. reset value. 1 After expiration the timer T1 will reload its preset value and continue counting down.</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>T1_ENABLE</name>
                            <description>Enables the timer T1</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TIMER2_CONFIG_REG</name>
                    <description>CLTimer register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0080</addressOffset>
                    <fields>
                        <field>
                            <name>T2_STOP_ON_T3_EXPIRED</name>
                            <description>T2_STOP_EVENT: If set. the timer T2 is stopped when timer T3 raises its expiration flag.</description>
                            <access>read-write</access>
                            <bitRange>[31:31]</bitRange>
                        </field>
                        <field>
                            <name>T2_STOP_ON_RX_STARTED</name>
                            <description>T2_STOP_EVENT: If set. the timer T2 is stopped when a data reception begins (1st bit is received).</description>
                            <access>read-write</access>
                            <bitRange>[30:30]</bitRange>
                        </field>
                        <field>
                            <name>T2_STOP_ON_TX_STARTED</name>
                            <description>T2_STOP_EVENT: If set. the timer T2 is stopped when a data transmission begins.</description>
                            <access>read-write</access>
                            <bitRange>[29:29]</bitRange>
                        </field>
                        <field>
                            <name>T2_STOP_ON_RF_ON_EXT</name>
                            <description>T2_STOP_EVENT: If set. the timer T2 is stopped when the external RF field is detected.</description>
                            <access>read-write</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>T2_STOP_ON_RF_OFF_EXT</name>
                            <description>T2_STOP_EVENT: If set. the timer T2 is stopped when the external RF field vanishes.</description>
                            <access>read-write</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>T2_STOP_ON_RF_ON_INT</name>
                            <description>T2_STOP_EVENT: If set. the timer T2 is stopped when the internal RF field is turned on.</description>
                            <access>read-write</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>T2_STOP_ON_RF_OFF_INT</name>
                            <description>T2_STOP_EVENT: If set. the timer T2 is stopped when the internal RF field is turned off.</description>
                            <access>read-write</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>T2_STOP_ON_SIGIN_ACT</name>
                            <description>T2_STOP_EVENT: If set. the timer T2 is stopped when an activity on SigIn is detected.</description>
                            <access>read-write</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>T2_START_ON_T3_RUNNING</name>
                            <description>T2_START_EVENT: If set. the timer T2 is started when timer T3 has started.</description>
                            <access>read-write</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>T2_START_ON_RX_STARTED</name>
                            <description>T2_START_EVENT: If set. the timer T2 is started when a data reception begins (1st bit is received).</description>
                            <access>read-write</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>T2_START_ON_RX_ENDED</name>
                            <description>T2_START_EVENT: If set. the timer T2 is started when a data reception ends.</description>
                            <access>read-write</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>T2_START_ON_TX_STARTED</name>
                            <description>T2_START_EVENT: If set. the timer T2 is started when a data transmission begins.</description>
                            <access>read-write</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>T2_START_ON_TX_ENDED</name>
                            <description>T2_START_EVENT: If set. the timer T2 is started when a data transmission ends.</description>
                            <access>read-write</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>T2_START_ON_RF_ON_EXT</name>
                            <description>T2_START_EVENT: If set. the timer T2 is started when the external RF field is detected.</description>
                            <access>read-write</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>T2_START_ON_RF_OFF_EXT</name>
                            <description>T2_START_EVENT: If set. the timer T2 is started when the external RF field is not detected any more.</description>
                            <access>read-write</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>T2_START_ON_RF_ON_INT</name>
                            <description>T2_START_EVENT: If set. the timer T2 is started when an internal RF field is turned on.</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>T2_START_ON_RF_OFF_INT</name>
                            <description>T2_START_EVENT: If set. the timer T2 is started when an internal RF field is turned off.</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>T2_START_ON_SIGIN_ACT</name>
                            <description>T2_START_EVENT: If set. the timer T2 is started when an activity on SigIn is detected.</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>T2_START_NOW</name>
                            <description>T2_START_EVENT: If set. the timer T2 is started immediatly.</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>T2_PRESCALE_SEL</name>
                            <description>Controls frequency/period of the timer T2 when the prescaler is activated by T2_MODE_SEL. 000b* 6.78MHz counter 001b 3.39MHz counter 010b 1.70MHz counter 011b 848kHz counter 100b 424kHz counter 101b 212kHz counter 110b 106kHz counter 111b 53kHz counter</description>
                            <access>read-write</access>
                            <bitRange>[5:3]</bitRange>
                        </field>
                        <field>
                            <name>T2_MODE_SEL</name>
                            <description>If set. the timer T2 is started the prescaler for the timer T2 is enabled. 0* Prescaler is disabled: the timer frequency matches CLIF clock frequency (13.56MHz). 1 Prescaler is enabled: the timer operates on the prescaler signal frequency (chosen by T2_PRESCALE_SEL).</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>T2_RELOAD_ENABLE</name>
                            <description>If set to 0.the timer T2 will stop on expiration. 0* After expiration the timer T2 will stop counting. i.e.. remain zero. reset value. 1 After expiration the timer T2 will reload its preset value and continue counting down.</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>T2_ENABLE</name>
                            <description>Enables the timer T2</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TIMER0_RELOAD_REG</name>
                    <description>CLTimer register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0084</addressOffset>
                    <fields>
                        <field>
                            <name>T0_RELOAD_VALUE</name>
                            <description>Reload value of the timer T0.</description>
                            <access>read-write</access>
                            <bitRange>[19:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TIMER1_RELOAD_REG</name>
                    <description>CLTimer register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0088</addressOffset>
                    <fields>
                        <field>
                            <name>T1_RELOAD_VALUE</name>
                            <description>Reload value of the timer T1.</description>
                            <access>read-write</access>
                            <bitRange>[19:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TIMER2_RELOAD_REG</name>
                    <description>CLTimer register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x008C</addressOffset>
                    <fields>
                        <field>
                            <name>T2_RELOAD_VALUE</name>
                            <description>Reload value of the timer T2.</description>
                            <access>read-write</access>
                            <bitRange>[19:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TIMER0_OUTPUT_REG</name>
                    <description>CLTimer register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0090</addressOffset>
                    <fields>
                        <field>
                            <name>T0_RUNNING</name>
                            <description>Indicates that timer T0 is running (busy)</description>
                            <access>read-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>T0_VALUE</name>
                            <description>Value of 20bit counter in timer T0</description>
                            <access>read-only</access>
                            <bitRange>[19:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TIMER1_OUTPUT_REG</name>
                    <description>CLTimer register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0094</addressOffset>
                    <fields>
                        <field>
                            <name>T1_RUNNING</name>
                            <description>Indicates that timer T1 is running (busy)</description>
                            <access>read-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>T1_VALUE</name>
                            <description>Value of 20bit counter in timer T1</description>
                            <access>read-only</access>
                            <bitRange>[19:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TIMER2_OUTPUT_REG</name>
                    <description>CLTimer register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0098</addressOffset>
                    <fields>
                        <field>
                            <name>T2_RUNNING</name>
                            <description>Indicates that timer T2 is running (busy)</description>
                            <access>read-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>T2_VALUE</name>
                            <description>Value of 20bit counter in timer T2</description>
                            <access>read-only</access>
                            <bitRange>[19:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TIMER3_CONFIG_REG</name>
                    <description>CLTimer register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x009C</addressOffset>
                    <fields>
                        <field>
                            <name>T3_RUNNING</name>
                            <description>Indicates that timer T3 is running (busy)</description>
                            <access>read-only</access>
                            <bitRange>[31:31]</bitRange>
                        </field>
                        <field>
                            <name>T3_START_VALUE</name>
                            <description>Start value of timer T3</description>
                            <access>read-write</access>
                            <bitRange>[27:8]</bitRange>
                        </field>
                        <field>
                            <name>T3_START_NOW</name>
                            <description>Start event for T3</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>T3_CLOCK_SEL</name>
                            <description>Select the timer clock frequency    0 HFO clock   1 LFO clock</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>T3_ENABLE</name>
                            <description>Enables timer T3</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_SIGPRO_CONFIG_REG</name>
                    <description>SigPro register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00AC</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_0_31</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_SIGPRO_RM_CONFIG0_REG</name>
                    <description>SigPro register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00B0</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_0_31</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_SIGPRO_RM_CONFIG1_REG</name>
                    <description>SigPro register</description>
                    <resetValue>0x000C0000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00B4</addressOffset>
                    <fields>
                        <field>
                            <name>DYNAMIC_BPSK_TH_ENABLE</name>
                            <description>If set to 1 the threshold for BPSK demodulation is dynamically adapted while reception. Note: This setting is only valid  in BSPK modes - otherwise it is ignored</description>
                            <access>read-write</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>BPSK_IQ_MODE</name>
                            <description>000*-111 Defines strategy of signal processing regarding I and Q channel  000* Both channels (I and Q) are used for signal processing   001 Use only I channel   010 Use only Q channel   011 RFU   100 Use the strongest channel   101 Use the first channel   110-111 RFU</description>
                            <access>read-write</access>
                            <bitRange>[23:21]</bitRange>
                        </field>
                        <field>
                            <name>BPSK_FILT6</name>
                            <description>This bit changes the Spike filter for the Phaseshift detection from order 5 to order 6 (default = order 6).</description>
                            <access>read-write</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>RESYNC_EQ_ON</name>
                            <description>Resynchronisaton during the SOF for an equal correlation value is done (default = activated).</description>
                            <access>read-write</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>CORR_RESET_ON</name>
                            <description>The correclator is reset at a reset (default = activated).</description>
                            <access>read-write</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>VALID_FILT_OFF</name>
                            <description>Disables a special filter in BPSK mode. If set to 0 the correlation of 0110 is filtered with the correlation of 1110 and 0111. Otherwise the demodulation is done using the correlation with 0110</description>
                            <access>read-write</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>DATA_BEFORE_MIN</name>
                            <description>Data is received even before the first minimum at the SOF (default: = deactivated).</description>
                            <access>read-write</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>MIN_LEVEL</name>
                            <description>Defines the MinLevel of the reception Note: The MinLevel should be higher than the noise level in the system Note: Used for BPSK and Manchester with Subcarrier communication types as MinLevel!</description>
                            <access>read-write</access>
                            <bitRange>[15:12]</bitRange>
                        </field>
                        <field>
                            <name>MIN_LEVEL_P</name>
                            <description>Defines the minlevel for the phaseshift detector unit</description>
                            <access>read-write</access>
                            <bitRange>[11:8]</bitRange>
                        </field>
                        <field>
                            <name>USE_SMALL_EVAL</name>
                            <description>Defines the length of the eval periode for the correlator for Manchester subcarrier communication types.</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>COLL_LEVEL</name>
                            <description>Defines how strong a signal must be to be interpreded as a collision for Manchester subcarrier communication types. 00* &gt;12.5% 01 &gt;25% 10 &gt;50% No Collison</description>
                            <access>read-write</access>
                            <bitRange>[6:5]</bitRange>
                        </field>
                        <field>
                            <name>PRE_FILTER</name>
                            <description>If set to 1 four samples are combined to one data. (average)</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>RECT_FILTER</name>
                            <description>If set to one. the ADC-values are changed to a more rectangular waveshape.</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SYNC_HIGH</name>
                            <description>Defines if the bitgrid is fixed at maximum (1) or at a minimum(0) value of the correlation.</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>FSK</name>
                            <description>If set to 1. the demodulation scheme is FSK.</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>BPSK</name>
                            <description>If set to 1 the demodulation scheme is BPSK.</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_SIGPRO_CM_CONFIG_REG</name>
                    <description>SigPro register</description>
                    <resetValue>0x00000004</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00B8</addressOffset>
                    <fields>
                        <field>
                            <name>MANCHESTER_BITDETECT_ENABLE</name>
                            <description>Enables the new method to for baudrate detection.</description>
                            <access>read-write</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>MANCHESTER_LOCK_ENABLE</name>
                            <description>Enables the new method to freeze the subcarrier signal after the preamble.</description>
                            <access>read-write</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>ADV_MILLER_USE_RFCOUNTER</name>
                            <description>If set the Adv. Miller decoder uses the RF counter directly for decoding. This feature is intended for 848kBd to avoid additional errors due to synchronization.</description>
                            <access>read-write</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>ADV_MILLER_FILTER_ENABLE</name>
                            <description>If set the Miller input signal is filtered with a 3-out-of-5 median filter (on HFO clock) before decoding. Note: This feature is not available in combination with ADV_MILLER_USE_RFCOUNTER.</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>NRZ_DEC_ENABLE</name>
                            <description>If set the NRZ decoder is activated for ISO14443 type B PICC reception. Note that the NRZ decoder must be activated in general target mode to be able to detect ISO14443 type B.</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>MANCHESTER_DEC_ENABLE</name>
                            <description>If set the Manchester decoder is activated for FeliCa PICC reception. Note that the Manchester decoder must be activated in general target mode to be able to detect FeliCa.</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>MILLER_DEC_ENABLE</name>
                            <description>If set the Miller decoder is activated for ISO14443 type A PICC reception. Note that the Miller decoder must be activated in general target mode to be able to detect ISO14443 type A.</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>ADV_MILLER_CALIB_OFF</name>
                            <description>If set the calibration of the advanced Miller decoder is deactivated and the nominal threshold values are used.</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>ADV_MILLER_EDGE_SEL</name>
                            <description>Select the edge for decoding Note: This feature is not available in combination with ADV_MILLER_USE_RFCOUNTER. 0* decoder counts from falling to falling edge: 1 decoder counts from rising to rising edge.</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>CM_EGT_CHECK</name>
                            <description>If set the EGT check for ISO14443 type B card-mode is activated. An invalid EGT length causes an protocol error.</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>TAU</name>
                            <description>Defines the timing constant of the internal PLL as a negative power of two.</description>
                            <access>read-write</access>
                            <bitRange>[4:3]</bitRange>
                        </field>
                        <field>
                            <name>MODE_DETECTOR_OFF</name>
                            <description>If set to 1. the mode detector is deactivated</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>RX_FRAMING</name>
                            <description>Defines the framing in card mode. Note that these bits are set by the mod-detector if automatic mode detection is enabled and the communication mode is detected. 00* ISO14443A / Mifare 01 ISO18092 (NFC - with Syncbyte 0xF0) 10 FeliCa 11 ISO14443B</description>
                            <access>read-write</access>
                            <bitRange>[1:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_SIGPRO_ADCBCM_CONFIG_REG</name>
                    <description>SigPro register</description>
                    <resetValue>0x01000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00BC</addressOffset>
                    <fields>
                        <field>
                            <name>SYNC_MODE_SEL</name>
                            <description>Chooses the threshold for interpolation of the zero-crossing detection. 0h 0.25. 1h 0.5. 2h-3h 0.75</description>
                            <access>read-write</access>
                            <bitRange>[31:30]</bitRange>
                        </field>
                        <field>
                            <name>EPSILON_TH</name>
                            <description>Threshold for the epsilon environment in the zero-crossing detection block. Note that with value 1h the block is disabled and the value 0h is forbidden.</description>
                            <access>read-write</access>
                            <bitRange>[29:24]</bitRange>
                        </field>
                        <field>
                            <name>WATCH_DOG_VAL</name>
                            <description>Reset value for the Watch-Dog Counter.After this number of 848kHz clock cycles where no edges was detected the Watch Dog counter resets the edge-locking the output envelope and the dynamic threshold.</description>
                            <access>read-write</access>
                            <bitRange>[23:16]</bitRange>
                        </field>
                        <field>
                            <name>BIT_DETECT_DYN_MODE</name>
                            <description>Defines the dynamic bit detector adaptation. For dynamic threshold adaptation the minimum threshold is defined in CLIF_SIGPRO_ADCBCM_THRESHOLD_REG   00 Static bit detection   01 Dynamic edge detection 25% from last decision   10 Dynamic edge detection 50% from last decision   11 Dynamic edge detection 75% from last decision</description>
                            <access>read-write</access>
                            <bitRange>[15:14]</bitRange>
                        </field>
                        <field>
                            <name>EDGE_DETECT_DYN_MODE</name>
                            <description>Defines the dynamic edge detector adaptation. For dynamic threshold adaptation the minimum threshold is defined in CLIF_SIGPRO_ADCBCM_THRESHOLD_REG   00 Static edge detection   01 Dynamic edge detection 25% from last decision   10 Dynamic edge detection 50% from last decision   11 Dynamic edge detection 75% from last decision</description>
                            <access>read-write</access>
                            <bitRange>[13:12]</bitRange>
                        </field>
                        <field>
                            <name>WATCH_DOG_MODE</name>
                            <description>Selects mode of the watch-dog timer.  00 Watch-dog timer disabled   01 Watch dog timer with edge-detection as input (as for PN547/548)  10 Watch dog timer with valid-signal as input  11 Watch dog timer with valid-signal as input</description>
                            <access>read-write</access>
                            <bitRange>[11:10]</bitRange>
                        </field>
                        <field>
                            <name>SYNC_MODE_ENABLE</name>
                            <description>If set. the sync mode is activated. The sync-mode is used to reduce the jitter in the zero-crossing detection (usage depends on the analog HW configuration).</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>EDGE_DETECT_TAP_SEL</name>
                            <description>Selects the number of taps of the edge-detector filter.  0000* Edge detector filter with 2 taps  0001 Edge detector filter with 4 taps  0010 Edge detector filter with 6 taps  0011 Edge detector filter with 8 taps  0100 Edge detector filter with 10 taps  0101 Edge detector filter with 12 taps  0110 Edge detector filter with 14 taps  0111 Edge detector filter with 16 taps  1000 Edge detector filter with 18 taps  1001 Edge detector filter with 20 taps  1010 Edge detector filter with 22 taps  1011 Edge detector filter with 24 taps  1100 Edge detector filter with 26 taps  1101 Edge detector filter with 28 taps  1110 Edge detector filter with 30 taps  1111 Edge detector filter with 32 taps</description>
                            <access>read-write</access>
                            <bitRange>[8:5]</bitRange>
                        </field>
                        <field>
                            <name>ADCBCM_ENABLE_848</name>
                            <description>Enables the 848kBd envelope detection of the ADCBCM.</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>ADCBCM_ENABLE_424</name>
                            <description>Enables the 424kBd envelope detection of the ADCBCM. At start up for mode-detection this mode has to be enabled.</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>ADCBCM_ENABLE_212</name>
                            <description>Enables the 212kBd envelope detection of the ADCBCM. At start up for mode-detection this mode has to be enabled.</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>ADCBCM_ENABLE_106</name>
                            <description>Enables the 106kBd envelope detection of the ADCBCM. At start up for mode-detection this mode has to be enabled.</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>ADCBCM_ENABLE</name>
                            <description>Enables the ADCBCM. Note that at least one mode (106. 212. 424. or 848kBd) has to enabled additionally.</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_SIGPRO_ADCBCM_THRESHOLD_REG</name>
                    <description>SigPro register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00C0</addressOffset>
                    <fields>
                        <field>
                            <name>EDGE_DETECT_TH</name>
                            <description>Threshold for the edge decision block of the ADCBCM.</description>
                            <access>read-write</access>
                            <bitRange>[28:16]</bitRange>
                        </field>
                        <field>
                            <name>BIT_DETECT_TH</name>
                            <description>Threshold for the bit decision block of the ADCBCM.</description>
                            <access>read-write</access>
                            <bitRange>[12:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_SIGPRO_ADCBCM_RFU1</name>
                    <description>SigPro register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x00C4</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_0_31</name>
                            <description>Internal Use</description>
                            <access>read-only</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_SIGPRO_ADCBCM_RFU2</name>
                    <description>SigPro register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x00C8</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_0_31</name>
                            <description>Internal Use</description>
                            <access>read-only</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_AGC_CONFIG0_REG</name>
                    <description>AGC register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00CC</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_31_31</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[31:31]</bitRange>
                        </field>
                        <field>
                            <name>MILLER_BG_FREEZE_VALUE</name>
                            <description>This bit is primarily intended to achieve AGC operation in RM for ISO14443 type A 106kBd (AGC_FREEZE_ON_MILLER_BG). However this field is also re-used for the back-up modes AGC_FREEZE_ON_RX_WAIT and AGC_FAST_MODE_RX_WAIT.</description>
                            <access>read-write</access>
                            <bitRange>[30:24]</bitRange>
                        </field>
                        <field>
                            <name>AGC_THRESHOLD</name>
                            <description>Defines the threshold value for the AGC. Value must not be larger than AGC_TIME_CONSTANT&gt;&gt;1 - 1.</description>
                            <access>read-write</access>
                            <bitRange>[23:15]</bitRange>
                        </field>
                        <field>
                            <name>AGC_TIME_CONSTANT</name>
                            <description>Time constant for the AGC update. An AGC period is given by (AGC_TIME_CONSTANT+1 ) * 13.56MHz</description>
                            <access>read-write</access>
                            <bitRange>[14:5]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_4_4</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>AGC_INPUT_SEL</name>
                            <description>Selects the AGC value to be loaded into the AGC and the scource for manual mode: 0* CLIF_AGC_INPUT_REG.AGC_CM_VALUE 1 CLIF_AGC_INPUT_REG.AGC_RM_VALUE</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>AGC_LOAD</name>
                            <description>If set. one AGC control value is loaded from CLIF_RSSI_REG .into the internal AGC register (depending on AGC_INPUT_SEL).</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>AGC_MODE_SEL</name>
                            <description>Selects the operation mode of the AGC: 0* Rx-Divider is controlled by the register CLIF_AGC_INPUT_REG.AGC_CM_VALUE or CLIF_AGC_INPUT_REG.AGC_RM_VALUE (dependent on AGC_INPUT_SEL) 1 Rx-Divider value is controlled by the AGC.</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>AGC_MODE_ENABLE</name>
                            <description>If set the AGC is enabled. If not set the Rx-Divider is controlled by either the internal AGC register or a register value (dependent on AGC_MODE_SEL).</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_AGC_CONFIG1_REG</name>
                    <description>AGC register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00D0</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_0_31</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_AGC_INPUT_REG</name>
                    <description>AGC register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00D4</addressOffset>
                    <fields>
                        <field>
                            <name>AGC_RM_VALUE</name>
                            <description>Static AGC value used for reader mode</description>
                            <access>read-write</access>
                            <bitRange>[25:16]</bitRange>
                        </field>
                        <field>
                            <name>AGC_CM_VALUE</name>
                            <description>Static AGC value used for card mode</description>
                            <access>read-write</access>
                            <bitRange>[9:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_RSSI_REG</name>
                    <description>AGC register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x00D8</addressOffset>
                    <fields>
                        <field>
                            <name>AGC_VALUE</name>
                            <description>RSSI: Current value of the AGC</description>
                            <access>read-only</access>
                            <bitRange>[15:6]</bitRange>
                        </field>
                        <field>
                            <name>ADC_DATA_Q</name>
                            <description>RSSI: Q-channel ADC value (for RSSI DC coupling shall be used)</description>
                            <access>read-only</access>
                            <bitRange>[5:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TX_CONTROL_REG</name>
                    <description>TX Control Register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00DC</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_6_31</name>
                            <description>Internal Use</description>
                            <access>read-only</access>
                            <bitRange>[31:6]</bitRange>
                        </field>
                        <field>
                            <name>TX_ALM_TYPE_SELECT</name>
                            <description>Defines which ALM type is used. If set to 1 Dual-Loop-ALM is used default (0) is Single-Loop-ALM.</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_4_4</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>TX_ALM_ENABLE</name>
                            <description>If set to 1 ALM is used for transmission in card mode</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_0_2</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[2:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_RX_DATA_BUFFER_REG</name>
                    <description>BufferManager Rx data register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x00EC</addressOffset>
                    <fields>
                        <field>
                            <name>RX_DATA_BUFFER</name>
                            <description>Data buffer for APB based BufferManager data transfer.</description>
                            <access>read-only</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_TEST_CONTROL_REG</name>
                    <description>Test option register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00FC</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_23_31</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[31:23]</bitRange>
                        </field>
                        <field>
                            <name>TADT_EXTEND_SELECT</name>
                            <description>By setting a value != 0 the minimum time for TADT can be increased</description>
                            <access>read-write</access>
                            <bitRange>[22:21]</bitRange>
                        </field>
                        <field>
                            <name>PRBS_TYPE</name>
                            <description>Defines the PRBS type. If set to 1 PRBS15 is selected default value 0 selects PRBS9</description>
                            <access>read-write</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>LONG_LD_MASK_ENABLE</name>
                            <description>If set to 1 the masking time for the NFC-LD after TxRFOff is longer.</description>
                            <access>read-write</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_10_18</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[18:10]</bitRange>
                        </field>
                        <field>
                            <name>RFDET_SOURCE_SEL</name>
                            <description>Select the source for RF-Field detection. 0* -&gt; NFC-Level detector indication signal is used. 1 -&gt; RF-Level detector indication signal is used 2. -&gt; NFC- and RF-Level detector indication signal is used 3. -&gt; Override - RF-Field detected is emulated</description>
                            <access>read-write</access>
                            <bitRange>[9:8]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_0_7</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_ANA_NFCLD_REG</name>
                    <description>NFC Level Detector Control Register</description>
                    <resetValue>0x00000104</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0100</addressOffset>
                    <fields>
                        <field>
                            <name>CM_PD_NFC_DET</name>
                            <description>Power Down NFC level detector</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>CM_RFL_NFC</name>
                            <description>Programming of detection level</description>
                            <access>read-write</access>
                            <bitRange>[5:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_ANA_TX_CLK_CONTROL_REG</name>
                    <description>Analog TX Clock control register</description>
                    <resetValue>0x00000083</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0104</addressOffset>
                    <fields>
                        <field>
                            <name>TX_CLK_MODE_OVUN_PREV</name>
                            <description>Defines the TX clockmode for the period the overshoot/undershoot prevention is active</description>
                            <access>read-write</access>
                            <bitRange>[10:8]</bitRange>
                        </field>
                        <field>
                            <name>TX2_INV_RM</name>
                            <description>If 1 -&gt; TX output is inverted (clk_13m56_n is used). 0 -&gt; clk_13m56 is used</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>TX2_INV_CM</name>
                            <description>If 1 -&gt; TX output is inverted (clk_13m56_n is used). 0 -&gt; clk_13m56 is used</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>TX1_INV_RM</name>
                            <description>If 1 -&gt; TX output is inverted (clk_13m56_n is used). 0 -&gt; clk_13m56 is used</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>TX1_INV_CM</name>
                            <description>If 1 -&gt; TX output is inverted (clk_13m56_n is used). 0 -&gt; clk_13m56 is used</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>TX_CLK_MODE_RM</name>
                            <description>TX clockmode</description>
                            <access>read-write</access>
                            <bitRange>[3:1]</bitRange>
                        </field>
                        <field>
                            <name>TX_PD_CLK_GEN</name>
                            <description>TX clock generation disabled and thus also envelope synchronization to clk is disabled.</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_ANA_TX_AMPLITUDE_REG</name>
                    <description>Analog TX amplitude control register</description>
                    <resetValue>0x00000003</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0108</addressOffset>
                    <fields>
                        <field>
                            <name>TX_GSN_CW_RM</name>
                            <description>gsn setting at continuous wave in reader mode</description>
                            <access>read-write</access>
                            <bitRange>[31:28]</bitRange>
                        </field>
                        <field>
                            <name>TX_GSN_CW_CM</name>
                            <description>gsn setting at continuous wave in card mode</description>
                            <access>read-write</access>
                            <bitRange>[27:24]</bitRange>
                        </field>
                        <field>
                            <name>TX_GSN_MOD_RM</name>
                            <description>gsn setting at continuous wave in reader mode</description>
                            <access>read-write</access>
                            <bitRange>[23:20]</bitRange>
                        </field>
                        <field>
                            <name>TX_GSN_MOD_CM</name>
                            <description>gsn setting at continuous wave in card mode</description>
                            <access>read-write</access>
                            <bitRange>[19:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_ASKMODE_SELECT</name>
                            <description>Selects the output voltage mode of the transmitter. Note: This bitfield is new on PN549 default value is 1! 0: Setting used for ALM mode. Tx output voltage is independent of the envelope and hence the TX output amplitude can be adjusted by the bitfield TX_RESIDUAL_CARRIER. 1: Setting used for standard modes (reader and active mode)</description>
                            <access>read-write</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>TX_CW_AMPLITUDE_RM</name>
                            <description>set amplitude of unmodulated carrier at reader mode</description>
                            <access>read-write</access>
                            <bitRange>[13:12]</bitRange>
                        </field>
                        <field>
                            <name>TX_CW_AMPLITUDE_ALM_CM</name>
                            <description>set amplitude of unmodulated carrier at card mode</description>
                            <access>read-write</access>
                            <bitRange>[9:8]</bitRange>
                        </field>
                        <field>
                            <name>TX_RESIDUAL_CARRIER</name>
                            <description>set residual carrier (0=100% 1F = 0%)</description>
                            <access>read-write</access>
                            <bitRange>[7:3]</bitRange>
                        </field>
                        <field>
                            <name>TX_CW_TO_MAX_RM</name>
                            <description>TX HI output is the maximum voltage obtainable from charge pump (RM setting). if set to 1 -&gt; TX_CW_AMPLITUDE_RM is overruled.</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TX_CW_TO_MAX_ALM_CM</name>
                            <description>TX HI output is the maximum voltage obtainable from charge pump (CM setting). if set to 1 -&gt; TX_CW_AMPLITUDE_CM is overruled.</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TX_PD</name>
                            <description>charge pumps clamped to tvdd</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_ANA_PBF_CONTROL_REG</name>
                    <description>Analog PbF control register</description>
                    <resetValue>0x00000020</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x010C</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_9_10</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[10:9]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_8_8</name>
                            <description>Internal Use</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_5_7</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[7:5]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_0_3</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[3:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_ANA_RX_REG</name>
                    <description>Analog RM receiver control register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0110</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_4_31</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[31:4]</bitRange>
                        </field>
                        <field>
                            <name>RX_HPCF</name>
                            <description>Lower Corner Frequency: 00-&gt;45kHz 01-&gt;85kHz 10-&gt;150kHz 11-&gt;250kHz</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>RX_GAIN</name>
                            <description>Gain Adjustment BBA: 00-&gt;33dB 01-&gt;40dB 10-&gt;50dB 11-&gt;57dB</description>
                            <access>read-write</access>
                            <bitRange>[1:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_ANA_CM_CONFIG_REG</name>
                    <description>Analog CM control register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0114</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_14_31</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[31:14]</bitRange>
                        </field>
                        <field>
                            <name>CM_MILLER_SENS</name>
                            <description>Configuration bits for reference level of Miller demodulator</description>
                            <access>read-write</access>
                            <bitRange>[13:12]</bitRange>
                        </field>
                        <field>
                            <name>CM_MILLER_TAU</name>
                            <description>Configuration bits for the time constant of the reference generation in Miller demodulator</description>
                            <access>read-write</access>
                            <bitRange>[11:10]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_0_9</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[9:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_ANA_AGC_REG</name>
                    <description>Analog AGC control register</description>
                    <resetValue>0x00000004</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x011C</addressOffset>
                    <fields>
                        <field>
                            <name>AGC_PD</name>
                            <description>AGC power down</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>AGC_VREF_SEL</name>
                            <description>Select the comparison reference voltage</description>
                            <access>read-write</access>
                            <bitRange>[1:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_ANA_CLK_MAN_REG</name>
                    <description>Analog clock management control Register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0120</addressOffset>
                    <fields>
                        <field>
                            <name>CLOCK_TX_SEL_SLALM</name>
                            <description>Selects DPLL</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_PD_RF_27M12</name>
                            <description>Power down RF clock generation</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_ADC_SEL_RF</name>
                            <description>Select RF clock for ADC from DLL or PLL</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_TX_SEL_RF</name>
                            <description>Select DLL clock for TX (instead of PLL clock)</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_CONFIG_DLL_ALM</name>
                            <description>Select DLL clock phase</description>
                            <access>read-write</access>
                            <bitRange>[2:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_ANA_TX_SHAPE_CONTROL_REG</name>
                    <description>Analog TX shaping control register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0128</addressOffset>
                    <fields>
                        <field>
                            <name>TX_RESIDUAL_CARRIER_OV_PREV</name>
                            <description>Defines the value for the residual carrier for the period the overshoot prevention pattern is active.</description>
                            <access>read-write</access>
                            <bitRange>[28:24]</bitRange>
                        </field>
                        <field>
                            <name>TX_SET_BYPASS_SC_SHAPING</name>
                            <description>Bypasses switched capacitor shaping of the Transmitter Signal</description>
                            <access>read-write</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>TX_SET_SLEW_SHUNTREG</name>
                            <description>Set slew rate for shunt regulator</description>
                            <access>read-write</access>
                            <bitRange>[11:8]</bitRange>
                        </field>
                        <field>
                            <name>TX_SET_TAU_MOD_FALLING</name>
                            <description>Transmitter TAU setting for falling edge of modulation shape. In AnalogControl module the output signal is switched with the tx_envelope. Only valid is TX_SET_SINGLE_CP_MODE is set</description>
                            <access>read-write</access>
                            <bitRange>[7:4]</bitRange>
                        </field>
                        <field>
                            <name>TX_SET_TAU_MOD_RISING</name>
                            <description>Transmitter TAU setting for rising edge of modulation shape. In AnalogControl module the output signal is switched with the tx_envelope. Only valid is TX_SET_SINGLE_CP_MODE is set</description>
                            <access>read-write</access>
                            <bitRange>[3:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_ANA_TEST_REG</name>
                    <description>Analog test control register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x01FC</addressOffset>
                    <fields>
                        <field>
                            <name>TX_CW_AMP_REF2TVDD</name>
                            <description>If set to 1 the reference of the unmodulated carrier is defined relative to TVDDNote: Do not change in normal operation</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_DPLL_CONTROL_REG</name>
                    <description>DPLL Control Register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0204</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAKL_USE_0</name>
                            <description>Internal Use</description>
                            <access>read-only</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_DPLL_INIT_REG</name>
                    <description>DPLL Configuration Register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0208</addressOffset>
                    <fields>
                        <field>
                            <name>DPLL_CLOCK_CONFIG_ALM_SIGN</name>
                            <description>Defines the sign of the fine phase-changes (positive or negative).</description>
                            <access>read-write</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>DPLL_CLOCK_CONFIG_ALM</name>
                            <description>Is the fine tuning of the phase configuration done on top of the coarse setting CLIF_ANA_CLK_MAN_REG.CLOCK_CONFIG_DLL_ALM</description>
                            <access>read-write</access>
                            <bitRange>[26:24]</bitRange>
                        </field>
                        <field>
                            <name>DPLL_WAKEUP_TIME</name>
                            <description>Duration of the Wakeup-Mode</description>
                            <access>read-write</access>
                            <bitRange>[21:20]</bitRange>
                        </field>
                        <field>
                            <name>DPLL_WAKEUP_INT_ENABLE</name>
                            <description>Enables the integral path of the loop-filter even in WAKEUP mode</description>
                            <access>read-write</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>DPLL_WAKEUP_LF_SEL</name>
                            <description>Proportional parameter of loop filter for WAKEUP mode</description>
                            <access>read-write</access>
                            <bitRange>[17:16]</bitRange>
                        </field>
                        <field>
                            <name>DPLL_TIME_INIT_SEL</name>
                            <description>Initial gear duration</description>
                            <access>read-write</access>
                            <bitRange>[13:12]</bitRange>
                        </field>
                        <field>
                            <name>DPLL_INT_INIT_SEL</name>
                            <description>Initial gear integral parameter</description>
                            <access>read-write</access>
                            <bitRange>[10:8]</bitRange>
                        </field>
                        <field>
                            <name>DPLL_PROP_INIT_SEL</name>
                            <description>Initial gear proportional parameter</description>
                            <access>read-write</access>
                            <bitRange>[6:4]</bitRange>
                        </field>
                        <field>
                            <name>DPLL_NUM_GEARS_SEL</name>
                            <description>Defines the number of gears</description>
                            <access>read-write</access>
                            <bitRange>[1:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_DPLL_GEAR_REG</name>
                    <description>DPLL Configuration Register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x020C</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_0_31</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_DPLL_INIT_FREQ_REG</name>
                    <description>DPLL Configuration Register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0210</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_0_31</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_BBA_CONTROL_REG</name>
                    <description>BBA Control Register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0214</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_0_31</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_RSSI_LATCH_REG</name>
                    <description>Register to configure/read RSSI latch</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0218</addressOffset>
                    <fields>
                        <field>
                            <name>INTERNAL_USE_24_27</name>
                            <description>Internal Use</description>
                            <access>read-write</access>
                            <bitRange>[27:24]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_0_18</name>
                            <description>Internal Use</description>
                            <access>read-only</access>
                            <bitRange>[18:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_INT_CLR_ENABLE_REG</name>
                    <description>Interrupt register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FD8</addressOffset>
                    <fields>
                        <field>
                            <name>AGC_RFOFF_DET_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[29:29]</bitRange>
                        </field>
                        <field>
                            <name>TX_DATA_REQ_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>RX_DATA_AV_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>RX_BUFFER_OVERFLOW_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>TX_WATERLEVEL_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>RX_WATERLEVEL_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>RX_SC_DET_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>RX_SOF_DET_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>RX_EMD_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>TIMER3_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>TIMER2_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>TIMER1_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>TIMER0_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_ERROR_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_14_14</name>
                            <description>Internal Use</description>
                            <access>write-only</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_13_13</name>
                            <description>Internal Use</description>
                            <access>write-only</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>RF_ACTIVE_ERROR_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>TX_RFON_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>TX_RFOFF_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>RFON_DET_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>RFOFF_DET_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>STATE_CHANGE_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>CARD_ACTIVATED_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>MODE_DETECTED_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>IDLE_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TX_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_INT_SET_ENABLE_REG</name>
                    <description>Interrupt register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FDC</addressOffset>
                    <fields>
                        <field>
                            <name>AGC_RFOFF_DET_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[29:29]</bitRange>
                        </field>
                        <field>
                            <name>TX_DATA_REQ_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>RX_DATA_AV_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>RX_BUFFER_OVERFLOW_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>TX_WATERLEVEL_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>RX_WATERLEVEL_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>RX_SC_DET_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>RX_SOF_DET_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>RX_EMD_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>TIMER3_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>TIMER2_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>TIMER1_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>TIMER0_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_ERROR_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_14_14</name>
                            <description>Internal Use</description>
                            <access>write-only</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_13_13</name>
                            <description>Internal Use</description>
                            <access>write-only</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>RF_ACTIVE_ERROR_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>TX_RFON_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>TX_RFOFF_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>RFON_DET_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>RFOFF_DET_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>STATE_CHANGE_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>CARD_ACTIVATED_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>MODE_DETECTED_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>IDLE_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TX_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_INT_STATUS_REG</name>
                    <description>Interrupt register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x3FE0</addressOffset>
                    <fields>
                        <field>
                            <name>AGC_RFOFF_DET_IRQ</name>
                            <description>Set to 1 by HW when the AGC has detected the external RF-Field was switched off while transmitting in SL-ALM mode. Note: Only valid if the detection mode is enabled with the register bit-field AGC_RF_DETECT_SEL</description>
                            <access>read-only</access>
                            <bitRange>[29:29]</bitRange>
                        </field>
                        <field>
                            <name>TX_DATA_REQ_IRQ</name>
                            <description>Set to 1 by HW when the BufferManager requests data for transmission from RAM. Note: Only valid if the bit DIRECT_DATA_ACCESS_ENABLE is set to 1</description>
                            <access>read-only</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>RX_DATA_AV_IRQ</name>
                            <description>Set to 1 by HW when the BufferManager holds received data from reception to be written to RAM. Note: Only valid if the bit DIRECT_DATA_ACCESS_ENABLE is set to 1</description>
                            <access>read-only</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>RX_BUFFER_OVERFLOW_IRQ</name>
                            <description>Set to 1 by HW when the number of bytes received exceds the size of the RX buffer. Note: Reception is stoped in that case. Note: If RX_MULTIPLE is set to 1 this an this IRQ is raised when the sum of all frames exceed the RX buffer size</description>
                            <access>read-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>TX_WATERLEVEL_IRQ</name>
                            <description>Set to 1 by HW when the number of bytes transmitted is equal to the TX_WATERLEVEL</description>
                            <access>read-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>RX_WATERLEVEL_IRQ</name>
                            <description>Set to 1 by HW when the number of bytes received is equal to the RX_WATERLEVEL</description>
                            <access>read-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>RX_SC_DET_IRQ</name>
                            <description>Set to 1 by HW when in reader mode a subcarrier is detected</description>
                            <access>read-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>RX_SOF_DET_IRQ</name>
                            <description>Set to 1 by HW when in reader mode an SOF is detected</description>
                            <access>read-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>RX_EMD_IRQ</name>
                            <description>Set to 1 by HW when an EMD event is detected</description>
                            <access>read-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>TIMER3_IRQ</name>
                            <description>Set to 1 by HW when the Timer3 is expired.</description>
                            <access>read-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>TIMER2_IRQ</name>
                            <description>Set to 1 by HW when the Timer2 is expired.</description>
                            <access>read-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>TIMER1_IRQ</name>
                            <description>Set to 1 by HW when the Timer1 is expired.</description>
                            <access>read-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>TIMER0_IRQ</name>
                            <description>Set to 1 by HW when the Timer0 is expired.</description>
                            <access>read-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_ERROR_IRQ</name>
                            <description>Set to 1 by HW when RF-Field vanished (and consequently the RF-Clock is not present) and the clock of the system PLL is not available</description>
                            <access>read-only</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_14_14</name>
                            <description>Internal Use</description>
                            <access>read-only</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_13_13</name>
                            <description>Internal Use</description>
                            <access>read-only</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>RF_ACTIVE_ERROR_IRQ</name>
                            <description>Set to 1 by HW when an RF error case occurred</description>
                            <access>read-only</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>TX_RFON_IRQ</name>
                            <description>Set to 1 by HW when the internally generated RF-field was switched on.</description>
                            <access>read-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>TX_RFOFF_IRQ</name>
                            <description>Set to 1 by HW when the internally generated RF-field was switched off.</description>
                            <access>read-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>RFON_DET_IRQ</name>
                            <description>Set to 1 by HW when an external RF-field is detected.</description>
                            <access>read-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>RFOFF_DET_IRQ</name>
                            <description>Set to 1 by HW when an until then preset external RF-field is switched off.</description>
                            <access>read-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>STATE_CHANGE_IRQ</name>
                            <description>Set to 1 by HW when a transceive state is entered selected in the register field STATE_TRIGGER_SELECT</description>
                            <access>read-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>CARD_ACTIVATED_IRQ</name>
                            <description>Set to 1 by HW when TypeA card mode activation FSM reached the ACTIVATED or ACTIVATE_S state</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>MODE_DETECTED_IRQ</name>
                            <description>Set to 1 by HW when the card mode has been detected by the ModeDetector Note: While the TypeA activation FSM is active no IRQ is issued any more</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>IDLE_IRQ</name>
                            <description>Set to 1 by HW when the IDLE state is entered</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TX_IRQ</name>
                            <description>Set to 1 by HW when an ongoing transmission is finished.</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX_IRQ</name>
                            <description>Set to 1 by HW when an ongoing reception is finished</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_INT_ENABLE_REG</name>
                    <description>Interrupt register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x3FE4</addressOffset>
                    <fields>
                        <field>
                            <name>AGC_RFOFF_DET_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[29:29]</bitRange>
                        </field>
                        <field>
                            <name>TX_DATA_REQ_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>RX_DATA_AV_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>RX_BUFFER_OVERFLOW_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>TX_WATERLEVEL_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>RX_WATERLEVEL_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>RX_SC_DET_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>RX_SOF_DET_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>RX_EMD_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>TIMER3_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>TIMER2_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>TIMER1_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>TIMER0_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_ERROR_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_14_14</name>
                            <description>Internal Use</description>
                            <access>read-only</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_13_13</name>
                            <description>Internal Use</description>
                            <access>read-only</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>RF_ACTIVE_ERROR_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>TX_RFON_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>TX_RFOFF_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>RFON_DET_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>RFOFF_DET_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>STATE_CHANGE_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>CARD_ACTIVATED_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>MODE_DETECTED_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>IDLE_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TX_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX_IRQ</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_INT_CLR_STATUS_REG</name>
                    <description>Interrupt register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FE8</addressOffset>
                    <fields>
                        <field>
                            <name>AGC_RFOFF_DET_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[29:29]</bitRange>
                        </field>
                        <field>
                            <name>TX_DATA_REQ_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>RX_DATA_AV_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>RX_BUFFER_OVERFLOW_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>TX_WATERLEVEL_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>RX_WATERLEVEL_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>RX_SC_DET_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>RX_SOF_DET_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>RX_EMD_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>TIMER3_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>TIMER2_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>TIMER1_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>TIMER0_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_ERROR_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_14_14</name>
                            <description>Internal Use</description>
                            <access>write-only</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_13_13</name>
                            <description>Internal Use</description>
                            <access>write-only</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>RF_ACTIVE_ERROR_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>TX_RFON_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>TX_RFOFF_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>RFON_DET_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>RFOFF_DET_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>STATE_CHANGE_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>CARD_ACTIVATED_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>MODE_DETECTED_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>IDLE_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TX_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX_IRQ</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLIF_INT_SET_STATUS_REG</name>
                    <description>Interrupt register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FEC</addressOffset>
                    <fields>
                        <field>
                            <name>AGC_RFOFF_DET_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[29:29]</bitRange>
                        </field>
                        <field>
                            <name>TX_DATA_REQ_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>RX_DATA_AV_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>RX_BUFFER_OVERFLOW_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>TX_WATERLEVEL_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>RX_WATERLEVEL_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>RX_SC_DET_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>RX_SOF_DET_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>RX_EMD_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>TIMER3_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>TIMER2_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>TIMER1_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>TIMER0_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_ERROR_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_14_14</name>
                            <description>Internal Use</description>
                            <access>write-only</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>INTERNAL_USE_13_13</name>
                            <description>Internal Use</description>
                            <access>write-only</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>RF_ACTIVE_ERROR_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>TX_RFON_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>TX_RFOFF_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>RFON_DET_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>RFOFF_DET_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>STATE_CHANGE_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>CARD_ACTIVATED_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>MODE_DETECTED_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>IDLE_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TX_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX_IRQ</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>EECTRL</name>
            <description>EEPROM and Flash Controller</description>
            <baseAddress>0x00200000</baseAddress>
            <addressBlock>
                <offset>0</offset>
                <size>0x1000</size>
                <usage>registers</usage>
            </addressBlock>
            <interrupt>
                <name>EECTRL_ISR</name>
                <value>3</value>
                <description>EEPROM and Flash Controller Interrupt</description>
            </interrupt>
            <registers>
                <!-- 
						-->
                <register>
                    <name>EE_CTRL</name>
                    <description>EECTRL General Control Register (RW)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0000</addressOffset>
                    <fields>
                        <field>
                            <name>ECC_PF_AHB_ERROR_ENABLE</name>
                            <description>When 1 enables the AHB error generation when PFLASH read data cannot be corrected by the ECC mechanism</description>
                            <access>read-write</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>PFLASH_READ_PREFETCH_DIS</name>
                            <description>1 disables the PAGEFLASH read prefetching feature</description>
                            <access>read-write</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>BLOCK_1_COD</name>
                            <description>Block Mode for PAGEFLASH_1</description>
                            <access>read-write</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>BNWSENS_1_COD</name>
                            <description>Voltage Drop Sensor Enable for PAGEFLASH_1</description>
                            <access>read-write</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>SKIPPRG_1_COD</name>
                            <description>Skip Program if erase fails for PAGEFLASH_1</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>STOP_1_COD</name>
                            <description>Stop Ramp-Up at Low Power for PAGEFLASH_1</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>PFLASH_DOUT_SYNCHRO_DIS</name>
                            <description>Reserved</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>POWER_DOWN_1_COD</name>
                            <description>Power Down for PAGEFLASH_1 Memory</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>BLOCK_0_COD</name>
                            <description>Block Mode for PAGEFLASH_0</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>BNWSENS_0_COD</name>
                            <description>When 0 output PAGEFLASH data is synchronized with the system clock to ensure that following ECC calculation is made on stable data (recommanded by the memories providers) It is automatically set to 1 if FAST_COD = 1</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>SKIPPRG_0_COD</name>
                            <description>Skip Program if erase fails for PAGEFLASH_0</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>STOP_0_COD</name>
                            <description>Stop Ramp-Up at Low Power for PAGEFLASH_0</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>FAST_COD</name>
                            <description>Fast Access Mode for both PAGEFLASH_0 and PAGEFLASH_1</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>POWER_DOWN_0_COD</name>
                            <description>Power Down for PAGEFLASH_0 Memory</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>FAST_DAT</name>
                            <description>Fast EEPROM Access Mode</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>POWER_DOWN_DAT</name>
                            <description>Power Down for EEPROM Memory</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EE_DYN</name>
                    <description>EECTRL Dynamic Control Register (WO)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x0004</addressOffset>
                    <fields>
                        <field>
                            <name>EE_RST_1_COD</name>
                            <description>Resets the PAGEFLASH_1 Controller</description>
                            <access>write-only</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>CRC_CLEAR_1_COD</name>
                            <description>CRC Clear Function for PAGEFLASH_1 fulldump Readout</description>
                            <access>write-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>PROG_1_COD</name>
                            <description>Starts Programming PAGEFLASH_1 Row from the Page Register</description>
                            <access>write-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>EE_RST_0_COD</name>
                            <description>Resets the PAGEFLASH_0 Controller</description>
                            <access>write-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>PROG_0_COD</name>
                            <description>Starts Programming PAGEFLASH_0 Row from the Page Register</description>
                            <access>write-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>EE_RST_DAT</name>
                            <description>Resets the EEPROM Controller</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>PROG_DAT</name>
                            <description>Starts Programming EEPROM Row from the Page Register</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EE_STAT_DAT</name>
                    <description>EECTRL Status Register (RO)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0008</addressOffset>
                    <fields>
                        <field>
                            <name>ALL1_DAT</name>
                            <description>SFI (Single Fault Injection) High Detection Flag for the EEPROM</description>
                            <access>read-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>ALL0_DAT</name>
                            <description>SFI (Single Fault Injection) Low Detection Flag for the EEPROM</description>
                            <access>read-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>BNWDROP_DAT</name>
                            <description>BNW Sensor Signal for EEPROM</description>
                            <access>read-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>PROG_DAT</name>
                            <description>Indicator if Programming is ongoing for the EEPROM</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>HVERR_DAT</name>
                            <description>HV Error Signal for EEPROM</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EE_STAT_COD</name>
                    <description>EECTRL Status Register (RO)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x000C</addressOffset>
                    <fields>
                        <field>
                            <name>ECC_READ_INVALID_1_COD</name>
                            <description>1 means that read access cannot be corrected. There are more than one bit error</description>
                            <access>read-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>ECC_READ_CORRECT_1_COD</name>
                            <description>0 means that ther is at teast one bit error, check the ECC_READ_INVALID_1_COD to confirm if it has been corrected or not 1 mean that not bit error occured</description>
                            <access>read-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>EE_EDO_1_COD</name>
                            <description>EDO Parity Lines for the PAGEFLASH_1 32-bit data</description>
                            <access>read-only</access>
                            <bitRange>[23:18]</bitRange>
                        </field>
                        <field>
                            <name>READOUT_ONGOING_1_COD</name>
                            <description>Full or Partial Dump Readout ongoing for the entire PAGEFLASH_1</description>
                            <access>read-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>DROPSENS_1_COD</name>
                            <description>Drop Sensor Output Signal for PAGEFLASH_1</description>
                            <access>read-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>VMPOK_1_COD</name>
                            <description>Margin Voltage Flag for PAGEFLASH_1</description>
                            <access>read-only</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>PROG_1_COD</name>
                            <description>Indicator if Programming is ongoing for the PAGEFLASH_1</description>
                            <access>read-only</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>HVERR_1_COD</name>
                            <description>HV Error Signal for PAGEFLASH_1</description>
                            <access>read-only</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>ECC_READ_INVALID_0_COD</name>
                            <description>1 means that read access cannot be corrected. There are more than one bit error</description>
                            <access>read-only</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>ECC_READ_CORRECT_0_COD</name>
                            <description>0 means that ther is at teast one bit error, check the ECC_READ_INVALID_0_COD to confirm if it has been corrected or not 1 mean that not bit error occured</description>
                            <access>read-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>EE_EDO_0_COD</name>
                            <description>EDO Parity Lines for the PAGEFLASH_0 32-bit data</description>
                            <access>read-only</access>
                            <bitRange>[10:5]</bitRange>
                        </field>
                        <field>
                            <name>READOUT_ONGOING_0_COD</name>
                            <description>Full or Partial Dump Readout ongoing for the entire PAGEFLASH_0</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>DROPSENS_0_COD</name>
                            <description>Drop Sensor Output Signal for PAGEFLASH_0</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>VMPOK_0_COD</name>
                            <description>Margin Voltage Flag for PAGEFLASH_0</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>PROG_0_COD</name>
                            <description>Indicator if Programming is ongoing for the PAGEFLASH_0</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>HVERR_0_COD</name>
                            <description>HV Error Signal for PAGEFLASH_0</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EE_ECC_PF_AHB_ERROR_ADDR</name>
                    <description>PFLASH ECC Error Address</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0044</addressOffset>
                    <fields>
                        <field>
                            <name>ECC_PF_AHB_ERROR_ADDR</name>
                            <description>PFLASH ECC Error Address</description>
                            <access>read-only</access>
                            <bitRange>[17:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EE_INT_CLR_ENABLE</name>
                    <description>PFLASH ECC Error Address</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x0FD8</addressOffset>
                    <fields>
                        <field>
                            <name>EE_ECC_READ_NOT_CORRECT_1_COD_INT_CLR_ENABLE</name>
                            <description>PFLASH_1 Not Correct ECC Read Interrupt Clear Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_INVALID_1_COD_INT_CLR_ENABLE</name>
                            <description>PFLASH_1 Invalid ECC Read Interrupt Clear Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_NOT_CORRECT_0_COD_INT_CLR_ENABLE</name>
                            <description>PFLASH_0 Not Correct ECC Read Interrupt Clear Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_INVALID_0_COD_INT_CLR_ENABLE</name>
                            <description>PFLASH_0 Invalid ECC Read Interrupt Clear Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_1_COD_INT_CLR_ENABLE</name>
                            <description>PFLASH_1 High Voltage Error Interrupt Clear Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_0_COD_INT_CLR_ENABLE</name>
                            <description>PFLASH_0 High Voltage Error Interrupt Clear Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_DAT_INT_CLR_ENABLE</name>
                            <description>EEPROM High Voltage Error Interrupt Clear Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_1_COD_COMPLETED_INT_CLR_ENABLE</name>
                            <description>PFLASH_1 Programming Completed Interrupt Clear Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_0_COD_COMPLETED_INT_CLR_ENABLE</name>
                            <description>PFLASH_0 Programming Completed Interrupt Clear Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_DAT_COMPLETED_INT_CLR_ENABLE</name>
                            <description>EEPROM Programming Completed Interrupt Clear Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EE_INT_SET_ENABLE</name>
                    <description>PFLASH ECC Error Address</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x0FDC</addressOffset>
                    <fields>
                        <field>
                            <name>EE_ECC_READ_NOT_CORRECT_1_COD_INT_SET_ENABLE</name>
                            <description>PFLASH_1 Not Correct ECC Read Interrupt Set Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_INVALID_1_COD_INT_SET_ENABLE</name>
                            <description>PFLASH_1 Invalid ECC Read Interrupt Set Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_NOT_CORRECT_0_COD_INT_SET_ENABLE</name>
                            <description>PFLASH_0 Not Correct ECC Read Interrupt Set Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_INVALID_0_COD_INT_SET_ENABLE</name>
                            <description>PFLASH_0 Invalid ECC Read Interrupt Set Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_1_COD_INT_SET_ENABLE</name>
                            <description>PFLASH_1 High Voltage Error Interrupt Set Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_0_COD_INT_SET_ENABLE</name>
                            <description>PFLASH_0 High Voltage Error Interrupt Set Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_DAT_INT_SET_ENABLE</name>
                            <description>EEPROM High Voltage Error Interrupt Set Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_1_COD_COMPLETED_INT_SET_ENABLE</name>
                            <description>PFLASH_1 Programming Completed Interrupt Set Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_0_COD_COMPLETED_INT_SET_ENABLE</name>
                            <description>PFLASH_0 Programming Completed Interrupt Set Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_DAT_COMPLETED_INT_SET_ENABLE</name>
                            <description>EEPROM Programming Completed Interrupt Set Enable Command</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EE_INT_STATUS</name>
                    <description>PFLASH ECC Error Address</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0FE0</addressOffset>
                    <fields>
                        <field>
                            <name>EE_ECC_READ_NOT_CORRECT_1_COD_INT_STATUS</name>
                            <description>PFLASH_1 Not Correct ECC Read Interrupt Status Variable</description>
                            <access>read-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_INVALID_1_COD_INT_STATUS</name>
                            <description>PFLASH_1 Invalid ECC Read Interrupt Status Variable</description>
                            <access>read-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_NOT_CORRECT_0_COD_INT_STATUS</name>
                            <description>PFLASH_0 Not Correct ECC Read Interrupt Status Variable</description>
                            <access>read-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_INVALID_0_COD_INT_STATUS</name>
                            <description>PFLASH_0 Invalid ECC Read Interrupt Status Variable</description>
                            <access>read-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_1_COD_INT_STATUS</name>
                            <description>PFLASH_1 High Voltage Error Interrupt Status Variable</description>
                            <access>read-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_0_COD_INT_STATUS</name>
                            <description>PFLASH_0 High Voltage Error Interrupt Status Variable</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_DAT_INT_STATUS</name>
                            <description>EEPROM High Voltage Error Interrupt Status Variable</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_1_COD_COMPLETED_INT_STATUS</name>
                            <description>PFLASH_1 Programming Completed Interrupt Status Variable</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_0_COD_COMPLETED_INT_STATUS</name>
                            <description>PFLASH_0 Programming Completed Interrupt Status Variable</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_DAT_COMPLETED_INT_STATUS</name>
                            <description>EEPROM Programming Completed Interrupt Status Variable</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EE_INT_ENABLE</name>
                    <description>PFLASH ECC Error Address</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0FE4</addressOffset>
                    <fields>
                        <field>
                            <name>EE_ECC_READ_NOT_CORRECT_1_COD_INT_ENABLE</name>
                            <description>PFLASH_1 Not Correct ECC Read Interrupt Enable Variable</description>
                            <access>read-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_INVALID_1_COD_INT_ENABLE</name>
                            <description>PFLASH_1 Invalid ECC Read Interrupt Enable Variable</description>
                            <access>read-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_NOT_CORRECT_0_COD_INT_ENABLE</name>
                            <description>PFLASH_0 Not Correct ECC Read Interrupt Enable Variable</description>
                            <access>read-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_INVALID_0_COD_INT_ENABLE</name>
                            <description>PFLASH_0 Invalid ECC Read Interrupt Enable Variable</description>
                            <access>read-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_1_COD_INT_ENABLE</name>
                            <description>PFLASH_1 High Voltage Error Interrupt Enable Variable</description>
                            <access>read-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_0_COD_INT_ENABLE</name>
                            <description>PFLASH_0 High Voltage Error Interrupt Enable Variable</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_DAT_INT_ENABLE</name>
                            <description>EEPROM High Voltage Error Interrupt Enable Variable</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_1_COD_COMPLETED_INT_ENABLE</name>
                            <description>PFLASH_1 Programming Completed Interrupt Enable Variable</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_0_COD_COMPLETED_INT_ENABLE</name>
                            <description>PFLASH_0 Programming Completed Interrupt Enable Variable</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_DAT_COMPLETED_INT_ENABLE</name>
                            <description>EEPROM Programming Completed Interrupt Enable Variable</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EE_INT_CLR_STATUS</name>
                    <description>PFLASH ECC Error Address</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x0FE8</addressOffset>
                    <fields>
                        <field>
                            <name>EE_ECC_READ_NOT_CORRECT_1_COD_INT_CLR_STATUS</name>
                            <description>PFLASH_1 Not Correct ECC Read Interrupt Clear Status Command</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_INVALID_1_COD_INT_CLR_STATUS</name>
                            <description>PFLASH_1 Invalid ECC Read Interrupt Clear Status Command</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_NOT_CORRECT_0_COD_INT_CLR_STATUS</name>
                            <description>PFLASH_0 Not Correct ECC Read Interrupt Clear Status Command</description>
                            <access>write-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_INVALID_0_COD_INT_CLR_STATUS</name>
                            <description>PFLASH_0 Invalid ECC Read Interrupt Clear Status Command</description>
                            <access>write-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_1_COD_INT_CLR_STATUS</name>
                            <description>PFLASH_1 High Voltage Error Interrupt Clear Status Command</description>
                            <access>write-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_0_COD_INT_CLR_STATUS</name>
                            <description>PFLASH_0 High Voltage Error Interrupt Clear Status Command</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_DAT_INT_CLR_STATUS</name>
                            <description>EEPROM High Voltage Error Interrupt Clear Status Command</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_1_COD_COMPLETED_INT_CLR_STATUS</name>
                            <description>PFLASH_1 Programming Completed Interrupt Clear Status Command</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_0_COD_COMPLETED_INT_CLR_STATUS</name>
                            <description>PFLASH_0 Programming Completed Interrupt Clear Status Command</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_DAT_COMPLETED_INT_CLR_STATUS</name>
                            <description>EEPROM Programming Completed Interrupt Clear Status Command</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EE_INT_SET_STATUS</name>
                    <description>PFLASH ECC Error Address</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x0FEC</addressOffset>
                    <fields>
                        <field>
                            <name>EE_ECC_READ_NOT_CORRECT_1_COD_INT_SET_STATUS</name>
                            <description>PFLASH_1 Not Correct ECC Read Interrupt Set Status Command</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_INVALID_1_COD_INT_SET_STATUS</name>
                            <description>PFLASH_1 Invalid ECC Read Interrupt Set Status Command</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_NOT_CORRECT_0_COD_INT_SET_STATUS</name>
                            <description>PFLASH_0 Not Correct ECC Read Interrupt Set Status Command</description>
                            <access>write-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>EE_ECC_READ_INVALID_0_COD_INT_SET_STATUS</name>
                            <description>PFLASH_0 Invalid ECC Read Interrupt Set Status Command</description>
                            <access>write-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_1_COD_INT_SET_STATUS</name>
                            <description>PFLASH_1 High Voltage Error Interrupt Set Status Command</description>
                            <access>write-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_0_COD_INT_SET_STATUS</name>
                            <description>PFLASH_0 High Voltage Error Interrupt Set Status Command</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>EE_HVERR_DAT_INT_SET_STATUS</name>
                            <description>EEPROM High Voltage Error Interrupt Set Status Command</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_1_COD_COMPLETED_INT_SET_STATUS</name>
                            <description>PFLASH_1 Programming Completed Interrupt Set Status Command</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_0_COD_COMPLETED_INT_SET_STATUS</name>
                            <description>PFLASH_0 Programming Completed Interrupt Set Status Command</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>EE_PROG_DAT_COMPLETED_INT_SET_STATUS</name>
                            <description>EEPROM Programming Completed Interrupt Set Status Command</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>HostIf</name>
            <description>Host Interface</description>
            <baseAddress>0x40020000</baseAddress>
            <addressBlock>
                <offset>0</offset>
                <size>0x4000</size>
                <usage>registers</usage>
            </addressBlock>
            <interrupt>
                <name>HostIf_ISR</name>
                <value>6</value>
                <description>Host Interface Interrupt</description>
            </interrupt>
            <registers>
                <!-- 
						-->
                <register>
                    <name>HOSTIF_STATUS_REG</name>
                    <description>Status</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0000</addressOffset>
                    <fields>
                        <field>
                            <name>TX_BUFFER_PREFETCH_OK</name>
                            <description>1 - Read prefetch of TX buffer completed</description>
                            <access>read-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>TX_BUFFER_LOCK</name>
                            <description>1 - TX buffer is currently in use by the HW.</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>RX3_BUFFER_LOCK</name>
                            <description>1 - RX buffer 3 is currently in use by the HW.</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>RX2_BUFFER_LOCK</name>
                            <description>1 - RX buffer 2 is currently in use by the HW.</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>RX1_BUFFER_LOCK</name>
                            <description>1 - RX buffer 1 is currently in use by the HW.</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX0_BUFFER_LOCK</name>
                            <description>1 - RX buffer 0 is currently in use by the HW.</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_CONTROL_REG</name>
                    <description>Control</description>
                    <resetValue>0x0017FF80</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0004</addressOffset>
                    <fields>
                        <field>
                            <name>BUFFERS_SIZE</name>
                            <description>RAM aperture size</description>
                            <access>read-write</access>
                            <bitRange>[20:7]</bitRange>
                        </field>
                        <field>
                            <name>HIF_ENABLE</name>
                            <description>Enables the signal lines  MOSI, SCK, NSS, I2C_SDA, I2C_SCL) from the PCR block</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>LENGTH_MODE</name>
                            <description>0 - Length in mem and in transfered over HDLL header 1 - Length in register. Not transfered in I2C/SPI</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>CRC_DISABLE</name>
                            <description>0 - CRC active 1 - No CRC</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>NCI_MODE</name>
                            <description>0 - NCI not used 1 - NCI mode active: CRC_DISABLE and LENGTH_MODE are used</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SHORT_FRAME_LEN</name>
                            <description>Maximum length of a short frame (in bytes) 0 - 2 bytes 1 - 3 bytes</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>STORE_RX_ERROR_FRAMES</name>
                            <description>1- Store erroneous RX frames. RX&lt;n&gt;_DATA_READY is set by Host IF as if frame were received error-free</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>BUFFER_FORMAT</name>
                            <description>0 - HDLL Frames; 1 - Native format</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_HEADER_CONTROL_REG</name>
                    <description>Header Control</description>
                    <resetValue>0x00000428</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0008</addressOffset>
                    <fields>
                        <field>
                            <name>HEADER_SIZE</name>
                            <description>Numbers of bytes -1 of the header</description>
                            <access>read-write</access>
                            <bitRange>[11:10]</bitRange>
                        </field>
                        <field>
                            <name>LENGTH_MSB_BYTE_POS</name>
                            <description>Byte position of Length MSB (in recepetion order)</description>
                            <access>read-write</access>
                            <bitRange>[9:8]</bitRange>
                        </field>
                        <field>
                            <name>LENGTH_MSB_BIT_POS</name>
                            <description>Bit position of Length MSB</description>
                            <access>read-write</access>
                            <bitRange>[7:5]</bitRange>
                        </field>
                        <field>
                            <name>LENGTH_LSB_BYTE_POS</name>
                            <description>Byte position of Length LSB (in recepetion order)</description>
                            <access>read-write</access>
                            <bitRange>[4:3]</bitRange>
                        </field>
                        <field>
                            <name>LENGTH_LSB_BIT_POS</name>
                            <description>Bit position of Length LSB</description>
                            <access>read-write</access>
                            <bitRange>[2:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_I2C_CONTROL_REG</name>
                    <description>I2C control</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x000C</addressOffset>
                    <fields>
                        <field>
                            <name>I2C_REV_ID</name>
                            <description>device_id_rev(2:0)</description>
                            <access>read-write</access>
                            <bitRange>[7:5]</bitRange>
                        </field>
                        <field>
                            <name>I2C_DEVID_ENABLE</name>
                            <description>1 - Enable Device ID defined in the I2C standard</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>I2C_RESET_ENABLE</name>
                            <description>1 - Enable Soft Reset sequence defined in the I2C standard</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>I2C_HS_ENABLE</name>
                            <description>1 - Enable High-speed mode</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>I2C_ADDR</name>
                            <description>Set two LSBs of the I2C address</description>
                            <access>read-write</access>
                            <bitRange>[1:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_SPI_CONTROL_REG</name>
                    <description>SPI control</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0010</addressOffset>
                    <fields>
                        <field>
                            <name>SPI_CPHA</name>
                            <description>SPI clock phase</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>SPI_CPOL</name>
                            <description>SPI clock polarity</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_HSU_CONTROL_REG</name>
                    <description>HSU control Reg</description>
                    <resetValue>0x01410000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0014</addressOffset>
                    <fields>
                        <field>
                            <name>HSU_EOF_SIZE</name>
                            <description>EOF duration in bit number</description>
                            <access>read-write</access>
                            <bitRange>[27:21]</bitRange>
                        </field>
                        <field>
                            <name>HSU_STORE_BR_BYTE</name>
                            <description>1: the first 0 used to estimate baudrate is stored in memory</description>
                            <access>read-write</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>HSU_BR_ESTIMATOR_MODE</name>
                            <description>00: inactive - 01: automatic - 10 active without clock setting</description>
                            <access>read-write</access>
                            <bitRange>[19:18]</bitRange>
                        </field>
                        <field>
                            <name>HSU_WAKEUP_BYTES</name>
                            <description>Number of bytes lost during wakeup at RTS rising edge</description>
                            <access>read-write</access>
                            <bitRange>[17:16]</bitRange>
                        </field>
                        <field>
                            <name>HSU_WAKEUP_STANDBY</name>
                            <description>1: simulate reception of bytes loast during wakeup from standby phase (number of bytes specified in HSU_WAKEUP_BYTES).</description>
                            <access>read-write</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>HSU_STOPBIT</name>
                            <description>0: 1 stopbit- 1: 2 stopbits</description>
                            <access>read-write</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>HSU_TX_DIVIDER</name>
                            <description>0: Use HSU Rx Divider.  1: Use HSU_RX_DIVIDER+1</description>
                            <access>read-write</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>HSU_RX_DIVIDER</name>
                            <description>Clock Divider for Rx sampling</description>
                            <access>read-write</access>
                            <bitRange>[12:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_HSU_SAMPLE_REG</name>
                    <description>HSU sample Reg</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0018</addressOffset>
                    <fields>
                        <field>
                            <name>HSU_TX_CLK_CORRECT</name>
                            <description>Used to correct Clock division: if TX_CLK_CORRECT[i]=1, then duration of bit i will be extended by 1 clock cycle</description>
                            <access>read-write</access>
                            <bitRange>[21:11]</bitRange>
                        </field>
                        <field>
                            <name>HSU_RX_CLK_CORRECT</name>
                            <description>Used to correct Clock division: if RX_CLK_CORRECT[i]=1, then duration of bit i will be extended by 1 clock cycle</description>
                            <access>read-write</access>
                            <bitRange>[10:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_HSU_EST_CLOCK_DIVIDER_REG</name>
                    <description>HSU estimated clock dividers</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x001C</addressOffset>
                    <fields>
                        <field>
                            <name>HSU_EST_TX_DIVIDER</name>
                            <description>Estimated value for HSU_TX_DIVIDER</description>
                            <access>read-only</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>HSU_EST_RX_DIVIDER</name>
                            <description>Estimated value for HSU_RX_DIVIDER</description>
                            <access>read-only</access>
                            <bitRange>[12:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_HSU_EST_CLOCK_CORRECT_REG</name>
                    <description>HSU estimated clock correct parameters</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0020</addressOffset>
                    <fields>
                        <field>
                            <name>HSU_EST_TX_CLK_CORRECT</name>
                            <description>Estimated value for HSU_TX_CLK_CORRECT</description>
                            <access>read-only</access>
                            <bitRange>[21:11]</bitRange>
                        </field>
                        <field>
                            <name>HSU_EST_RX_CLK_CORRECT</name>
                            <description>Estimated value for HSU_RX_CLK_CORRECT</description>
                            <access>read-only</access>
                            <bitRange>[10:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_BUFFER_RX0_CFG_REG</name>
                    <description>RX buffer 0 configuration</description>
                    <resetValue>0x08000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0038</addressOffset>
                    <fields>
                        <field>
                            <name>RX0_BUFFER_DISABLE</name>
                            <description>1 - buffer is disabled</description>
                            <access>read-write</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>RX0_HEADER_OFFSET</name>
                            <description>number of padding bytes (MSbyte) which should be added to the first word written to RX buffer in order that the payload is always word-aligned</description>
                            <access>read-write</access>
                            <bitRange>[27:26]</bitRange>
                        </field>
                        <field>
                            <name>RX0_SHORT_FRAME_BUFFER</name>
                            <description>1 - buffer assigned to short frames 0 - buffer assigned to non-short frames</description>
                            <access>read-write</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>RX0_MAX_SIZE</name>
                            <description>Maximum size (bytes) of RX buffer 0</description>
                            <access>read-write</access>
                            <bitRange>[24:14]</bitRange>
                        </field>
                        <field>
                            <name>RX0_START_ADDR</name>
                            <description>Start address of RX buffer 0</description>
                            <access>read-write</access>
                            <bitRange>[13:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_BUFFER_RX1_CFG_REG</name>
                    <description>RX buffer 1 configuration</description>
                    <resetValue>0x08000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x003C</addressOffset>
                    <fields>
                        <field>
                            <name>RX1_BUFFER_DISABLE</name>
                            <description>1 - buffer is disabled</description>
                            <access>read-write</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>RX1_HEADER_OFFSET</name>
                            <description>number of padding bytes (MSbyte) which should be added to the first word written to RX buffer in order that the payload is always word-aligned</description>
                            <access>read-write</access>
                            <bitRange>[27:26]</bitRange>
                        </field>
                        <field>
                            <name>RX1_SHORT_FRAME_BUFFER</name>
                            <description>1 - buffer assigned to short frames 0 - buffer assigned to non-short frames</description>
                            <access>read-write</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>RX1_MAX_SIZE</name>
                            <description>Maximum size (bytes) of RX buffer 1</description>
                            <access>read-write</access>
                            <bitRange>[24:14]</bitRange>
                        </field>
                        <field>
                            <name>RX1_START_ADDR</name>
                            <description>Start address of RX buffer 1</description>
                            <access>read-write</access>
                            <bitRange>[13:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_BUFFER_RX2_CFG_REG</name>
                    <description>RX buffer 2 configuration</description>
                    <resetValue>0x08000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0040</addressOffset>
                    <fields>
                        <field>
                            <name>RX2_BUFFER_DISABLE</name>
                            <description>1 - buffer is disabled</description>
                            <access>read-write</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>RX2_HEADER_OFFSET</name>
                            <description>number of padding bytes (MSbyte) which should be added to the first word written to RX buffer in order that the payload is always word-aligned</description>
                            <access>read-write</access>
                            <bitRange>[27:26]</bitRange>
                        </field>
                        <field>
                            <name>RX2_SHORT_FRAME_BUFFER</name>
                            <description>1 - buffer assigned to short frames 0 - buffer assigned to non-short frames</description>
                            <access>read-write</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>RX2_MAX_SIZE</name>
                            <description>Maximum size (bytes) of RX buffer 2</description>
                            <access>read-write</access>
                            <bitRange>[24:14]</bitRange>
                        </field>
                        <field>
                            <name>RX2_START_ADDR</name>
                            <description>Start address of RX buffer 2</description>
                            <access>read-write</access>
                            <bitRange>[13:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_BUFFER_RX3_CFG_REG</name>
                    <description>RX buffer 3 configuration</description>
                    <resetValue>0x08000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0044</addressOffset>
                    <fields>
                        <field>
                            <name>RX3_BUFFER_DISABLE</name>
                            <description>1 - buffer is disabled</description>
                            <access>read-write</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>RX3_HEADER_OFFSET</name>
                            <description>number of padding bytes (MSbyte) which should be added to the first word written to RX buffer in order that the payload is always word-aligned</description>
                            <access>read-write</access>
                            <bitRange>[27:26]</bitRange>
                        </field>
                        <field>
                            <name>RX3_SHORT_FRAME_BUFFER</name>
                            <description>1 - buffer assigned to short frames 0 - buffer assigned to non-short frames</description>
                            <access>read-write</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>RX3_MAX_SIZE</name>
                            <description>Maximum size (bytes) of RX buffer 3</description>
                            <access>read-write</access>
                            <bitRange>[24:14]</bitRange>
                        </field>
                        <field>
                            <name>RX3_START_ADDR</name>
                            <description>Start address of RX buffer 3</description>
                            <access>read-write</access>
                            <bitRange>[13:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_BUFFER_TX_CFG_REG</name>
                    <description>TX buffer configuration</description>
                    <resetValue>0x00008000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0048</addressOffset>
                    <fields>
                        <field>
                            <name>TX_EMPTY_PAYLOAD_ENABLE</name>
                            <description>1 - only send the first two bytes containing the header from the first word (second word in Native mode) in the TX buffer. Used to send empty payload packets.</description>
                            <access>read-write</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_HEADER_OFFSET</name>
                            <description>Number of bytes to skip in first word of frame (second word in Native mode). Used when sending frames directly from the CLIF RX buffer.</description>
                            <access>read-write</access>
                            <bitRange>[15:14]</bitRange>
                        </field>
                        <field>
                            <name>TX_START_ADDR</name>
                            <description>Start address of TX buffer</description>
                            <access>read-write</access>
                            <bitRange>[13:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_BUFFER_RX0_LEN_REG</name>
                    <description>RX0 length</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x004C</addressOffset>
                    <fields>
                        <field>
                            <name>RX0_PEC_RECEIVED</name>
                            <description>1 - Last byte received was a PEC</description>
                            <access>read-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>RX0_LENGTH</name>
                            <description>RX0 buffer packet length</description>
                            <access>read-only</access>
                            <bitRange>[10:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_BUFFER_RX1_LEN_REG</name>
                    <description>RX1 length</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0050</addressOffset>
                    <fields>
                        <field>
                            <name>RX1_PEC_RECEIVED</name>
                            <description>1 - Last byte received was a PEC</description>
                            <access>read-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>RX1_LENGTH</name>
                            <description>RX1 buffer packet length</description>
                            <access>read-only</access>
                            <bitRange>[10:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_BUFFER_RX2_LEN_REG</name>
                    <description>RX2 length</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0054</addressOffset>
                    <fields>
                        <field>
                            <name>RX2_PEC_RECEIVED</name>
                            <description>1 - Last byte received was a PEC</description>
                            <access>read-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>RX2_LENGTH</name>
                            <description>RX2 buffer packet length</description>
                            <access>read-only</access>
                            <bitRange>[10:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_BUFFER_RX3_LEN_REG</name>
                    <description>RX3 length</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0058</addressOffset>
                    <fields>
                        <field>
                            <name>RX3_PEC_RECEIVED</name>
                            <description>1 - Last byte received was a PEC</description>
                            <access>read-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>RX3_LENGTH</name>
                            <description>RX3 buffer packet length</description>
                            <access>read-only</access>
                            <bitRange>[10:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_BUFFER_TX_LEN_REG</name>
                    <description>Configuration of TX length</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x005C</addressOffset>
                    <fields>
                        <field>
                            <name>TX_LENGTH</name>
                            <description>TX buffer packet length</description>
                            <access>read-write</access>
                            <bitRange>[10:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_TIC_TIMEOUT_REG</name>
                    <description>Inter-character timeout</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0060</addressOffset>
                    <fields>
                        <field>
                            <name>TX_TIMEOUT_VALUE</name>
                            <description>Inter-character timeout in 5us steps (max delay 200ms). If set to 0, this feature is disabled</description>
                            <access>read-write</access>
                            <bitRange>[15:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_WATERLEVEL_REG</name>
                    <description>Waterlevel</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0064</addressOffset>
                    <fields>
                        <field>
                            <name>WATERLEVEL</name>
                            <description>Number of bytes received in incoming frame before triggering an interrupt (pre-empting EOR). If set to 0, this feature is disabled.</description>
                            <access>read-write</access>
                            <bitRange>[10:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_SET_DATA_READY_REG</name>
                    <description>Set buffer ready register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x0068</addressOffset>
                    <fields>
                        <field>
                            <name>SET_TX_DATA_READY</name>
                            <description>Set Tx_data_ready bit</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>SET_RX3_DATA_READY</name>
                            <description>Set Rx3_data_ready bit</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SET_RX2_DATA_READY</name>
                            <description>Set Rx2_data_ready bit</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>SET_RX1_DATA_READY</name>
                            <description>Set Rx1_data_ready bit</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>SET_RX0_DATA_READY</name>
                            <description>Set Rx0_data_ready bit</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_CLR_DATA_READY_REG</name>
                    <description>Clr buffer ready register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x006C</addressOffset>
                    <fields>
                        <field>
                            <name>CLR_TX_DATA_READY</name>
                            <description>Clear Tx_data_ready bit</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>CLR_RX3_DATA_READY</name>
                            <description>Clear Rx3_data_ready bit</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>CLR_RX2_DATA_READY</name>
                            <description>Clear Rx2_data_ready bit</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>CLR_RX1_DATA_READY</name>
                            <description>Clear Rx1_data_ready bit</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>CLR_RX0_DATA_READY</name>
                            <description>Clear Rx0_data_ready bit</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_DATA_READY_STATUS_REG</name>
                    <description>Buffer status</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0070</addressOffset>
                    <fields>
                        <field>
                            <name>TX_DATA_READY</name>
                            <description>Frame valid bit for TX buffer. 1 - buffer loaded with frame by FW to be sent to Host 0 - frame successfully sent to Host</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>RX3_DATA_READY</name>
                            <description>Frame valid bit for RX buffer 3.  1 - buffer contains an error-free frame received from Host  0 - frame has been processed by FW and buffer is free to receive a new frame.</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>RX2_DATA_READY</name>
                            <description>Frame valid bit for RX buffer 2.  1 - buffer contains an error-free frame received from Host  0 - frame has been processed by FW and buffer is free to receive a new frame.</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>RX1_DATA_READY</name>
                            <description>Frame valid bit for RX buffer 1.  1 - buffer contains an error-free frame received from Host 0 - frame has been processed by FW and buffer is free to receive a new frame.</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX0_DATA_READY</name>
                            <description>Frame valid bit for RX buffer 0.  1 - buffer contains an error-free frame received from Host 0 - frame has been processed by FW and buffer is free to receive a new frame.</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_DBG_RX_REG</name>
                    <description>Debug received data</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0074</addressOffset>
                    <fields>
                        <field>
                            <name>RX_REG</name>
                            <description>Value of received bytes</description>
                            <access>read-only</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_DBG_RX_ADDR_REG</name>
                    <description>Debug received address</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0078</addressOffset>
                    <fields>
                        <field>
                            <name>WR_PTR</name>
                            <description>Pointer of next data to write in DBG_RX_REG</description>
                            <access>read-only</access>
                            <bitRange>[15:14]</bitRange>
                        </field>
                        <field>
                            <name>WR_ADDR</name>
                            <description>Next write address</description>
                            <access>read-only</access>
                            <bitRange>[13:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_SPARE_REG</name>
                    <description>Spare register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0084</addressOffset>
                    <fields>
                        <field>
                            <name>SPARE7</name>
                            <description>spare7 read/write</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>SPARE6</name>
                            <description>spare6 read/write</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>SPARE5</name>
                            <description>spare5 read/write</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>SPARE4</name>
                            <description>spare4 read/write</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>SPARE3</name>
                            <description>spare3 read only</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SPARE2</name>
                            <description>spare2 read only</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>SPARE1</name>
                            <description>spare1 read only</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>SPARE0</name>
                            <description>spare0 read only</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_INT_CLR_ENABLE_REG</name>
                    <description>Interrupt clear enable register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FD8</addressOffset>
                    <fields>
                        <field>
                            <name>HSU_RX_FER_CLR_ENABLE</name>
                            <description>Clear enable for Rx framing error interrupt</description>
                            <access>write-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>BUFFER_CFG_CHANGED_ERROR_CLR_ENABLE</name>
                            <description>Clear enable for buffer_cfg_changed interrupt</description>
                            <access>write-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>AHB_WR_SLOW_CLR_ENABLE</name>
                            <description>Clear enable for AHB wr slow interrupt</description>
                            <access>write-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>AHB_RD_SLOW_CLR_ENABLE</name>
                            <description>Clear enable for AHB rd slow interrupt</description>
                            <access>write-only</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>AHB_ERROR_CLR_ENABLE</name>
                            <description>Clear enable for AHB error interrupt</description>
                            <access>write-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>WATERLEVEL_REACHED_CLR_ENABLE</name>
                            <description>Clear enable for waterlevel reached interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>RX3_BUFFER_OVERFLOW_CLR_ENABLE</name>
                            <description>Clear enable for max buffer size interrupt for RX buffer in buffer 3</description>
                            <access>write-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>RX2_BUFFER_OVERFLOW_CLR_ENABLE</name>
                            <description>Clear enable for max buffer size interrupt for RX buffer in buffer 2</description>
                            <access>write-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>RX1_BUFFER_OVERFLOW_CLR_ENABLE</name>
                            <description>Clear enable for max buffer size interrupt for RX buffer in buffer 1</description>
                            <access>write-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>RX0_BUFFER_OVERFLOW_CLR_ENABLE</name>
                            <description>Clear enable for max buffer size interrupt for RX buffer in buffer 0</description>
                            <access>write-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>CRC_NOK_CLR_ENABLE</name>
                            <description>Clear enable for data-link Layer CRC error interrupt</description>
                            <access>write-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_TIMEOUT_CLR_ENABLE</name>
                            <description>Clear enable for inter-character timeout (TIC) exceeded on transmitted frame interrupt</description>
                            <access>write-only</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>RX3_FRAME_OVERFLOW_CLR_ENABLE</name>
                            <description>Clear enable for frame overflow interrupt for RX buffer in buffer 3</description>
                            <access>write-only</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>RX2_FRAME_OVERFLOW_CLR_ENABLE</name>
                            <description>Clear enable for frame overflow interrupt for RX buffer in buffer 2</description>
                            <access>write-only</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>RX1_FRAME_OVERFLOW_CLR_ENABLE</name>
                            <description>Clear enable for frame overflow interrupt for RX buffer in buffer 1</description>
                            <access>write-only</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>RX0_FRAME_OVERFLOW_CLR_ENABLE</name>
                            <description>Clear enable for frame overflow interrupt for RX buffer in buffer 0</description>
                            <access>write-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>RX3_FRAME_UNDERFLOW_CLR_ENABLE</name>
                            <description>Clear enable for frame underflow interrupt for RX buffer in 3</description>
                            <access>write-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>RX2_FRAME_UNDERFLOW_CLR_ENABLE</name>
                            <description>Clear enable for frame underflow interrupt for RX buffer in 2</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>RX1_FRAME_UNDERFLOW_CLR_ENABLE</name>
                            <description>Clear enable for frame underflow interrupt for RX buffer in 1</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>RX0_FRAME_UNDERFLOW_CLR_ENABLE</name>
                            <description>Clear enable for frame underflow interrupt for RX buffer in 0</description>
                            <access>write-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>TX_FRAME_NOT_AVAILABLE_CLR_ENABLE</name>
                            <description>Clear enable for TX frame not available interrupt</description>
                            <access>write-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>RX_BUFFER_NOT_AVAILABLE_CLR_ENABLE</name>
                            <description>Clear enable for no receive buffers available interrupt</description>
                            <access>write-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>EOT_CLR_ENABLE</name>
                            <description>Clear enable for EOT interrupt 0</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>RX3_EOR_CLR_ENABLE</name>
                            <description>Clear enable for End of Reception in buffer 3</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>RX2_EOR_CLR_ENABLE</name>
                            <description>Clear enable for End of Reception in buffer 2</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>RX1_EOR_CLR_ENABLE</name>
                            <description>Clear enable for End of Reception in buffer 1</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX0_EOR_CLR_ENABLE</name>
                            <description>Clear enable for End of Reception in buffer 0</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_INT_SET_ENABLE_REG</name>
                    <description>Interrupt set enable register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FDC</addressOffset>
                    <fields>
                        <field>
                            <name>HSU_RX_FER_SET_ENABLE</name>
                            <description>Set enable for Rx framing error interrupt</description>
                            <access>write-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>BUFFER_CFG_CHANGED_ERROR_SET_ENABLE</name>
                            <description>Set enable for buffer_cfg_changed interrupt</description>
                            <access>write-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>AHB_WR_SLOW_SET_ENABLE</name>
                            <description>Set enable for AHB wr slow interrupt</description>
                            <access>write-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>AHB_RD_SLOW_SET_ENABLE</name>
                            <description>Set enable for AHB rd slow interrupt</description>
                            <access>write-only</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>AHB_ERROR_SET_ENABLE</name>
                            <description>Set enable for AHB error interrupt</description>
                            <access>write-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>WATERLEVEL_REACHED_SET_ENABLE</name>
                            <description>Set enable for waterlevel reached interrupt</description>
                            <access>write-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>RX3_BUFFER_OVERFLOW_SET_ENABLE</name>
                            <description>Set enable for max buffer size interrupt for RX buffer in buffer 3</description>
                            <access>write-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>RX2_BUFFER_OVERFLOW_SET_ENABLE</name>
                            <description>Set enable for max buffer size interrupt for RX buffer in buffer 2</description>
                            <access>write-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>RX1_BUFFER_OVERFLOW_SET_ENABLE</name>
                            <description>Set enable for max buffer size interrupt for RX buffer in buffer 1</description>
                            <access>write-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>RX0_BUFFER_OVERFLOW_SET_ENABLE</name>
                            <description>Set enable for max buffer size interrupt for RX buffer in buffer 0</description>
                            <access>write-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>CRC_NOK_SET_ENABLE</name>
                            <description>Set enable for data-link Layer CRC error interrupt</description>
                            <access>write-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_TIMEOUT_SET_ENABLE</name>
                            <description>Set enable for inter-character timeout (TIC) exceeded on transmitted frame interrupt</description>
                            <access>write-only</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>RX3_FRAME_OVERFLOW_SET_ENABLE</name>
                            <description>Set enable for frame overflow interrupt for RX buffer in buffer 3</description>
                            <access>write-only</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>RX2_FRAME_OVERFLOW_SET_ENABLE</name>
                            <description>Set enable for frame overflow interrupt for RX buffer in buffer 2</description>
                            <access>write-only</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>RX1_FRAME_OVERFLOW_SET_ENABLE</name>
                            <description>Set enable for frame overflow interrupt for RX buffer in buffer 1</description>
                            <access>write-only</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>RX0_FRAME_OVERFLOW_SET_ENABLE</name>
                            <description>Set enable for frame overflow interrupt for RX buffer in buffer 0</description>
                            <access>write-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>RX3_FRAME_UNDERFLOW_SET_ENABLE</name>
                            <description>Set enable for frame underflow interrupt for RX buffer in buffer 3</description>
                            <access>write-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>RX2_FRAME_UNDERFLOW_SET_ENABLE</name>
                            <description>Set enable for frame underflow interrupt for RX buffer in buffer 2</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>RX1_FRAME_UNDERFLOW_SET_ENABLE</name>
                            <description>Set enable for frame underflow interrupt for RX buffer in buffer 1</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>RX0_FRAME_UNDERFLOW_SET_ENABLE</name>
                            <description>Set enable for frame underflow interrupt for RX buffer in buffer 0</description>
                            <access>write-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>TX_FRAME_NOT_AVAILABLE_SET_ENABLE</name>
                            <description>Set enable for TX frame not available interrupt</description>
                            <access>write-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>RX_BUFFER_NOT_AVAILABLE_SET_ENABLE</name>
                            <description>Set enable for no receive buffers available interrupt</description>
                            <access>write-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>EOT_SET_ENABLE</name>
                            <description>Set enable for EOT interrupt</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>RX3_EOR_SET_ENABLE</name>
                            <description>Set enable for End of Reception in buffer 3</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>RX2_EOR_SET_ENABLE</name>
                            <description>Set enable for End of Reception in buffer 2</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>RX1_EOR_SET_ENABLE</name>
                            <description>Set enable for End of Reception in buffer 1</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX0_EOR_SET_ENABLE</name>
                            <description>Set enable for End of Reception in buffer 0</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_INT_STATUS_REG</name>
                    <description>Interrupt status register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x3FE0</addressOffset>
                    <fields>
                        <field>
                            <name>HSU_RX_FER_STATUS</name>
                            <description>Rx framing error interrupt</description>
                            <access>read-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>BUFFER_CFG_CHANGED_ERROR_STATUS</name>
                            <description>Buffer_cfg_changed interrupt</description>
                            <access>read-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>AHB_WR_SLOW_STATUS</name>
                            <description>AHB wr slow interrupt</description>
                            <access>read-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>AHB_RD_SLOW_STATUS</name>
                            <description>AHB rd slow interrupt</description>
                            <access>read-only</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>AHB_ERROR_STATUS</name>
                            <description>AHB error interrupt</description>
                            <access>read-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>WATERLEVEL_REACHED_STATUS</name>
                            <description>waterlevel reached interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>RX3_BUFFER_OVERFLOW_STATUS</name>
                            <description>Max buffer size interrupt status for RX buffer in buffer 3</description>
                            <access>read-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>RX2_BUFFER_OVERFLOW_STATUS</name>
                            <description>Max buffer size interrupt status for RX buffer in buffer 2</description>
                            <access>read-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>RX1_BUFFER_OVERFLOW_STATUS</name>
                            <description>Max buffer size interrupt status for RX buffer in buffer 1</description>
                            <access>read-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>RX0_BUFFER_OVERFLOW_STATUS</name>
                            <description>Max buffer size interrupt status for RX buffer in buffer 0</description>
                            <access>read-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>CRC_NOK_STATUS</name>
                            <description>Data-link Layer CRC error interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_TIMEOUT_STATUS</name>
                            <description>Inter-character timeout (TIC) exceeded on transmitted frame interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>RX3_FRAME_OVERFLOW_STATUS</name>
                            <description>Frame overflow interrupt status for RX buffer in buffer 3</description>
                            <access>read-only</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>RX2_FRAME_OVERFLOW_STATUS</name>
                            <description>Frame overflow interrupt status for RX buffer in buffer 2</description>
                            <access>read-only</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>RX1_FRAME_OVERFLOW_STATUS</name>
                            <description>Frame overflow interrupt status for RX buffer in buffer 1</description>
                            <access>read-only</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>RX0_FRAME_OVERFLOW_STATUS</name>
                            <description>Frame overflow interrupt status for RX buffer in buffer 0</description>
                            <access>read-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>RX3_FRAME_UNDERFLOW_STATUS</name>
                            <description>Frame underflow interrupt status for RX buffer in buffer 3</description>
                            <access>read-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>RX2_FRAME_UNDERFLOW_STATUS</name>
                            <description>Frame underflow interrupt status for RX buffer in buffer 2</description>
                            <access>read-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>RX1_FRAME_UNDERFLOW_STATUS</name>
                            <description>Frame underflow interrupt status for RX buffer in buffer 1</description>
                            <access>read-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>RX0_FRAME_UNDERFLOW_STATUS</name>
                            <description>Frame underflow interrupt status for RX buffer in buffer 0</description>
                            <access>read-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>TX_FRAME_NOT_AVAILABLE_STATUS</name>
                            <description>TX frame not available interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>RX_BUFFER_NOT_AVAILABLE_STATUS</name>
                            <description>No receive buffers available interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>EOT_STATUS</name>
                            <description>EOT interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>RX3_EOR_STATUS</name>
                            <description>End of Reception in buffer 3 interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>RX2_EOR_STATUS</name>
                            <description>End of Reception in buffer 2 interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>RX1_EOR_STATUS</name>
                            <description>End of Reception in buffer 1 interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX0_EOR_STATUS</name>
                            <description>End of Reception in buffer 0 interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_INT_ENABLE_REG</name>
                    <description>Interrupt enable register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x3FE4</addressOffset>
                    <fields>
                        <field>
                            <name>HSU_RX_FER_ENABLE</name>
                            <description>Rx framing error interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>BUFFER_CFG_CHANGED_ERROR_ENABLE</name>
                            <description>Buffer_cfg_changed interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>AHB_WR_SLOW_ENABLE</name>
                            <description>AHB wr slow interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>AHB_RD_SLOW_ENABLE</name>
                            <description>AHB rd slow interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>AHB_ERROR_ENABLE</name>
                            <description>AHB error interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>WATERLEVEL_REACHED_ENABLE</name>
                            <description>waterlevel reached interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>RX3_BUFFER_OVERFLOW_ENABLE</name>
                            <description>Max buffer size interrupt enable for RX buffer in buffer 3</description>
                            <access>read-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>RX2_BUFFER_OVERFLOW_ENABLE</name>
                            <description>Max buffer size interrupt enable for RX buffer in buffer 2</description>
                            <access>read-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>RX1_BUFFER_OVERFLOW_ENABLE</name>
                            <description>Max buffer size interrupt enable for RX buffer in buffer 1</description>
                            <access>read-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>RX0_BUFFER_OVERFLOW_ENABLE</name>
                            <description>Max buffer size interrupt enable for RX buffer in buffer 0</description>
                            <access>read-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>CRC_NOK_ENABLE</name>
                            <description>Data-link Layer CRC error interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_TIMEOUT_ENABLE</name>
                            <description>Inter-character timeout (TIC) exceeded on transmitted frame interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>RX3_FRAME_OVERFLOW_ENABLE</name>
                            <description>Frame overflow interrupt enable for RX buffer in buffer 3</description>
                            <access>read-only</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>RX2_FRAME_OVERFLOW_ENABLE</name>
                            <description>Frame overflow interrupt enable for RX buffer in buffer 2</description>
                            <access>read-only</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>RX1_FRAME_OVERFLOW_ENABLE</name>
                            <description>Frame overflow interrupt enable for RX buffer in buffer 1</description>
                            <access>read-only</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>RX0_FRAME_OVERFLOW_ENABLE</name>
                            <description>Frame overflow interrupt enable for RX buffer in buffer 0</description>
                            <access>read-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>RX3_FRAME_UNDERFLOW_ENABLE</name>
                            <description>Frame underflow interrupt enable for RX buffer in buffer 3</description>
                            <access>read-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>RX2_FRAME_UNDERFLOW_ENABLE</name>
                            <description>Frame underflow interrupt enable for RX buffer in buffer 2</description>
                            <access>read-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>RX1_FRAME_UNDERFLOW_ENABLE</name>
                            <description>Frame underflow interrupt enable for RX buffer in buffer 1</description>
                            <access>read-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>RX0_FRAME_UNDERFLOW_ENABLE</name>
                            <description>Frame underflow interrupt enable for RX buffer in buffer 0</description>
                            <access>read-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>TX_FRAME_NOT_AVAILABLE_ENABLE</name>
                            <description>TX frame not available interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>RX_BUFFER_NOT_AVAILABLE_ENABLE</name>
                            <description>No receive buffers available interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>EOT_ENABLE</name>
                            <description>EOT interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>RX3_EOR_ENABLE</name>
                            <description>End of Reception in buffer 3 interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>RX2_EOR_ENABLE</name>
                            <description>End of Reception in buffer 2 interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>RX1_EOR_ENABLE</name>
                            <description>End of Reception in buffer 1 interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX0_EOR_ENABLE</name>
                            <description>End of Reception in buffer 0 interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_INT_CLR_STATUS_REG</name>
                    <description>Interrupt clear status register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FE8</addressOffset>
                    <fields>
                        <field>
                            <name>HSU_RX_FER_CLR_STATUS</name>
                            <description>Clear Rx framing error interrupt</description>
                            <access>write-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>BUFFER_CFG_CHANGED_ERROR_CLR_STATUS</name>
                            <description>Clear Buffer_cfg_changed interrupt</description>
                            <access>write-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>AHB_WR_SLOW_CLR_STATUS</name>
                            <description>Clear AHB wr slow interrupt</description>
                            <access>write-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>AHB_RD_SLOW_CLR_STATUS</name>
                            <description>Clear AHB rd slow interrupt</description>
                            <access>write-only</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>AHB_ERROR_CLR_STATUS</name>
                            <description>Clear AHB error interrupt</description>
                            <access>write-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>WATERLEVEL_REACHED_CLR_STATUS</name>
                            <description>Clear waterlevel reached interrupt</description>
                            <access>write-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>RX3_BUFFER_OVERFLOW_CLR_STATUS</name>
                            <description>Clear max buffer size interrupt for RX buffer in buffer 3</description>
                            <access>write-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>RX2_BUFFER_OVERFLOW_CLR_STATUS</name>
                            <description>Clear max buffer size interrupt for RX buffer in buffer 2</description>
                            <access>write-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>RX1_BUFFER_OVERFLOW_CLR_STATUS</name>
                            <description>Clear max buffer size interrupt for RX buffer in buffer 1</description>
                            <access>write-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>RX0_BUFFER_OVERFLOW_CLR_STATUS</name>
                            <description>Clear max buffer size interrupt for RX buffer in buffer 0</description>
                            <access>write-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>CRC_NOK_CLR_STATUS</name>
                            <description>Clear data-link Layer CRC error interrupt</description>
                            <access>write-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_TIMEOUT_CLR_STATUS</name>
                            <description>Clear inter-character timeout (TIC) exceeded on transmitted frame interrupt</description>
                            <access>write-only</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>RX3_FRAME_OVERFLOW_CLR_STATUS</name>
                            <description>Clear frame overflow interrupt for RX buffer in buffer 3</description>
                            <access>write-only</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>RX2_FRAME_OVERFLOW_CLR_STATUS</name>
                            <description>Clear frame overflow interrupt for RX buffer in buffer 2</description>
                            <access>write-only</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>RX1_FRAME_OVERFLOW_CLR_STATUS</name>
                            <description>Clear frame overflow interrupt for RX buffer in buffer 1</description>
                            <access>write-only</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>RX0_FRAME_OVERFLOW_CLR_STATUS</name>
                            <description>Clear frame overflow interrupt for RX buffer in buffer 0</description>
                            <access>write-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>RX3_FRAME_UNDERFLOW_CLR_STATUS</name>
                            <description>Clear frame underflow interrupt for RX buffer in buffer 3</description>
                            <access>write-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>RX2_FRAME_UNDERFLOW_CLR_STATUS</name>
                            <description>Clear frame underflow interrupt for RX buffer in buffer 2</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>RX1_FRAME_UNDERFLOW_CLR_STATUS</name>
                            <description>Clear frame underflow interrupt for RX buffer in buffer 1</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>RX0_FRAME_UNDERFLOW_CLR_STATUS</name>
                            <description>Clear frame underflow interrupt for RX buffer in buffer 0</description>
                            <access>write-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>TX_FRAME_NOT_AVAILABLE_CLR_STATUS</name>
                            <description>Clear TX frame not available interrupt</description>
                            <access>write-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>RX_BUFFER_NOT_AVAILABLE_CLR_STATUS</name>
                            <description>Clear no receive buffers available interrupt</description>
                            <access>write-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>EOT_CLR_STATUS</name>
                            <description>Clear EOT interrupt</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>RX3_EOR_CLR_STATUS</name>
                            <description>Clear End of Reception in buffer 3 interrupt</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>RX2_EOR_CLR_STATUS</name>
                            <description>Clear End of Reception in buffer 2 interrupt</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>RX1_EOR_CLR_STATUS</name>
                            <description>Clear End of Reception in buffer 1 interrupt</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX0_EOR_CLR_STATUS</name>
                            <description>Clear End of Reception in buffer 0 interrupt</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOSTIF_INT_SET_STATUS_REG</name>
                    <description>Interrupt set status register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FEC</addressOffset>
                    <fields>
                        <field>
                            <name>HSU_RX_FER_SET_STATUS</name>
                            <description>Set Rx framing error interrupt</description>
                            <access>write-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>BUFFER_CFG_CHANGED_ERROR_SET_STATUS</name>
                            <description>Set Buffer_cfg_changed interrupt</description>
                            <access>write-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>AHB_WR_SLOW_SET_STATUS</name>
                            <description>Set AHB wr slow interrupt</description>
                            <access>write-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>AHB_RD_SLOW_SET_STATUS</name>
                            <description>Set AHB rd slow interrupt</description>
                            <access>write-only</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>AHB_ERROR_SET_STATUS</name>
                            <description>Set AHB error interrupt</description>
                            <access>write-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>WATERLEVEL_REACHED_SET_STATUS</name>
                            <description>Set waterlevel reached interrupt</description>
                            <access>write-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>RX3_BUFFER_OVERFLOW_SET_STATUS</name>
                            <description>Set max buffer size interrupt for RX buffer in buffer 3</description>
                            <access>write-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>RX2_BUFFER_OVERFLOW_SET_STATUS</name>
                            <description>Set max buffer size interrupt for RX buffer in buffer 2</description>
                            <access>write-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>RX1_BUFFER_OVERFLOW_SET_STATUS</name>
                            <description>Set max buffer size interrupt for RX buffer in buffer 1</description>
                            <access>write-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>RX0_BUFFER_OVERFLOW_SET_STATUS</name>
                            <description>Set max buffer size interrupt for RX buffer in buffer 0</description>
                            <access>write-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>CRC_NOK_SET_STATUS</name>
                            <description>Set data-link Layer CRC error interrupt</description>
                            <access>write-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>TX_TIMEOUT_SET_STATUS</name>
                            <description>Set inter-character timeout (TIC) exceeded on transmitted frame interrupt</description>
                            <access>write-only</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>RX3_FRAME_OVERFLOW_SET_STATUS</name>
                            <description>Set frame overflow interrupt for RX buffer in buffer 3</description>
                            <access>write-only</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>RX2_FRAME_OVERFLOW_SET_STATUS</name>
                            <description>Set frame overflow interrupt for RX buffer in buffer 2</description>
                            <access>write-only</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>RX1_FRAME_OVERFLOW_SET_STATUS</name>
                            <description>Set frame overflow interrupt for RX buffer in buffer 1</description>
                            <access>write-only</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>RX0_FRAME_OVERFLOW_SET_STATUS</name>
                            <description>Set frame overflow interrupt for RX buffer in buffer 0</description>
                            <access>write-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>RX3_FRAME_UNDERFLOW_SET_STATUS</name>
                            <description>Set frame underflow interrupt for RX buffer in buffer 3</description>
                            <access>write-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>RX2_FRAME_UNDERFLOW_SET_STATUS</name>
                            <description>Set frame underflow interrupt for RX buffer in buffer 2</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>RX1_FRAME_UNDERFLOW_SET_STATUS</name>
                            <description>Set frame underflow interrupt for RX buffer in buffer 1</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>RX0_FRAME_UNDERFLOW_SET_STATUS</name>
                            <description>Set frame underflow interrupt for RX buffer in buffer 0</description>
                            <access>write-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>TX_FRAME_NOT_AVAILABLE_SET_STATUS</name>
                            <description>Set TX frame not available interrupt</description>
                            <access>write-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>RX_BUFFER_NOT_AVAILABLE_SET_STATUS</name>
                            <description>Set no receive buffers available interrupt</description>
                            <access>write-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>EOT_SET_STATUS</name>
                            <description>Set EOT interrupt</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>RX3_EOR_SET_STATUS</name>
                            <description>Set End of Reception in buffer 3 interrupt</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>RX2_EOR_SET_STATUS</name>
                            <description>Set End of Reception in buffer 2 interrupt</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>RX1_EOR_SET_STATUS</name>
                            <description>Set End of Reception in buffer 1 interrupt</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX0_EOR_SET_STATUS</name>
                            <description>Set End of Reception in buffer 0 interrupt</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>USB</name>
            <description>Universal Serial Bus</description>
            <baseAddress>0x40028000</baseAddress>
            <addressBlock>
                <offset>0</offset>
                <size>0x4000</size>
                <usage>registers</usage>
            </addressBlock>
            <registers>
                <!-- 
						-->
                <register>
                    <name>USBDEV_COMMAND_STATUS</name>
                    <description>USB Device Command/Status register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0000</addressOffset>
                    <fields>
                        <field>
                            <name>VBUSDEBOUNCED</name>
                            <description>
                                This bit indicates if Vbus is detected or not. The bit raises immediately when Vbus becomes high. It drops to zero if Vbus is low for at least 3 ms.
                                If this bit is high and the DCon bit is set, the HW will enable the pull-up resistor to signal a connect.
                            </description>
                            <access>read-only</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>DRES_C</name>
                            <description>
                                Device status - reset change
                                Firmware must write a one to reset the bit
                            </description>
                            <access>read-write</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>DSUS_C</name>
                            <description>
                                Device status - suspend change
                                Firmware must write a one to reset the bit
                            </description>
                            <access>read-write</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>DCON_C</name>
                            <description>
                                Device status - connect change
                                Firmware must write a one to reset the bit
                            </description>
                            <access>read-write</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>LPM_REWP</name>
                            <description>LPM Remote Wakeup Enabled by USB host</description>
                            <access>read-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>LPM_SUS</name>
                            <description>Device status - LPM Suspend</description>
                            <access>read-write</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>DSUS</name>
                            <description>Device status - suspend</description>
                            <access>read-write</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>DCON</name>
                            <description>Device status - connect</description>
                            <access>read-write</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>INTONNAK_CI</name>
                            <description>Interrupt on NAK for control IN EP</description>
                            <access>read-write</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>INTONNAK_CO</name>
                            <description>Interrupt on NAK for control OUT EP</description>
                            <access>read-write</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>INTONNAK_AI</name>
                            <description>Interrupt on NAK for interrupt and bulk IN EP</description>
                            <access>read-write</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>INTONNAK_AO</name>
                            <description>Interrupt on NAK for interrupt and bulk OUT EP</description>
                            <access>read-write</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>LPM_SUP</name>
                            <description>LPM Supported</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>PLL_ON</name>
                            <description>Always PLL Clock on</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>SETUP</name>
                            <description>
                                SETUP token received
                                SW must clear this bit by writing a one.
                            </description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>DEV_EN</name>
                            <description>USB device enable</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>DEV_ADDR</name>
                            <description>USB device address</description>
                            <access>read-write</access>
                            <bitRange>[6:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>USBDEV_INFO</name>
                    <description>USB Info</description>
                    <resetValue>0x00140000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0004</addressOffset>
                    <fields>
                        <field>
                            <name>CHIP_ID</name>
                            <description>USB IP version number</description>
                            <access>read-only</access>
                            <bitRange>[31:16]</bitRange>
                        </field>
                        <field>
                            <name>ERR_CODE</name>
                            <description>The error code that last occurred</description>
                            <access>read-write</access>
                            <bitRange>[14:11]</bitRange>
                        </field>
                        <field>
                            <name>FRAME_NR</name>
                            <description>Frame number</description>
                            <access>read-only</access>
                            <bitRange>[10:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>USBDEV_EPLIST_START_ADDRESS</name>
                    <description>USB EP Command/Status List start address</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0008</addressOffset>
                    <fields>
                        <field>
                            <name>EP_LIST</name>
                            <description>These are the programmable bits for firmware to indicate the start address of the USB EP Command/Status List</description>
                            <access>read-write</access>
                            <bitRange>[31:8]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>USBDEV_DATA_BUFFER_ADDRESS</name>
                    <description>USB Data buffer start address</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x000C</addressOffset>
                    <fields>
                        <field>
                            <name>DA_BUF</name>
                            <description>These are the programmable bits for firmware to indicate the buffer pointer page where all endpoint data buffers are located.</description>
                            <access>read-write</access>
                            <bitRange>[31:22]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>USBDEV_LPM</name>
                    <description>USB Link Power Management register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0010</addressOffset>
                    <fields>
                        <field>
                            <name>LPM_DATA_PENDING</name>
                            <description>As long as this bit is set to one and LPM supported bit is set to one, HW will return a NYET handshake on every LPM token it receives.</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>LPM_HIRD_SW</name>
                            <description>
                                Host Initiated Resume Duration - SW
                                This is the time duration required by the USB device system to come out of LPM initiated suspend after receiving the host initiated LPM resume.
                            </description>
                            <access>read-write</access>
                            <bitRange>[7:4]</bitRange>
                        </field>
                        <field>
                            <name>LPM_HIRD_HW</name>
                            <description>
                                Host Initiated Resume Duration - HW
                                This is the HIRD value from the last received LPM token
                            </description>
                            <access>read-only</access>
                            <bitRange>[3:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>USBDEV_ENDPOINT_SKIP</name>
                    <description>USB Endpoint skip</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0014</addressOffset>
                    <fields>
                        <field>
                            <name>SKIP</name>
                            <description>
                                Endpoint skip :
                                Writing 1b to one of these bits, will indicate to HW that it must deactivate the buffer assigned to this endpoint and return control back to firmware.
                            </description>
                            <access>read-write</access>
                            <bitRange>[29:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>USBDEV_EP_BUFFER_INUSE</name>
                    <description>USB Endpoint Buffer in use</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0018</addressOffset>
                    <fields>
                        <field>
                            <name>BUF</name>
                            <description>
                                Buffer in use :
                                This register has one bit per physical endpoint.
                                0b : HW is accessing buffer 0
                                1b : HW is accessing buffer 1
                            </description>
                            <access>read-write</access>
                            <bitRange>[29:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>USBDEV_EP_BUFFER_CONFIG</name>
                    <description>USB Endpoint Buffer Config</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x001C</addressOffset>
                    <fields>
                        <field>
                            <name>BUF_SB</name>
                            <description>
                                Buffer usage - This register has one bit per physical endpoint
                                0b : Single buffer
                                1b : Double buffer
                            </description>
                            <access>read-write</access>
                            <bitRange>[29:2]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>USBDEV_INTERRUPT_STATUS</name>
                    <description>USB interrupt status register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0020</addressOffset>
                    <fields>
                        <field>
                            <name>DEV_INT</name>
                            <description>
                                Device status interrupt. This bit is set by HW when one of the device status change bits is set.
                                Firmware can clear this bit by writing a one to it.
                            </description>
                            <access>read-write</access>
                            <bitRange>[31:31]</bitRange>
                        </field>
                        <field>
                            <name>FRAME_INT</name>
                            <description>
                                Frame interrupt. This bit is set to one every millisecond when the VbusDebounced bit and the DCON bit are set. This bit can be used by software when handling the isochronous endpoints.
                                Firmware can clear this bit by writing a one to it.
                            </description>
                            <access>read-write</access>
                            <bitRange>[30:30]</bitRange>
                        </field>
                        <field>
                            <name>EPX_INT</name>
                            <description>
                                Interrupt status register bit for the corresponding endpoint.
                                Firmware can clear this bit by writing a one to it.
                            </description>
                            <access>read-write</access>
                            <bitRange>[29:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>USBDEV_INTERRUPT_ENABLE</name>
                    <description>USB interrupt enable register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0024</addressOffset>
                    <fields>
                        <field>
                            <name>DEV_INT_EN</name>
                            <description>If this bit is set and the corresponding USB interrupt status bit is set a HW interrupt is generated on the interrupt line indicated by the corresponding USB interrupt routing bit.</description>
                            <access>read-write</access>
                            <bitRange>[31:31]</bitRange>
                        </field>
                        <field>
                            <name>FRAME_INT_EN</name>
                            <description>If this bit is set and the corresponding USB interrupt status bit is set a HW interrupt is generated on the interrupt line indicated by the corresponding USB interrupt routing bit.</description>
                            <access>read-write</access>
                            <bitRange>[30:30]</bitRange>
                        </field>
                        <field>
                            <name>EPX_INT_EN</name>
                            <description>If this bit is set and the corresponding USB interrupt status bit is set a HW interrupt is generated on the interrupt line indicated by the corresponding USB interrupt routing bit.</description>
                            <access>read-write</access>
                            <bitRange>[29:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>USBDEV_SET_INTERRUPT_STATUS</name>
                    <description>USB set interrupt status register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0028</addressOffset>
                    <fields>
                        <field>
                            <name>DEV_INT_SET</name>
                            <description>
                                If firmware writes a one to one of these bits, the corresponding USB interrupt status bit is set.
                                When this register is read, the same value as the USB interrupt status register is returned.
                            </description>
                            <access>read-write</access>
                            <bitRange>[31:31]</bitRange>
                        </field>
                        <field>
                            <name>FRAME_INT_SET</name>
                            <description>
                                If firmware writes a one to one of these bits, the corresponding USB interrupt status bit is set.
                                When this register is read, the same value as the USB interrupt status register is returned.
                            </description>
                            <access>read-write</access>
                            <bitRange>[30:30]</bitRange>
                        </field>
                        <field>
                            <name>EPX_INT_SET</name>
                            <description>
                                If firmware writes a one to one of these bits, the corresponding USB interrupt status bit is set.
                                When this register is read, the same value as the USB interrupt status register is returned.
                            </description>
                            <access>read-write</access>
                            <bitRange>[29:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>USBDEV_INTERRUPT_ROUTING</name>
                    <description>USB interrupt routing</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x002C</addressOffset>
                    <fields>
                        <field>
                            <name>DEV_INT_ROUTE</name>
                            <description>This bit determines to which HW interrupt line the interrupt is routed (0b = IRQ; 1b = FIQ)</description>
                            <access>read-write</access>
                            <bitRange>[31:31]</bitRange>
                        </field>
                        <field>
                            <name>FRAME_INT_ROUTE</name>
                            <description>This bit determines to which HW interrupt line the interrupt is routed (0b = IRQ; 1b = FIQ)</description>
                            <access>read-write</access>
                            <bitRange>[30:30]</bitRange>
                        </field>
                        <field>
                            <name>EPX_INT_ROUTE</name>
                            <description>This bit determines to which HW interrupt line the corresponding interrupt is routed (0b = IRQ; 1b = FIQ)</description>
                            <access>read-write</access>
                            <bitRange>[29:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>USBDEV_CONFIGURATION</name>
                    <description>USB Configuration</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0030</addressOffset>
                    <fields>
                        <field>
                            <name>TREG</name>
                            <description>Toggle register available</description>
                            <access>read-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>DB</name>
                            <description>EP Double buffer supported (derived from VHDL generic C_DOUBLE_BUFFER_SUPPORTED)</description>
                            <access>read-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>SB</name>
                            <description>EP Single buffer supported (derived from VHDL generic C_SINGLE_BUFFER_SUPPORTED)</description>
                            <access>read-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>PHYSEP</name>
                            <description>
                                Number of physical endpoints implemented in this design (excluding the default control endpoint 0)
                                E.g. a value of 2 indicates that the design contains the default control endpoint plus one IN endpoint (EP1 - IN) and one OUT endpoint (EP1 - OUT)
                            </description>
                            <access>read-only</access>
                            <bitRange>[4:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>USBDEV_ENDPOINT_TOGGLE</name>
                    <description>USB Endpoint toggle</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0034</addressOffset>
                    <fields>
                        <field>
                            <name>TOGGLE</name>
                            <description>Endpoint data toggle</description>
                            <access>read-only</access>
                            <bitRange>[29:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>USBDEV_INTERNAL_PLL</name>
                    <description>USB Internal PLL</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0038</addressOffset>
                    <fields>
                        <field>
                            <name>SEL_EXT_CLK</name>
                            <description>Select external crystal clock</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>CT</name>
            <description>Contact Interface</description>
            <baseAddress>0x40014000</baseAddress>
            <addressBlock>
                <offset>0</offset>
                <size>0x4000</size>
                <usage>registers</usage>
            </addressBlock>
            <interrupt>
                <name>CT_ISR</name>
                <value>7</value>
                <description>Contact Interface Interrupt</description>
            </interrupt>
            <registers>
                <!-- 
						-->
                <register>
                    <name>CT_SSR_REG</name>
                    <description>Slot Select Register</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0000</addressOffset>
                    <fields>
                        <field>
                            <name>PRES_CON_NO</name>
                            <description>PRESN Connector Normally Open</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>PRES_PUP_EN</name>
                            <description>PRESN internal Pull Up Enable</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>CLKAUXEN</name>
                            <description>CLKAUX clock enable signal</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>IOAUXEN</name>
                            <description>Select the second (auxiliary) slot</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>NOT_SOFTRESET</name>
                            <description>Software reset</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_PDRx_LSB_REG</name>
                    <description>Programmable Divider Register Least Significant Byte slot x (PDR LSB register of main slot accessed when IOAUXen = 0, else PDR LSB register of auxiliary slot accessed)</description>
                    <resetValue>0x00000074</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0004</addressOffset>
                    <fields>
                        <field>
                            <name>PD7_PD0</name>
                            <description>Programmable Divider Least Significant Byte</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_PDRx_MSB_REG</name>
                    <description>Programmable Divider Register Most Significant Byte slot x (PDR MSB register of main slot accessed when IOAUXen = 0, else PDR MSB register of auxiliary slot accessed)</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0008</addressOffset>
                    <fields>
                        <field>
                            <name>PD15_PD8</name>
                            <description>Programmable Divider Most Significant Byte</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_FCR_REG</name>
                    <description>FIFO Control Register</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x000C</addressOffset>
                    <fields>
                        <field>
                            <name>PEC2_PEC0</name>
                            <description>Parity Error counter</description>
                            <access>read-write</access>
                            <bitRange>[7:5]</bitRange>
                        </field>
                        <field>
                            <name>FTC4_FTC0</name>
                            <description>FIFO Threshold Configuration</description>
                            <access>read-write</access>
                            <bitRange>[4:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_GTRx_REG</name>
                    <description>Guard Time Register slot x (GTR register of main slot accessed when IOAUXen = 0, else GTR register of auxiliary slot accessed)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0010</addressOffset>
                    <fields>
                        <field>
                            <name>GT7_GT0</name>
                            <description>Guard time</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_UCR1x_REG</name>
                    <description>UART Configuration Register 1 slot x (UCR1 register of main slot accessed when IOAUXen = 0, else UCR1 register of auxiliary slot accessed)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0014</addressOffset>
                    <fields>
                        <field>
                            <name>FIP</name>
                            <description>Force Inverse Parity</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>FC</name>
                            <description>TBD</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>PROT</name>
                            <description>PROTocol</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>T_R</name>
                            <description>Transmit_Receive</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>LCT</name>
                            <description>Last Character to Transmit</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>CONV</name>
                            <description>CONVention</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_UCR2x_REG</name>
                    <description>UART Configuration Register 2 slot x (UCR2 register of main slot accessed when IOAUXen = 0, else UCR2 register of auxiliary slot accessed)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0018</addressOffset>
                    <fields>
                        <field>
                            <name>WRDACC</name>
                            <description>FIFO WoRD ACCess</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>FIFO_FLUSH</name>
                            <description>FIFO flush</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>DISINTAUX</name>
                            <description>DISable INTAUX</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>DISATRCOUNTER</name>
                            <description>DISable ATR counter</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>DISPE</name>
                            <description>DISable Parity Error interrupt bit</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>DISFT</name>
                            <description>DISable Fifo Threshold interrupt bit</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>MAN_BGT</name>
                            <description>MANual BGT</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>NOT_AUTOCONV</name>
                            <description>AUTOmatically detected CONVention</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_CCRx_REG</name>
                    <description>Clock Configuration Register slot x (CCR register of main slot accessed when IOAUXen = 0, else CCR register of auxiliary slot accessed)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x001C</addressOffset>
                    <fields>
                        <field>
                            <name>SHL</name>
                            <description>Stop HIGH or LOW</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>CST</name>
                            <description>Clock Stop (RFU for auxiliary slot)</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>SAN</name>
                            <description>Synchronous Asynchronous Card</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>ACC2_ACC0</name>
                            <description>Asynchronous Card Clock</description>
                            <access>read-write</access>
                            <bitRange>[2:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_PCR_REG</name>
                    <description>Power Control Register</description>
                    <resetValue>0x000000C0</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0020</addressOffset>
                    <fields>
                        <field>
                            <name>C8</name>
                            <description>Contact 8</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>C4</name>
                            <description>Contact 4</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>RSTIN</name>
                            <description>Reset bit</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>VCCSEL1_VCCSEL0</name>
                            <description>Vcc selection</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>WARM</name>
                            <description>WARM</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>START</name>
                            <description>START</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_ECR_REG</name>
                    <description>Early answer CounteR</description>
                    <resetValue>0x000000AA</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0024</addressOffset>
                    <fields>
                        <field>
                            <name>EC7_EC0</name>
                            <description>Early answer CounteR</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_MCLR_LSB_REG</name>
                    <description>Mute card CounteR RST Low register Least Significant Byte</description>
                    <resetValue>0x00000074</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0028</addressOffset>
                    <fields>
                        <field>
                            <name>MCL7_MCL0</name>
                            <description>Mute card CounteR RST Low Least Significant Byte</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_MCLR_MSB_REG</name>
                    <description>Mute card CounteR RST Low register Most Significant Byte</description>
                    <resetValue>0x000000A4</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x002C</addressOffset>
                    <fields>
                        <field>
                            <name>MCL15_MCL7</name>
                            <description>Mute card CounteR RST Low Most Significant Byte</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_MCHR_LSB_REG</name>
                    <description>Mute card CounteR RST HIGH register Least Significant Byte</description>
                    <resetValue>0x00000074</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0030</addressOffset>
                    <fields>
                        <field>
                            <name>MCH7_MCH0</name>
                            <description>Mute card CounteR RST HIGH Least Significant Byte</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_MCHR_MSB_REG</name>
                    <description>Mute card CounteR RST HIGH register Most Significant Byte</description>
                    <resetValue>0x000000A4</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0034</addressOffset>
                    <fields>
                        <field>
                            <name>MCH15_MCH7</name>
                            <description>Mute card CounteR RST HIGH Most Significant Byte</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_SRR_REG</name>
                    <description>Slew Rate configuration Register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0038</addressOffset>
                    <fields>
                        <field>
                            <name>VCC_RISE_SEL1_VCC_RISE_SEL0</name>
                            <description>Vcc rise time selection</description>
                            <access>read-write</access>
                            <bitRange>[5:4]</bitRange>
                        </field>
                        <field>
                            <name>CLK_SR1_CLK_SR0</name>
                            <description>CLK slew rate</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>IO_SR1_IO_SR0</name>
                            <description>IO slew rate</description>
                            <access>read-write</access>
                            <bitRange>[1:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_UTR_URR_REG_adr1</name>
                    <description>UART Transmit &amp; Receive Register (FIFO access registers, URR used when reading, UTR used when writing, 4 contiguous addresses to support LDM/STM ARM instructions)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x003C</addressOffset>
                    <fields>
                        <field>
                            <name>UTRURR31_UTRURR0</name>
                            <description>Uart Transmit &amp; Receive Register</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_UTR_URR_REG_adr2</name>
                    <description>UART Transmit &amp; Receive Register (FIFO access registers, URR used when reading, UTR used when writing, 4 contiguous addresses to support LDM/STM ARM instructions)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0040</addressOffset>
                    <fields>
                        <field>
                            <name>UTRURR31_UTRURR0</name>
                            <description>Uart Transmit &amp; Receive Register</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_UTR_URR_REG_adr3</name>
                    <description>UART Transmit &amp; Receive Register (FIFO access registers, URR used when reading, UTR used when writing, 4 contiguous addresses to support LDM/STM ARM instructions)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0044</addressOffset>
                    <fields>
                        <field>
                            <name>UTRURR31_UTRURR0</name>
                            <description>Uart Transmit &amp; Receive Register</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_UTR_URR_REG_adr4</name>
                    <description>UART Transmit &amp; Receive Register (FIFO access registers, URR used when reading, UTR used when writing, 4 contiguous addresses to support LDM/STM ARM instructions)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0048</addressOffset>
                    <fields>
                        <field>
                            <name>UTRURR31_UTRURR0</name>
                            <description>Uart Transmit &amp; Receive Register</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_TOR1_REG</name>
                    <description>Time-Out Register 1</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x004C</addressOffset>
                    <fields>
                        <field>
                            <name>TOL7_TOL0</name>
                            <description>Time-Out Latched</description>
                            <access>write-only</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_TOR2_REG</name>
                    <description>Time-Out Register 2</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x0050</addressOffset>
                    <fields>
                        <field>
                            <name>TOL15_TOL8</name>
                            <description>Time-Out Latched</description>
                            <access>write-only</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_TOR3_REG</name>
                    <description>Time-Out Register 3</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x0054</addressOffset>
                    <fields>
                        <field>
                            <name>TOL23_TOL16</name>
                            <description>Time-Out Latched</description>
                            <access>write-only</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_TOC_REG</name>
                    <description>Time-Out Configuration</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0058</addressOffset>
                    <fields>
                        <field>
                            <name>TOC7_TOC0</name>
                            <description>Time-Out Configuration</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_FSR_REG</name>
                    <description>FIFO Status Register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x005C</addressOffset>
                    <fields>
                        <field>
                            <name>FFL5_FFL0</name>
                            <description>FIFO Fulfilment Level</description>
                            <access>read-only</access>
                            <bitRange>[5:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_MSR_REG</name>
                    <description>Mixed Status Register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0060</addressOffset>
                    <fields>
                        <field>
                            <name>INTAUX</name>
                            <description>Auxiliary interrupt</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>BGT</name>
                            <description>Block Guard Time</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>PRES</name>
                            <description>PRESence</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_USR1_REG</name>
                    <description>UART Status Register 1</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0064</addressOffset>
                    <fields>
                        <field>
                            <name>MUTE</name>
                            <description>Card mute</description>
                            <access>read-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>EARLY</name>
                            <description>Early answer</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>PE</name>
                            <description>Parity Error</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>OVR</name>
                            <description>OverRun</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>FER</name>
                            <description>Framing Error</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>FT</name>
                            <description>Fifo Threshold</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CT_USR2_REG</name>
                    <description>UART Status Register 2</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0068</addressOffset>
                    <fields>
                        <field>
                            <name>TO3</name>
                            <description>Time Out counter3</description>
                            <access>read-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>TO2</name>
                            <description>Time Out counter2</description>
                            <access>read-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>TO1</name>
                            <description>Time Out counter1</description>
                            <access>read-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>WRDACCERR</name>
                            <description>WoRD ACCess ERRor</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>INTAUXL</name>
                            <description>AUXiliary INTerrupt Latched</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>PROTL</name>
                            <description>PROTection Latched</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>PRESL</name>
                            <description>PRESence Latched</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>PTL</name>
                            <description>Protection Temperature Latched</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>PMU</name>
            <description>Power Management Unit</description>
            <baseAddress>0x40008000</baseAddress>
            <addressBlock>
                <offset>0</offset>
                <size>0x4000</size>
                <usage>registers</usage>
            </addressBlock>
            <interrupt>
                <name>PMU_ISR</name>
                <value>9</value>
                <description>Power Management Unit Interrupt</description>
            </interrupt>
            <registers>
                <!-- 
						-->
                <register>
                    <name>PMU_STATUS_REG</name>
                    <description>Indicating status of sequence or operation completion on different blocks: tempsensor/dcdc/ldo</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0000</addressOffset>
                    <fields>
                        <field>
                            <name>MLDO_LOWPOWER_VBATBUF</name>
                            <description>high to indicate that the vbat ldo is in lowpower</description>
                            <access>read-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_5VMON_OK</name>
                            <description>TXLDO 5V monitor output high/low.</description>
                            <access>read-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>POK_VBUSP</name>
                            <description>output of vbusp monitor</description>
                            <access>read-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>POK_VBUSMON2</name>
                            <description>output of vbus monitor2</description>
                            <access>read-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>POK_PVDDOUT</name>
                            <description>output of pvdd_out monitor</description>
                            <access>read-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>TEMPSENS_CAL_ERROR</name>
                            <description>Indicates a calibration error. Goes high if:- fine is at maximum value and tempsens_error_irq is not high</description>
                            <access>read-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>TEMPSENS_CAL_OK</name>
                            <description>Temperature sensor calibration ok. Means calibration is done for current sensor. Note that this signal will rise for each trimmed sensor. Set and cleared by hardware.</description>
                            <access>read-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>SCVDD_OVERLOAD</name>
                            <description>high when Ron is incremented</description>
                            <access>read-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>DCDC_OVERLOAD</name>
                            <description>high when Ron is decremented</description>
                            <access>read-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_DET_OUT</name>
                            <description>[6:0] - Output of State Machine detection</description>
                            <access>read-only</access>
                            <bitRange>[9:3]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_DET_SM_OK</name>
                            <description>Signal that indicates to Digital &amp; SW that State Machine work is done</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_TVDD_OK</name>
                            <description>Signal that indicates State Machine work is done</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_DET</name>
                            <description>Indicates the detection threshold</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PMU_BG_MON_CONTROL_REG</name>
                    <description>Enabling comparators and bang gaps</description>
                    <resetValue>0x00000207</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0004</addressOffset>
                    <fields>
                        <field>
                            <name>ENABLE_PVDD_M_1V8_COMP</name>
                            <description>Enable for PVDD_M 1.8V comparator</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>VBUSPMON_THRESHOLD</name>
                            <description>00 for 2.7V, 01 for 3V and 10 for 3.9V</description>
                            <access>read-write</access>
                            <bitRange>[9:8]</bitRange>
                        </field>
                        <field>
                            <name>VBUSMON2_THRESHOLD</name>
                            <description>0 for 2.5V and 1 for 4V</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>ENABLE_VBUSPMON</name>
                            <description>enable for vbusp monitor</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>ENABLE_VBUSMON2</name>
                            <description>enable for vbus monitor2</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>ENABLE_PVDDOUTMON</name>
                            <description>enable for pvddout monitor</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>ENABLE_PVDD_M_3V_COMP</name>
                            <description>high to enable 3v comparator for PVDD_M</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>ENABLE_PVDD_3V_COMP</name>
                            <description>high to enable 3v comparator for PVDD</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>ENABLE_BG_BUFFER</name>
                            <description>high to enable reference for memories</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PMU_TXLDO_CONTROL_REG</name>
                    <description>Register bits for TXLDO sequence for reader and card detection</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0008</addressOffset>
                    <fields>
                        <field>
                            <name>TXLDO_ENABLE_LP2</name>
                            <description>Enable the 2nd regulator</description>
                            <access>read-write</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_RSTN_SOURCE_SEL</name>
                            <description>Source selection bit of TXLDO_digi resetn. 0: resetn source = rst_pcr_system_n 1: resetn source = (~rst_pcr_system_n  or txldo_enable)</description>
                            <access>read-write</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_OVERCURRENT_EN</name>
                            <description>high to enable overcurrent detection</description>
                            <access>read-write</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_SELECT_ANT</name>
                            <description>selection of antenna size 0: large 1: small</description>
                            <access>read-write</access>
                            <bitRange>[22:21]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_TEST_EN</name>
                            <description>Signal used only when testing TXLDO</description>
                            <access>read-write</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_DET_IN</name>
                            <description>Selection of Current Detection value</description>
                            <access>read-write</access>
                            <bitRange>[14:8]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_SELECT</name>
                            <description>Selection of Tvdd supply 0: tvdd = 3.1V 1: tvdd = 2.7V</description>
                            <access>read-write</access>
                            <bitRange>[7:5]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_LIMITER_EN</name>
                            <description>Activates the current limiter</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_LOW_POWER_EN</name>
                            <description>Activates the low-power mode</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_EN_DAC_SM</name>
                            <description>Selects current measurement using state machine</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_DETECTOR_EN</name>
                            <description>Activates the Current Detection</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_ENABLE</name>
                            <description>Enable the whole block TXLDO  if seq not used</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PMU_LDO_CONTROL_REG</name>
                    <description>LDO configurations : Enabling and current limit information</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x000C</addressOffset>
                    <fields>
                        <field>
                            <name>DCDC_ADD_MULT</name>
                            <description>Used to increment the multipliers of RON1 by 1. Useful after validation of current capability.</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>VBUSP_HI</name>
                            <description>CT channel detects the presence and starts the CT sequence. HIGH: VBUSP &gt; 3.9V. LOW: VBUSP &lt; =3.9V.</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>DISABLE_VCC_IPROT</name>
                            <description>Required to disable vcc current protection</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>CT_VCC_IPROT</name>
                            <description>To be filled from datasheet</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PMU_INTERRUPT_CLR_ENABLE_REG</name>
                    <description>Interrupt(current limit or temperature) clear enable</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FD8</addressOffset>
                    <fields>
                        <field>
                            <name>VBUSMON2_LOW_IRQ_CLEAR_ENABLE</name>
                            <description>Vbus monitor 2 going low interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_5V_MON_IRQ_CLEAR_ENABLE</name>
                            <description>Txldo 5v monitor irq clear enable</description>
                            <access>write-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>VCC_ILIM_ACT_IRQ_CLEAR_ENABLE</name>
                            <description>vcc current limiter active irq clear enable. Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>PVDD_IRQ_CLEAR_ENABLE</name>
                            <description>pvdd irq clear enable.Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>DCDC_OVERLOAD_IRQ_CLEAR_ENABLE</name>
                            <description>dcdc overload clear enable.Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SCVDD_OVERLOAD_IRQ_CLEAR_ENABLE</name>
                            <description>scvdd overload clear enable.Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_OVERCURRENT_IRQ_CLEAR_ENABLE</name>
                            <description>txldo overcurrent irq clear enable.Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TEMPSENS_ERROR_IRQ_CLEAR_ENABLE</name>
                            <description>temperature sensor calibration irq clear enable.Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PMU_INTERRUPT_SET_ENABLE_REG</name>
                    <description>Interrupt(current limit or temperature) set enable</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FDC</addressOffset>
                    <fields>
                        <field>
                            <name>VBUSMON2_LOW_IRQ_SET_ENABLE</name>
                            <description>Vbus monitor 2 going low interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_5V_MON_IRQ_SET_ENABLE</name>
                            <description>TXLDO 5V MON irq set enable</description>
                            <access>write-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>VCC_ILIM_ACT_IRQ_SET_ENABLE</name>
                            <description>vcc current limiter active irq set enable. Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>PVDD_IRQ_SET_ENABLE</name>
                            <description>pvdd irq set enable. Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>DCDC_OVERLOAD_IRQ_SET_ENABLE</name>
                            <description>dcdc overload irq set enable.Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SCVDD_OVERLOAD_IRQ_SET_ENABLE</name>
                            <description>scvdd overload irq set enable.Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_OVERCURRENT_IRQ_SET_ENABLE</name>
                            <description>txldo_overcurrent irq set enable.Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TEMPSENS_ERROR_IRQ_SET_ENABLE</name>
                            <description>temperature sensor irq set enable.Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PMU_INTERRUPT_STATUS_REG</name>
                    <description>Interrupt(current limit or temperature) status</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x3FE0</addressOffset>
                    <fields>
                        <field>
                            <name>VBUSMON2_LOW_IRQ_STATUS</name>
                            <description>Vbus monitor 2 going low interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_5V_MON_IRQ_STATUS</name>
                            <description>TXLDO_5V_MON_IRQ status register. .Automatically cleared after 2 cycles if set by software</description>
                            <access>read-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>VCC_ILIM_ACT_IRQ_STATUS</name>
                            <description>vcc current limiter active irq status. Automatically cleared after 2 cycles if by software</description>
                            <access>read-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>PVDD_IRQ_STATUS</name>
                            <description>pvdd irq status. Automatically cleared after 2 cycles if by software</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>DCDC_OVERLOAD_IRQ_STATUS</name>
                            <description>dcdc overload irq status.Automatically cleared after 2 cycles if by software</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SCVDD_OVERLOAD_IRQ_STATUS</name>
                            <description>scvdd overload irq status.Automatically cleared after 2 cycles if by software</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_OVERCURRENT_IRQ_STATUS</name>
                            <description>txldo_overcurrent irq status.Automatically cleared after 2 cycles if by software</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TEMPSENS_ERROR_IRQ_STATUS</name>
                            <description>temperature sensor irq status.Automatically cleared after 2 cycles if by software</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PMU_INTERRUPT_ENABLE_REG</name>
                    <description>Interrupt(current limit or temperature) enable</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x3FE4</addressOffset>
                    <fields>
                        <field>
                            <name>VBUSMON2_LOW_IRQ_ENABLE</name>
                            <description>Vbus monitor 2 going low interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_5V_MON_IRQ_ENABLE</name>
                            <description>TXLDO_5V_MON_IRQ enable status register. .Automatically cleared after 2 cycles if set by software</description>
                            <access>read-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>VCC_ILIM_ACT_IRQ_ENABLE</name>
                            <description>vcc current limiter active irq enable. Automatically cleared after 2 cycles if by software</description>
                            <access>read-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>PVDD_IRQ_ENABLE</name>
                            <description>pvdd irq enable. Automatically cleared after 2 cycles if by software</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>DCDC_OVERLOAD_IRQ_ENABLE</name>
                            <description>dcdc overload irq enable.Automatically cleared after 2 cycles if by software</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SCVDD_OVERLOAD_IRQ_ENABLE</name>
                            <description>scvdd overload irq enable.Automatically cleared after 2 cycles if by software</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_OVERCURRENT_IRQ_ENABLE</name>
                            <description>txldo_overcurrent irq enable.Automatically cleared after 2 cycles if by software</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TEMPSENS_ERROR_IRQ_ENABLE</name>
                            <description>temperature sensor irq enable.Automatically cleared after 2 cycles if by software</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PMU_INTERRUPT_CLR_STATUS_REG</name>
                    <description>Interrupt(current limit or temperature) clear status</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FE8</addressOffset>
                    <fields>
                        <field>
                            <name>VBUSMON2_LOW_IRQ_CLEAR_STATUS</name>
                            <description>Vbus monitor 2 going low interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_5V_MON_IRQ_CLEAR_STATUS</name>
                            <description>TXLDO_5V_MON_IRQ clear status register. .Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>VCC_ILIM_ACT_IRQ_CLEAR_STATUS</name>
                            <description>vcc current limiter active irq clear status.Automatically cleared after 2 cycles if clear by software</description>
                            <access>write-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>PVDD_IRQ_CLEAR_STATUS</name>
                            <description>pvdd irq clear status.Automatically cleared after 2 cycles if clear by software</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>DCDC_OVERLOAD_IRQ_CLEAR_STATUS</name>
                            <description>dcdc overload irq clear status.Automatically cleared after 2 cycles if clear by software</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SCVDD_OVERLOAD_IRQ_CLEAR_STATUS</name>
                            <description>scvdd overload irq clear status.Automatically cleared after 2 cycles if clear by software</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_OVERCURRENT_IRQ_CLEAR_STATUS</name>
                            <description>txldo_overcurrent irq clear status.Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TEMPSENS_ERROR_IRQ_CLEAR_STATUS</name>
                            <description>temp sensor irq clear status.Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PMU_INTERRUPT_SET_STATUS_REG</name>
                    <description>Interrupt(current limit or temperature) set status</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FEC</addressOffset>
                    <fields>
                        <field>
                            <name>VBUSMON2_LOW_IRQ_SET_STATUS</name>
                            <description>Vbus monitor 2 going low interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_5V_MON_IRQ_SET_STATUS</name>
                            <description>TXLDO_5V_MON_IRQ set status register. .Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>VCC_ILIM_ACT_IRQ_SET_STATUS</name>
                            <description>vcc current limiter active irq set status.Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>PVDD_IRQ_SET_STATUS</name>
                            <description>pvdd irq set status.Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>DCDC_OVERLOAD_IRQ_SET_STATUS</name>
                            <description>dcdc overload irq set status.Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SCVDD_OVERLOAD_IRQ_SET_STATUS</name>
                            <description>scvdd overload irq set status.Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_OVERCURRENT_IRQ_SET_STATUS</name>
                            <description>txldo_overcurrent irq set status.Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TEMPSENS_ERROR_IRQ_SET_STATUS</name>
                            <description>temp sensor irq set status.Automatically cleared after 2 cycles if set by software</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>SPIM</name>
            <description>SPI Master</description>
            <baseAddress>0x40034000</baseAddress>
            <addressBlock>
                <offset>0</offset>
                <size>0x4000</size>
                <usage>registers</usage>
            </addressBlock>
            <interrupt>
                <name>SPIM_ISR</name>
                <value>10</value>
                <description>SPI Master Interrupt</description>
            </interrupt>
            <registers>
                <!-- 
						-->
                <register>
                    <name>SPIM_STATUS_REG</name>
                    <description>SPIM Status</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0000</addressOffset>
                    <fields>
                        <field>
                            <name>TX_ONGOING</name>
                            <description>1 - TX buffer is currently in use by the HW.</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX_ONGOING</name>
                            <description>1 - RX buffer is currently in use by the HW.</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPIM_CONFIG_REG</name>
                    <description>SPIM Configuration of SPI Master</description>
                    <resetValue>0x00000002</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0004</addressOffset>
                    <fields>
                        <field>
                            <name>BAUDRATE</name>
                            <description>SCK frequency selction</description>
                            <access>read-write</access>
                            <bitRange>[18:16]</bitRange>
                        </field>
                        <field>
                            <name>SLAVE_SELECT</name>
                            <description>If set, Slave 1 is selected.  If cleared, Slave 0 is selected.</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>MSB_FIRST</name>
                            <description>If set, MS bit of a byte is transmitted &amp; received first</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>CPHA</name>
                            <description>1 = Sampling of data occurs at even edges (2,4,6,...,16) of the SCK clock                                                                          0 = Sampling of data occurs at odd edges (1,3,5,...,15) of the SCK clock</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>CPOL</name>
                            <description>1 = Active-low clocks selected. In idle state SCK is high.        0 = Active-high clocks selected. In idle state SCK is low</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>NSS_VAL</name>
                            <description>Value to ouput to nss if NSS_CTRL=1</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>NSS_CTRL</name>
                            <description>1: override NSS value with NSS_VAL</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>NSS_PULSE</name>
                            <description>1: a pulse on NSS is generated between 2 bytes</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>NSS_POLARITY</name>
                            <description>0: NSS active low</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPIM_CONTROL_REG</name>
                    <description>SPIM RX/TX Control</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x0008</addressOffset>
                    <fields>
                        <field>
                            <name>TX_SET_CRC</name>
                            <description>Flag to init internal CRC to TX_CRC_INIT. Automatically returns to 0</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>TX_START</name>
                            <description>1: Start Tx. Automatically returns to 0</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>RX_SET_CRC</name>
                            <description>Flag to init internal CRC to RX_CRC_INIT. Automatically returns to 0</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RX_START</name>
                            <description>1: Start Rx. Automatically returns to 0</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPIM_RX_BUFFER_REG</name>
                    <description>SPIM Configuration of RX buffer</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x000C</addressOffset>
                    <fields>
                        <field>
                            <name>RX_LENGTH</name>
                            <description>Size of Rx transfer</description>
                            <access>read-write</access>
                            <bitRange>[22:14]</bitRange>
                        </field>
                        <field>
                            <name>RX_START_ADDR</name>
                            <description>Byte start address of RX buffer</description>
                            <access>read-write</access>
                            <bitRange>[13:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPIM_RX_BUFFER_CRC_REG</name>
                    <description>SPIM Configuration of RX CRC</description>
                    <resetValue>0x000001FF</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0010</addressOffset>
                    <fields>
                        <field>
                            <name>RX_CRC_PAYLOAD_OFFSET</name>
                            <description>Number of bytes to skip for CRC computation</description>
                            <access>read-write</access>
                            <bitRange>[16:8]</bitRange>
                        </field>
                        <field>
                            <name>RX_CRC_INIT</name>
                            <description>RX CRC init value. Only used if RX_SET_CRC is set</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPIM_TX_BUFFER_REG</name>
                    <description>SPIM Configuration of TX buffer</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0014</addressOffset>
                    <fields>
                        <field>
                            <name>TX_LENGTH</name>
                            <description>Size of Tx transfer</description>
                            <access>read-write</access>
                            <bitRange>[22:14]</bitRange>
                        </field>
                        <field>
                            <name>TX_START_ADDR</name>
                            <description>Byte start address of TX buffer</description>
                            <access>read-write</access>
                            <bitRange>[13:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPIM_TX_BUFFER_CRC_REG</name>
                    <description>SPIM Configuration of TX CRC</description>
                    <resetValue>0x000201FF</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0018</addressOffset>
                    <fields>
                        <field>
                            <name>TX_APPEND_CRC</name>
                            <description>1: CRC is sent after  transmission of TX_LENGTH bytes</description>
                            <access>read-write</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>TX_CRC_PAYLOAD_OFFSET</name>
                            <description>Number of bytes to skip for CRC computation</description>
                            <access>read-write</access>
                            <bitRange>[16:8]</bitRange>
                        </field>
                        <field>
                            <name>TX_CRC_INIT</name>
                            <description>TX CRC init value. Only used if TX_SET_CRC is set</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPIM_CRC_STATUS_REG</name>
                    <description>SPIM Configuration of TX buffer</description>
                    <resetValue>0x0000FFFF</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x001C</addressOffset>
                    <fields>
                        <field>
                            <name>CRC_TX_VAL</name>
                            <description>Value of internal TX CRC</description>
                            <access>read-only</access>
                            <bitRange>[15:8]</bitRange>
                        </field>
                        <field>
                            <name>CRC_RX_VAL</name>
                            <description>Value of internal RX CRC</description>
                            <access>read-only</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPIM_WATERLEVEL_REG</name>
                    <description>SPIM Waterlevel</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0020</addressOffset>
                    <fields>
                        <field>
                            <name>WATERLEVEL</name>
                            <description>Number of bytes received in incoming frame before triggering an interrupt (pre-empting EOR). If set to 0, this feature is disabled.</description>
                            <access>read-write</access>
                            <bitRange>[8:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPIM_BUFFER_MAPPING_REG</name>
                    <description>SPIM Buffer Mapping Register</description>
                    <resetValue>0x00002FFF</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x002C</addressOffset>
                    <fields>
                        <field>
                            <name>REGION_START_ADDR</name>
                            <description>Start address of buffer region in system RAM</description>
                            <access>read-write</access>
                            <bitRange>[29:16]</bitRange>
                        </field>
                        <field>
                            <name>REGION_SIZE</name>
                            <description>Size of buffer region in system RAM</description>
                            <access>read-write</access>
                            <bitRange>[13:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPIM_INT_CLR_ENABLE_REG</name>
                    <description>SPIM interrupt clear register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FD8</addressOffset>
                    <fields>
                        <field>
                            <name>AHB_ADDR_ERROR_CLR_ENABLE</name>
                            <description>clear enable for AHB address overflow interrupt</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>AHB_ERROR_CLR_ENABLE</name>
                            <description>clear enable for AHB Slave error interrupt</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>WATERLEVEL_REACHED_CLR_ENABLE</name>
                            <description>Clear enable for waterlevel reached interrupt 0 - no effect</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>EOT_CLR_ENABLE</name>
                            <description>Clear enable for EOT interrupt</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>EOR_CLR_ENABLE</name>
                            <description>Clear enable for EOR interrupt</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPIM_INT_SET_ENABLE_REG</name>
                    <description>SPIM interrupt set register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FDC</addressOffset>
                    <fields>
                        <field>
                            <name>AHB_ADDR_ERROR_SET_ENABLE</name>
                            <description>set enable for AHB address overflow interrupt</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>AHB_ERROR_SET_ENABLE</name>
                            <description>set enable for AHB Slave Error interrupt</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>WATERLEVEL_REACHED_SET_ENABLE</name>
                            <description>Set enable for waterlevel reached interrupt</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>EOT_SET_ENABLE</name>
                            <description>Set enable for EOT interrupt</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>EOR_SET_ENABLE</name>
                            <description>Set enable for EOR interrupt</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPIM_INT_STATUS_REG</name>
                    <description>SPIM interrupt clear register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x3FE0</addressOffset>
                    <fields>
                        <field>
                            <name>AHB_ADDR_ERROR_STATUS</name>
                            <description>AHB address overflow interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>AHB_ERROR_STATUS</name>
                            <description>AHB Slave Error interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>WATERLEVEL_REACHED_STATUS</name>
                            <description>Waterlevel reached interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>EOT_STATUS</name>
                            <description>EOT interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>EOR_STATUS</name>
                            <description>EOR interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPIM_INT_ENABLE_REG</name>
                    <description>SPIM interrupt clear register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x3FE4</addressOffset>
                    <fields>
                        <field>
                            <name>AHB_ADDR_ERROR_ENABLE</name>
                            <description>AHB address overflow interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>AHB_ERROR_ENABLE</name>
                            <description>AHB Slave Error interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>WATERLEVEL_REACHED_ENABLE</name>
                            <description>Waterlevel reached interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>EOT_ENABLE</name>
                            <description>EOT interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>EOR_ENABLE</name>
                            <description>EOR interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPIM_INT_CLR_STATUS_REG</name>
                    <description>SPIM interrupt clear register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FE8</addressOffset>
                    <fields>
                        <field>
                            <name>AHB_ADDR_ERROR_CLR_STATUS</name>
                            <description>clear AHB address overflow interrupt</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>AHB_ERROR_CLR_STATUS</name>
                            <description>clear AHB Slave Error interrupt</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>WATERLEVEL_REACHED_CLR_STATUS</name>
                            <description>Clear waterlevel reached interrupt</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>EOT_CLR_STATUS</name>
                            <description>Clear EOT interrupt</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>EOR_CLR_STATUS</name>
                            <description>Clear EOR interrupt</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPIM_INT_SET_STATUS_REG</name>
                    <description>SPIM interrupt clear register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FEC</addressOffset>
                    <fields>
                        <field>
                            <name>AHB_ADDR_ERROR_SET_STATUS</name>
                            <description>set AHB address overflow interrupt</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>AHB_ERROR_SET_STATUS</name>
                            <description>set AHB Slave Error interrupt</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>WATERLEVEL_REACHED_SET_STATUS</name>
                            <description>Set waterlevel reached interrupt</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>EOT_SET_STATUS</name>
                            <description>Set EOT interrupt</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>EOR_SET_STATUS</name>
                            <description>Set EOR interrupt</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>I2CM</name>
            <description>I2C Master</description>
            <baseAddress>0x40030000</baseAddress>
            <addressBlock>
                <offset>0</offset>
                <size>0x4000</size>
                <usage>registers</usage>
            </addressBlock>
            <interrupt>
                <name>I2CM_ISR</name>
                <value>11</value>
                <description>I2C Master Interrupt</description>
            </interrupt>
            <registers>
                <!-- 
						-->
                <register>
                    <name>I2CMASTER_CONFIG_REG</name>
                    <description>I2C Master config register (RW)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0000</addressOffset>
                    <fields>
                        <field>
                            <name>RESET_I2C_CORE</name>
                            <description>Set Only (Pulse) Register Bit Field to Reset the I2C Core Block.</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>RESET_REG</name>
                            <description>Set Only (Pulse) Register Bit Field to Reset Selected Registers of I2C Master</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>FIFO_FLUSH</name>
                            <description>Set Only (Pulse) Register Bit Field to flush the FIFO irrespective of I2C Master Mode of operation</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>SLV_ADDRESSING</name>
                            <description>I2C Slave 7/10 bit address selection</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>IP_MODE</name>
                            <description>I2C Master Mode selection</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_BAUDRATE_REG</name>
                    <description>I2C Master baudrate sellection register (RW)</description>
                    <resetValue>0x000000F4</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0004</addressOffset>
                    <fields>
                        <field>
                            <name>BAUDRATE</name>
                            <description>BAUDRATE bit field is used for the I2C Serial Clock Frequency calculation.</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_SDA_HOLD_REG</name>
                    <description>I2C Master SDA Hold Time Config register (RW)</description>
                    <resetValue>0x00000009</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0008</addressOffset>
                    <fields>
                        <field>
                            <name>SDA_HOLD</name>
                            <description>SDA Hold time</description>
                            <access>read-write</access>
                            <bitRange>[4:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_I2C_ADDRESS_REG</name>
                    <description>I2C Master Slave address register (RW)</description>
                    <resetValue>0x0000002A</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x000C</addressOffset>
                    <fields>
                        <field>
                            <name>SLAVE_ADDRESS</name>
                            <description>I2C Slave 7 bit or 10 bit address</description>
                            <access>read-write</access>
                            <bitRange>[9:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_FIFO_THRESHOLD_REG</name>
                    <description>I2C Master FIFO threshold register (RW)</description>
                    <resetValue>0x00000701</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0010</addressOffset>
                    <fields>
                        <field>
                            <name>RXMODE_THRESHOLD</name>
                            <description>FIFO Threshold level for Interrupt Request generation when I2C Master is configured for I2C Reception mode.</description>
                            <access>read-write</access>
                            <bitRange>[10:8]</bitRange>
                        </field>
                        <field>
                            <name>TXMODE_THRESHOLD</name>
                            <description>FIFO Threshold level for Interrupt Request generation when I2C Master is configured for I2C Transmission mode.</description>
                            <access>read-write</access>
                            <bitRange>[2:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_BYTECOUNT_CONFIG_REG</name>
                    <description>I2C Master Byte Count Config register (RW)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0014</addressOffset>
                    <fields>
                        <field>
                            <name>BYTE_COUNT_CONFIG</name>
                            <description>This register bit field is used to configure the number of byte to be Transmitted or Received. A maximum of 1023 byte can be transmitted or received in a frame.</description>
                            <access>read-write</access>
                            <bitRange>[9:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_BYTECOUNT_STATUS_REG</name>
                    <description>I2C Master Byte Count Status register (R)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0018</addressOffset>
                    <fields>
                        <field>
                            <name>BYTE_COUNT_STATUS</name>
                            <description>This register bit field is used to provide the status of number of byte currently Transmitted or Received. A maximum of 1023 byte can be transmitted or received in a frame.</description>
                            <access>read-only</access>
                            <bitRange>[9:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_STATUS_REG</name>
                    <description>I2C Master Status register (R)</description>
                    <resetValue>0x0000002C</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x001C</addressOffset>
                    <fields>
                        <field>
                            <name>FIFO_LEVEL</name>
                            <description>This register bit field is used to provide the status of number of byte currently Transmitted or Received. A maximum of 1023 byte can be transmitted or received in a frame.</description>
                            <access>read-only</access>
                            <bitRange>[11:8]</bitRange>
                        </field>
                        <field>
                            <name>FIFO_EMPTY_STATUS</name>
                            <description>Indicates the FIFO empty condition irrespective of I2C Master Mode of operation</description>
                            <access>read-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>FIFO_FULL_STATUS</name>
                            <description>Indicates the FIFO full condition irrespective of I2C Master Mode of operation</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>SCL</name>
                            <description>Current Status of scl_a line</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SDA</name>
                            <description>Current Status of sda_a line</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>I2C_MASTER_MODE</name>
                            <description>I2C Mode of operation. Status f rom the IP_MODE bit field of CONFIG_REG register</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>I2C_BUS_ACTIVE</name>
                            <description>Indicates I2C Transmission or Reception is On-going</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_CONTROL_REG</name>
                    <description>I2C Master Control register (W)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x0020</addressOffset>
                    <fields>
                        <field>
                            <name>I2C_ENABLE</name>
                            <description>Enable I2C Transmission or Reception</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_TXDATA1_REG</name>
                    <description>I2C Master TX Data register (W)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x0040</addressOffset>
                    <fields>
                        <field>
                            <name>TX_DATA1</name>
                            <description>Data to be transmitted</description>
                            <access>write-only</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_TXDATA2_REG</name>
                    <description>I2C Master TX Data register (W)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x0044</addressOffset>
                    <fields>
                        <field>
                            <name>TX_DATA2</name>
                            <description>Data to be transmitted</description>
                            <access>write-only</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_TXDATA3_REG</name>
                    <description>I2C Master TX Data register (W)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x0048</addressOffset>
                    <fields>
                        <field>
                            <name>TX_DATA3</name>
                            <description>Data to be transmitted</description>
                            <access>write-only</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_TXDATA4_REG</name>
                    <description>I2C Master TX Data register (W)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x004C</addressOffset>
                    <fields>
                        <field>
                            <name>TX_DATA4</name>
                            <description>Data to be transmitted</description>
                            <access>write-only</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_RXDATA1_REG</name>
                    <description>I2C Master RX Data register (R)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0050</addressOffset>
                    <fields>
                        <field>
                            <name>RX_DATA1</name>
                            <description>Data received</description>
                            <access>read-only</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_RXDATA2_REG</name>
                    <description>I2C Master RX Data register (R)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0054</addressOffset>
                    <fields>
                        <field>
                            <name>RX_DATA2</name>
                            <description>Data received</description>
                            <access>read-only</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_RXDATA3_REG</name>
                    <description>I2C Master RX Data register (R)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0058</addressOffset>
                    <fields>
                        <field>
                            <name>RX_DATA3</name>
                            <description>Data received</description>
                            <access>read-only</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_RXDATA4_REG</name>
                    <description>I2C Master RX Data register (R)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x005C</addressOffset>
                    <fields>
                        <field>
                            <name>RX_DATA4</name>
                            <description>Data received</description>
                            <access>read-only</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_INT_CLR_ENABLE_REG</name>
                    <description>I2C Master interrupt clear register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FD8</addressOffset>
                    <fields>
                        <field>
                            <name>CLR_ENABLE_TX_FIFO_THRES</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>CLR_ENABLE_RX_FIFO_THRES</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>CLR_ENABLE_FIFO_EMPTY</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>CLR_ENABLE_FIFO_FULL</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>CLR_ENABLE_I2C_BUS_ERROR</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>CLR_ENABLE_NACK</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>CLR_ENABLE_ARB_FAILURE</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>CLR_ENABLE_TRN_COMPLETED</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_INT_SET_ENABLE_REG</name>
                    <description>I2C Master interrupt enable register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FDC</addressOffset>
                    <fields>
                        <field>
                            <name>SET_ENABLE_TX_FIFO_THRES</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>SET_ENABLE_RX_FIFO_THRES</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>SET_ENABLE_FIFO_EMPTY</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>SET_ENABLE_FIFO_FULL</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>SET_ENABLE_I2C_BUS_ERROR</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SET_ENABLE_NACK</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>SET_ENABLE_ARB_FAILURE</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>SET_ENABLE_TRN_COMPLETED</name>
                            <description>Writing 1 to this register does set the corresponding IRQ ENABLE flag</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_INT_STATUS_REG</name>
                    <description>I2C Master interrupt register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x3FE0</addressOffset>
                    <fields>
                        <field>
                            <name>TX_FIFO_THRES</name>
                            <description>Indicates that the FIFO threshold is reached while I2C transmission is on-going</description>
                            <access>read-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>RX_FIFO_THRES</name>
                            <description>Indicates that the FIFO threshold is reached while I2C reception is on-going</description>
                            <access>read-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>FIFO_EMPTY</name>
                            <description>Indicates that the FIFO empty condition is reached while I2C transmission is on-going</description>
                            <access>read-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>FIFO_FULL</name>
                            <description>Indicates that the FIFO full condition is reached while I2C reception is on-going</description>
                            <access>read-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>I2C_BUS_ERROR</name>
                            <description>Indicates an I2C bus error occurred</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>NACK</name>
                            <description>Indicates an I2C slave didnt acknowledge the I2C master request</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>ARB_FAILURE</name>
                            <description>Indicates an I2C master arbitration failure</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TRN_COMPLETED</name>
                            <description>Indicates an I2C master completed the I2C transmission or I2C reception</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_INT_ENABLE_REG</name>
                    <description>I2C Master interrupt enable register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x3FE4</addressOffset>
                    <fields>
                        <field>
                            <name>ENABLE_TX_FIFO_THRES</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>ENABLE_RX_FIFO_THRES</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>ENABLE_FIFO_EMPTY</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>ENABLE_FIFO_FULL</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>ENABLE_I2C_BUS_ERROR</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>ENABLE_NACK</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>ENABLE_ARB_FAILURE</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>ENABLE_TRN_COMPLETED</name>
                            <description>If this bit is 1 the corresponding IRQ can propergate to the CPUs IRQ controller</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_INT_CLR_STATUS_REG</name>
                    <description>I2C Master interrupt status clear register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FE8</addressOffset>
                    <fields>
                        <field>
                            <name>CLR_STATUS_TX_FIFO_THRES</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>CLR_STATUS_RX_FIFO_THRES</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>CLR_STATUS_FIFO_EMPTY</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>CLR_STATUS_FIFO_FULL</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>CLR_STATUS_I2C_BUS_ERROR</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>CLR_STATUS_NACK</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>CLR_STATUS_ARB_FAILURE</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>CLR_STATUS_TRN_COMPLETED</name>
                            <description>Writing 1 to this register does clear the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2CMASTER_INT_SET_STATUS_REG</name>
                    <description>I2C Master interrupt status set register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FEC</addressOffset>
                    <fields>
                        <field>
                            <name>SET_STATUS_TX_FIFO_THRES</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>SET_STATUS_RX_FIFO_THRES</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>SET_STATUS_FIFO_EMPTY</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>SET_STATUS_FIFO_FULL</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>SET_STATUS_I2C_BUS_ERROR</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SET_STATUS_NACK</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>SET_STATUS_ARB_FAILURE</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>SET_STATUS_TRN_COMPLETED</name>
                            <description>Writing 1 to this register does set the corresponding IRQ STATUS flag</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>PCR</name>
            <description>Power Control and Reset</description>
            <baseAddress>0x40024000</baseAddress>
            <addressBlock>
                <offset>0</offset>
                <size>0x4000</size>
                <usage>registers</usage>
            </addressBlock>
            <interrupt>
                <name>PCR_ISR</name>
                <value>12</value>
                <description>Power Control and Reset Interrupt</description>
            </interrupt>
            <interrupt>
                <name>GPIO_Common</name>
                <value>13</value>
                <description>Common intetrrupt for ALL GPIOs</description>
            </interrupt>
            <interrupt>
                <name>GPIO_01</name>
                <value>14</value>
                <description>Intetrrupt for GPIO 1</description>
            </interrupt>
            <interrupt>
                <name>GPIO_02</name>
                <value>15</value>
                <description>Intetrrupt for GPIO 2</description>
            </interrupt>
            <interrupt>
                <name>GPIO_03</name>
                <value>16</value>
                <description>Intetrrupt for GPIO 3</description>
            </interrupt>
            <interrupt>
                <name>GPIO_04</name>
                <value>17</value>
                <description>Intetrrupt for GPIO 4</description>
            </interrupt>
            <interrupt>
                <name>GPIO_05</name>
                <value>18</value>
                <description>Intetrrupt for GPIO 5</description>
            </interrupt>
            <interrupt>
                <name>GPIO_06</name>
                <value>19</value>
                <description>Intetrrupt for GPIO 6</description>
            </interrupt>
            <interrupt>
                <name>GPIO_07</name>
                <value>20</value>
                <description>Intetrrupt for GPIO 7</description>
            </interrupt>
            <interrupt>
                <name>GPIO_08</name>
                <value>21</value>
                <description>Intetrrupt for GPIO 8</description>
            </interrupt>
            <interrupt>
                <name>GPIO_09</name>
                <value>22</value>
                <description>Intetrrupt for GPIO 9</description>
            </interrupt>
            <interrupt>
                <name>GPIO_10</name>
                <value>23</value>
                <description>Intetrrupt for GPIO 10</description>
            </interrupt>
            <interrupt>
                <name>GPIO_11</name>
                <value>24</value>
                <description>Intetrrupt for GPIO 11</description>
            </interrupt>
            <interrupt>
                <name>GPIO_12</name>
                <value>25</value>
                <description>Intetrrupt for GPIO 12</description>
            </interrupt>
            <registers>
                <!-- 
						-->
                <register>
                    <name>PCR_GPREG0_REG</name>
                    <description>General purpose register 0 for SW</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0000</addressOffset>
                    <fields>
                        <field>
                            <name>PCR_GPREG0</name>
                            <description>General Purpose Register for SW</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_GPREG1_REG</name>
                    <description>General purpose register 1 for SW</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0004</addressOffset>
                    <fields>
                        <field>
                            <name>PCR_GPREG1</name>
                            <description>General Purpose Register for SW</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_GPREG2_REG</name>
                    <description>General purpose register 2 for SW</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0008</addressOffset>
                    <fields>
                        <field>
                            <name>PCR_GPREG2</name>
                            <description>General Purpose Register for SW</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_SYS_REG</name>
                    <description>System configuration like Hostif selection and CT enabling</description>
                    <resetValue>0x00000100</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x000c</addressOffset>
                    <fields>
                        <field>
                            <name>AUTOMATIC_CT_DEACT</name>
                            <description>Enables automatic initiation of ct deactivation sequence when VBUSP voltage goes below programmed range.</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>AUTOMATIC_HPD</name>
                            <description>Enables PCR to go automatically into HPD state when the VBUS voltage goes below programmed voltage of 2.3V/2.7V</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>PVDD_INT</name>
                            <description>Indicatres that PVDD is being supplied using internal PVDD LDO</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>ENABLE_CT</name>
                            <description>enables the Contact interface.</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>PVDD_M_IRQ_VAL</name>
                            <description>Selects the PVDD_M voltage trigger level</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>PVDD_M_IRQ_EN</name>
                            <description>Enables the PVDD_M IRQ</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>PVDD_IRQ_VAL</name>
                            <description>Selects the PVDD voltage trigger level</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>PVDD_IRQ_EN</name>
                            <description>Enables the PVDD IRQ</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>HOSTIF_SW_REGCONTROL_EN</name>
                            <description>Enabled control of USB D+,D- from ATX_A/B registers</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>HIF_SELECTION</name>
                            <description>Host Interface Selection</description>
                            <access>read-write</access>
                            <bitRange>[2:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PMU_REG</name>
                    <description>PMU interface. For LDO, bandgap,DCDC configuration and sequences</description>
                    <resetValue>0x0000010C</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0010</addressOffset>
                    <fields>
                        <field>
                            <name>VBATMON_OVERRIDE_VAL</name>
                            <description>0 for 2.7V and 1 for 2.3V</description>
                            <access>read-write</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>VBATMON_OVERRIDE_EN</name>
                            <description>enable for vbus monitor</description>
                            <access>read-write</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>PD_PBF_FIELDSENS</name>
                            <description>Enable for pbf_pd_fieldsens</description>
                            <access>read-write</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>DCDC_OFF</name>
                            <description>To set the DC-DC in high impedance state enabling the testing of VCCLDO. VUP will be forced from outside.</description>
                            <access>read-write</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_STANDBY_CLEAR</name>
                            <description>TXLDO clear standby mode</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>TXLDO_ENABLE_STANDBY</name>
                            <description>TXLDO enable standby mode</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>PVDDLDO_MODE</name>
                            <description>Selects pvddldo mode normal/low power/soft start/power down</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_RFLD_REG</name>
                    <description>CLIF configuration</description>
                    <resetValue>0x00004032</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0014</addressOffset>
                    <fields>
                        <field>
                            <name>RFLD_MASK_MODE</name>
                            <description>RFU</description>
                            <access>read-write</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>RFLD_ENVDET_BOOST</name>
                            <description>Higher bias current for the env-detector</description>
                            <access>read-write</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>RFLD_COMP_BOOST</name>
                            <description>Higher bias current for comparator</description>
                            <access>read-write</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>RFLD_BIAS_ADPT_ENABLE</name>
                            <description>Enable of automatic bias current regulation</description>
                            <access>read-write</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>RFLD_DRV_ENABLE</name>
                            <description>Enable the chopper clock driver for the RF Level Detector.</description>
                            <access>read-write</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>RFLD_FILTER_ENABLE</name>
                            <description>Enable the chopper fillter for RF Level Detector</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>RFLD_COMP_ENABLE</name>
                            <description>Enable of RFLD comparator</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>RFLD_ENVDET_ENABLE</name>
                            <description>Enable of RFLD envelope detector</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>RFLD_VREF_ENABLE</name>
                            <description>Enable for RFLD reference voltage generator</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>RFLD_REF_LO</name>
                            <description>Higher Reference Value for RF Level Detector</description>
                            <access>read-write</access>
                            <bitRange>[7:4]</bitRange>
                        </field>
                        <field>
                            <name>RFLD_REF_HI</name>
                            <description>Lower Reference Value for RF Level Detector</description>
                            <access>read-write</access>
                            <bitRange>[3:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_TEMP_REG</name>
                    <description>Temperature sensor calibration information</description>
                    <resetValue>0x00000005</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0018</addressOffset>
                    <fields>
                        <field>
                            <name>TEMP_ENABLE_CAL_1</name>
                            <description>Enable Calibration of Temperature Sensor 2</description>
                            <access>read-write</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>TEMP_ENABLE_CAL_0</name>
                            <description>Enable Calibration of Temperature Sensor 1</description>
                            <access>read-write</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>TEMP_ENABLE_HYST_1</name>
                            <description>Enable Hystere of Temperature Sensor 2</description>
                            <access>read-write</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>TEMP_ENABLE_HYST_0</name>
                            <description>Enable Hystere of Temperature Sensor 1</description>
                            <access>read-write</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>TEMP_ENABLE_1</name>
                            <description>Enable Temp Sensor 2</description>
                            <access>read-write</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>TEMP_ENABLE_0</name>
                            <description>Enable Temp Sensor 1</description>
                            <access>read-write</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>TEMP_DELTA_1</name>
                            <description>selects temperatur threshold detection for temperature sensor 2</description>
                            <access>read-write</access>
                            <bitRange>[19:18]</bitRange>
                        </field>
                        <field>
                            <name>TEMP_DELTA_0</name>
                            <description>selects temperatur threshold detection for temperature sensor 1</description>
                            <access>read-write</access>
                            <bitRange>[17:16]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_HOSTIF_WAKEUP_CFG_REG</name>
                    <description>Configuring Wakeup source for Standby and Suspend</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x001c</addressOffset>
                    <fields>
                        <field>
                            <name>I2C_ADDR</name>
                            <description>I2C address for wakeup</description>
                            <access>read-write</access>
                            <bitRange>[8:2]</bitRange>
                        </field>
                        <field>
                            <name>EN_INTERFACE</name>
                            <description>Enable Wakeup Host Interface</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_WAKEUP_CFG_REG</name>
                    <description>Configuring Wakeup source for Standby and Suspend</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0020</addressOffset>
                    <fields>
                        <field>
                            <name>EN_ADV_RFLD</name>
                            <description>Enable Advanced RF Level Detector</description>
                            <access>read-write</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>EN_VBUS_LOW</name>
                            <description>Enable wakeup when vbus goes low</description>
                            <access>read-write</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>WUC_VALUE</name>
                            <description>Wakeup Timer Value</description>
                            <access>read-write</access>
                            <bitRange>[20:11]</bitRange>
                        </field>
                        <field>
                            <name>EN_TVDD_MON</name>
                            <description>Enable wakeup from TVDD 5V monitor</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>EN_INT_AUX</name>
                            <description>Enable wakeup is TDA (CTUART) gives an level high interrupt</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>EN_CT_PR</name>
                            <description>Enables wakeup if card is detected.</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>EN_PVDD_LIMITER</name>
                            <description>Enables wakeup if PVDD current limiter is risen</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>EN_GPIO_INT</name>
                            <description>Enables wakeup if GPIO gives any input</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>EN_TEMP1</name>
                            <description>Enable Temperature 1 Error Wakeup</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>EN_TEMP0</name>
                            <description>Enable Temperature 0 Error Wakeup</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>EN_RFLDT</name>
                            <description>Enable Wakeup RF Level Detector</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>EN_WUC</name>
                            <description>Enable Wakeup Timer</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_GPIO_WAKEUP_CFG_REG</name>
                    <description>Configuring Wakeup source for Standby and Suspend</description>
                    <resetValue>0x000000FF</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0024</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO_WAKEUP_ENABLE</name>
                            <description>enables wakeup by the corresponding gpio 0--&gt;gpio1 1--&gt;gpio2 , e.t.c.</description>
                            <access>read-write</access>
                            <bitRange>[11:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_BOOT_REG</name>
                    <description>Bootup register with important values to be checked during bootup</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0028</addressOffset>
                    <fields>
                        <field>
                            <name>ARM_FIREWALL_EXCEPTION</name>
                            <description>Indicates arm firewall exception occurred.</description>
                            <access>read-write</access>
                            <bitRange>[31:31]</bitRange>
                        </field>
                        <field>
                            <name>USB_VBUS_OK</name>
                            <description>Indicator for USB_VBUS is ok</description>
                            <access>read-only</access>
                            <bitRange>[30:30]</bitRange>
                        </field>
                        <field>
                            <name>POK_VBUS</name>
                            <description>Indicator when VBUS &gt; VBUSCritical when VBUSMonitor is enabled</description>
                            <access>read-only</access>
                            <bitRange>[29:29]</bitRange>
                        </field>
                        <field>
                            <name>POK_PVDD_M_3V</name>
                            <description>Indicator for more than 3V at PVDD_M pin</description>
                            <access>read-only</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>POK_PVDD_3V</name>
                            <description>Indicator for more than 3V at PVDD pin</description>
                            <access>read-only</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>STBY_PREV_REASON</name>
                            <description>Standby Prevention Reason</description>
                            <access>read-only</access>
                            <bitRange>[25:22]</bitRange>
                        </field>
                        <field>
                            <name>BOOT_REASON</name>
                            <description>Bootup Reason</description>
                            <access>read-only</access>
                            <bitRange>[21:2]</bitRange>
                        </field>
                        <field>
                            <name>POK_PVDD_M</name>
                            <description>Indicator if PVDD_m is available</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>POK_PVDD</name>
                            <description>Indicator if PVDD is available</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_CTRL_REG</name>
                    <description>Control register to enable standby/suspend/soft-restart/clearing boot register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x002C</addressOffset>
                    <fields>
                        <field>
                            <name>USB_VBUS_PULLDOWN</name>
                            <description>Enables the internal pulldown resistance to pulldown the USB_VBUS</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>CLR_BOOT_REGS</name>
                            <description>Clearing Standby Prevention and Bootup register values in the PCR_BOOT_REG register</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>SUSPEND</name>
                            <description>Enables entering suspend mode</description>
                            <access>write-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>STANDBY</name>
                            <description>Entering Standby Mode</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>SOFT_RESET</name>
                            <description>Trigger Soft Reset Source</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_CLK_CFG_REG</name>
                    <description>Enable, gating, division value selection for clocks going to different Ips</description>
                    <resetValue>0x00008FF8</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0030</addressOffset>
                    <fields>
                        <field>
                            <name>EECTRL_SYS_GATING_ENABLE</name>
                            <description>EEPROM controller system clock gating enable</description>
                            <access>read-write</access>
                            <bitRange>[30:30]</bitRange>
                        </field>
                        <field>
                            <name>EECTRL_PF_GATING_ENABLE</name>
                            <description>EEPROM controller page flash clock gating enable</description>
                            <access>read-write</access>
                            <bitRange>[29:29]</bitRange>
                        </field>
                        <field>
                            <name>EECTRL_EEPROM_GATING_ENABLE</name>
                            <description>EEPROM controller automatic clock gating enable</description>
                            <access>read-write</access>
                            <bitRange>[28:28]</bitRange>
                        </field>
                        <field>
                            <name>IPCLOCK_CTIF_ENABLE</name>
                            <description>Contact interface IP clock enable</description>
                            <access>read-write</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>IPCLOCK_HSUART_ENABLE</name>
                            <description>High speed uart IP clock enable</description>
                            <access>read-write</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>IPCLOCK_SPIM_ENABLE</name>
                            <description>SPI master uart IP clock enable</description>
                            <access>read-write</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>IPCLOCK_I2CM_ENABLE</name>
                            <description>I2C master uart IP clock enable</description>
                            <access>read-write</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_CTIF_ENABLE</name>
                            <description>Enable contact source for Contact interface</description>
                            <access>read-write</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>I2CM_CLOCK_GATING_ENABLE</name>
                            <description>Enable clock source for I2C master</description>
                            <access>read-write</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>CPU_CLKREQ_ENABLE</name>
                            <description>Enable  the automatic clock request for ROM and RAM via the CPU</description>
                            <access>read-write</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>AUTOMATIC_CLOCKSTOP_AT_IDLE_ENABLE</name>
                            <description>Enable automatic clock gating for CRC, EECTRL, RNG and ROM when cpu is in idle mode</description>
                            <access>read-write</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_SPIM_ENABLE</name>
                            <description>enable clock source for SPIM</description>
                            <access>read-write</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_HOSTIF_ENABLE</name>
                            <description>enable clock source for HOSTIF</description>
                            <access>read-write</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_TIMER_ENABLE</name>
                            <description>enable clock source for TIMER</description>
                            <access>read-write</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_CRC_ENABLE</name>
                            <description>enable clock source for CRC</description>
                            <access>read-write</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_CLKGEN_ENABLE</name>
                            <description>enable clock source for CLKGEN</description>
                            <access>read-write</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_RNG_ENABLE</name>
                            <description>enable clock source for RNG</description>
                            <access>read-write</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_CLIF_ENABLE</name>
                            <description>enable clock source for CLIF</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>LFO_EN</name>
                            <description>Enable LFO</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>EN_SWIO_CLK</name>
                            <description>Enables the SWIO clock</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SELECT_SCR_CTSEQ</name>
                            <description>Selects the clock source for the system clock generation 0 ... clkXTAL (27.12 MHz) 1 ... clkPLL/2 (24MHz)</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_CLK_CFG2_REG</name>
                    <description>Select lines for Clock muxes , between different frequencies or between different division values</description>
                    <resetValue>0x00080B00</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0034</addressOffset>
                    <fields>
                        <field>
                            <name>CTRL_TXLDO_CLK</name>
                            <description>TXLDO clock division select. 00-&gt;LFO/1 , 01-&gt; LFO/2 , 10-&gt;LFO/4 , 11-&gt;LFO/8</description>
                            <access>read-write</access>
                            <bitRange>[20:19]</bitRange>
                        </field>
                        <field>
                            <name>EXT_CLK_SEL</name>
                            <description>Selects between XTAL clock and External clock. 0...XTAL , 1...external clock</description>
                            <access>read-write</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>HSUART_IP_CLKSEL</name>
                            <description>Selects ip clock divider value for hsuart.  00...xtal/1  01...xtal/2         10...xtal/4        11...RFU</description>
                            <access>read-write</access>
                            <bitRange>[17:16]</bitRange>
                        </field>
                        <field>
                            <name>SPIM_IP_CLKSEL</name>
                            <description>Selects ip clock divider value for spim.  00...xtal/1  01...xtal/2         10...xtal/4        11...RFU</description>
                            <access>read-write</access>
                            <bitRange>[15:14]</bitRange>
                        </field>
                        <field>
                            <name>I2CM_IP_CLKSEL</name>
                            <description>Selects ip clock divider value for spim.  00...xtal/1  01...xtal/2         10...xtal/4        11...RFU</description>
                            <access>read-write</access>
                            <bitRange>[13:12]</bitRange>
                        </field>
                        <field>
                            <name>CTSEQ_CLKSEL</name>
                            <description>0...+10     1...+82</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>EE_EEPROM_CLKSEL</name>
                            <description>Selects the divider value for the lfo clock for the EEPROM module           0 ... LFO/1      1...lfo/4</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>EE_PF_FIX_CLKSEL</name>
                            <description>Selects between divided xtal value and gpio1 test clock       0 ... gpio1clk/1 (only for test purpose)     1...xtal-clk/32</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>EE_PF_VAR_CLKSEL</name>
                            <description>Selects between gpio1 clock and xtal divided clocks for PageFlash module.          0 ... gpio1clk/1 (only for test purpose)       1 ... Xtal-clk/4      2 ... Xtal-clk/8       3 ... Xtal-clk/16  4...Xtal-clk/32           5--7 RFU</description>
                            <access>read-write</access>
                            <bitRange>[8:6]</bitRange>
                        </field>
                        <field>
                            <name>SPARE_CELL_CLK_CFGL</name>
                            <description>Spare cells to be used for clock config</description>
                            <access>read-write</access>
                            <bitRange>[5:4]</bitRange>
                        </field>
                        <field>
                            <name>SYSTEM_CLOCK_SEL</name>
                            <description>Selects the divider for the system clock . 00...Divby1    01...DIVby2   10...DIVby4     11...RESERVED</description>
                            <access>read-write</access>
                            <bitRange>[1:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PADIN_REG</name>
                    <description>Store value on input pasd into this register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0038</addressOffset>
                    <fields>
                        <field>
                            <name>PADIN_CLK_AUX</name>
                            <description>Input value for CLK_AUX</description>
                            <access>read-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_IO_AUX</name>
                            <description>Input value for IO_AUX</description>
                            <access>read-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_INT_AUX</name>
                            <description>Input value for INT_AUX</description>
                            <access>read-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_GPIO12</name>
                            <description>Input value for GPIO12</description>
                            <access>read-only</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_GPIO11</name>
                            <description>Input value for GPIO11</description>
                            <access>read-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_GPIO10</name>
                            <description>Input value for GPIO10</description>
                            <access>read-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_GPIO9</name>
                            <description>Input value for GPIO9</description>
                            <access>read-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_GPIO8</name>
                            <description>Input value for GPIO8</description>
                            <access>read-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_GPIO7</name>
                            <description>Input value for GPIO7</description>
                            <access>read-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_GPIO6</name>
                            <description>Input value for GPIO6</description>
                            <access>read-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_GPIO5</name>
                            <description>Input value for GPIO5</description>
                            <access>read-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_GPIO4</name>
                            <description>Input value for GPIO4</description>
                            <access>read-only</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_GPIO3</name>
                            <description>Input value for GPIO3</description>
                            <access>read-only</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_GPIO2</name>
                            <description>Input value for GPIO2</description>
                            <access>read-only</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_GPIO1</name>
                            <description>Input value for GPIO1</description>
                            <access>read-only</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_DWL_REQ</name>
                            <description>Input value for  DWL_REQ</description>
                            <access>read-only</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_MISO_M</name>
                            <description>Input value for MISO_M</description>
                            <access>read-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_MOSI_M</name>
                            <description>Input value for MOSI_M</description>
                            <access>read-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_SCLK_M</name>
                            <description>Input value for SCLK_M</description>
                            <access>read-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_NSS_M</name>
                            <description>Input value for NSS_M</description>
                            <access>read-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_SDA_M</name>
                            <description>Input Value SDA_M</description>
                            <access>read-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_SCL_M</name>
                            <description>Input Value SCL_M</description>
                            <access>read-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_IRQ</name>
                            <description>input value for IRQ</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_ATX_D</name>
                            <description>Input Value ATX_D</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_ATX_C</name>
                            <description>Input Value ATX_C</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_ATX_B</name>
                            <description>Input Value ATX_B</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>PADIN_ATX_A</name>
                            <description>Input Value ATX_A</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PADOUT_REG</name>
                    <description>Output value to be driven onto Output pads stored here</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x003C</addressOffset>
                    <fields>
                        <field>
                            <name>PADOUT_CLK_AUX</name>
                            <description>Output value for CLK_AUX</description>
                            <access>read-write</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_IO_AUX</name>
                            <description>Output value for IO_AUX</description>
                            <access>read-write</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_INT_AUX</name>
                            <description>Output value for INT_AUX</description>
                            <access>read-write</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_GPIO12</name>
                            <description>Output value for GPIO12</description>
                            <access>read-write</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_GPIO11</name>
                            <description>Output value for GPIO11</description>
                            <access>read-write</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_GPIO10</name>
                            <description>Output value for GPIO10</description>
                            <access>read-write</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_GPIO9</name>
                            <description>Output value for GPIO9</description>
                            <access>read-write</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_GPIO8</name>
                            <description>Output value for GPIO8</description>
                            <access>read-write</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_GPIO7</name>
                            <description>Output value for GPIO7</description>
                            <access>read-write</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_GPIO6</name>
                            <description>Output value for GPIO6</description>
                            <access>read-write</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_GPIO5</name>
                            <description>Output value for GPIO5</description>
                            <access>read-write</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_GPIO4</name>
                            <description>Output value for GPIO4</description>
                            <access>read-write</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_GPIO3</name>
                            <description>Output value for GPIO3</description>
                            <access>read-write</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_GPIO2</name>
                            <description>Output value for GPIO2</description>
                            <access>read-write</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_GPIO1</name>
                            <description>Output value for GPIO1</description>
                            <access>read-write</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_DWL_REQ</name>
                            <description>Output value for  DWL_REQ</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_MISO_M</name>
                            <description>Output value for MISO_M</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_MOSI_M</name>
                            <description>Output value for MOSI_M</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_SCLK_M</name>
                            <description>Output value for SCLK_M</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_NSS_M</name>
                            <description>Output value for NSS_M</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_SDA_M</name>
                            <description>Output Value SDA_M</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_SCL_M</name>
                            <description>Output Value SCL_M</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_IRQ</name>
                            <description>Output value for IRQ</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_ATX_D</name>
                            <description>Output Value ATX_D</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_ATX_C</name>
                            <description>Output Value ATX_C</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_ATX_B</name>
                            <description>Output Value ATX_B</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>PADOUT_ATX_A</name>
                            <description>Output Value ATX_A</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PAD_ATX_A_REG</name>
                    <description>Host if pad: i2c_scl/spi_nss/hsu_rx/usb_dp/smb_cl</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0040</addressOffset>
                    <fields>
                        <field>
                            <name>ATX_A_SLEW_RATE</name>
                            <description>Select Driver Strength for ATX_A</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>ATX_A_PUPD</name>
                            <description>Enable PullUp/Down on ATX_A</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>ATX_A_EN_OUT</name>
                            <description>Enables Output driver for ATX_A</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>ATX_A_EN_IN</name>
                            <description>Enables Input Driver for ATX_A</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PAD_ATX_B_REG</name>
                    <description>Host if pad: i2c_sda/spi_mosi/hsu_tx/usb_dm/smb_da</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0044</addressOffset>
                    <fields>
                        <field>
                            <name>ATX_B_SLEW_RATE</name>
                            <description>Select Driver Strength for ATX_B</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>ATX_B_PUPD</name>
                            <description>Enable PullUp/Down on ATX_B</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>ATX_B_EN_OUT</name>
                            <description>Enables Output driver for ATX_B</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>ATX_B_EN_IN</name>
                            <description>Enables Input Driver for ATX_B</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PAD_ATX_C_REG</name>
                    <description>Host if pad: i2c_adr0/spi_miso/hsu_rts_n/usb-N.A/smbalert</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0048</addressOffset>
                    <fields>
                        <field>
                            <name>ATX_C_SLEW_RATE</name>
                            <description>Select Driver Strength for ATX_C</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>ATX_C_PUPD</name>
                            <description>Enable PullUp/Down on ATX_C</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>ATX_C_EN_OUT</name>
                            <description>Enables Output driver for ATX_C</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>ATX_C_EN_IN</name>
                            <description>Enables Input Driver for ATX_C</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PAD_ATX_D_REG</name>
                    <description>Host if pad: i2cadr1/spi_sck/hsu_cts_n/usb-N.A/smb-N.A</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x004C</addressOffset>
                    <fields>
                        <field>
                            <name>ATX_D_SLEW_RATE</name>
                            <description>Select Driver Strength for ATX_D</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>ATX_D_PUPD</name>
                            <description>Enable PullUp/Down on ATX_D</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>ATX_D_EN_OUT</name>
                            <description>Enables Output driver for ATX_D</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>ATX_D_EN_IN</name>
                            <description>Enables Input Driver for ATX_D</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PADDWL_REQ_REG</name>
                    <description>DWL_REQ pad configuration</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0050</addressOffset>
                    <fields>
                        <field>
                            <name>DWLREQ_SLEW_RATE</name>
                            <description>Select Driver Strength for DWLREQ</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>DWLREQ_PUPD</name>
                            <description>Enable PullUp/Down on DWLREQ</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>DWLREQ_EN_OUT</name>
                            <description>Enables Output driver for DWLREQ</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>DWLREQ_EN_IN</name>
                            <description>Enables Input Driver for DWLREQ</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PAD_INT_AUX_REG</name>
                    <description>INT_AUX pad configuration</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0054</addressOffset>
                    <fields>
                        <field>
                            <name>INT_AUX_ACTIVE_LOW_EN</name>
                            <description>Configures INT_AUX to be interpretted as active low signal</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>INT_AUX_GPIOMODE_EN</name>
                            <description>Puts the INT_AUX PAD in GPIO mode ( By default in I2C mode)</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>INT_AUX_SW_ENABLE</name>
                            <description>Enabling software register control for INT_AUX</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>INT_AUX_SLEW_RATE</name>
                            <description>Select Driver Strength for INT_AUX</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>INT_AUX_PUPD</name>
                            <description>Enable PullUp/Down on INT_AUX</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>INT_AUX_EN_OUT</name>
                            <description>Enables Output driver for INT_AUX</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>INT_AUX_EN_IN</name>
                            <description>Enables Input Driver for INT_AUX</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PAD_IO_AUX_REG</name>
                    <description>IO_AUX pad configuration</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0058</addressOffset>
                    <fields>
                        <field>
                            <name>IO_AUX_GPIOMODE_EN</name>
                            <description>Puts the IO_AUX PAD in GPIO mode ( By default in I2C mode)</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>IO_AUX_SW_ENABLE</name>
                            <description>Enabling software register control for IO_AUX</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>IO_AUX_SLEW_RATE</name>
                            <description>Select Driver Strength for IO_AUX</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>IO_AUX_PUPD</name>
                            <description>Enable PullUp/Down on IO_AUX</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>IO_AUX_EN_OUT</name>
                            <description>Enables Output driver for IO_AUX</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>IO_AUX_EN_IN</name>
                            <description>Enables Input Driver for IO_AUX</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PAD_CLK_AUX_REG</name>
                    <description>CLK_AUX pad configuration</description>
                    <resetValue>0x00000002</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x005C</addressOffset>
                    <fields>
                        <field>
                            <name>CLK_AUX_GPIOMODE_EN</name>
                            <description>Enabling CLK_AUX pad in GPIO mode ( By default in I2C mode)</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>CLK_AUX_SW_ENABLE</name>
                            <description>Enabling software register control for CLK_AUX</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>CLK_AUX_SLEW_RATE</name>
                            <description>Select Driver Strength for CLK_AUX</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>CLK_AUX_PUPD</name>
                            <description>Enable PullUp/Down on CLK_AUX</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>CLK_AUX_EN_OUT</name>
                            <description>Enables Output driver for CLK_AUX</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>CLK_AUX_EN_IN</name>
                            <description>Enables Input Driver for CLK_AUX</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PADIRQ_REG</name>
                    <description>IRQ pad configuration</description>
                    <resetValue>0x00000002</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0060</addressOffset>
                    <fields>
                        <field>
                            <name>IRQ_SLEW_RATE</name>
                            <description>Select Driver Strength for IRQ</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>IRQ_PUPD</name>
                            <description>Enable PullUp/Down on IRQ</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>IRQ_EN_OUT</name>
                            <description>Enables Output driver for IRQ</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>IRQ_EN_IN</name>
                            <description>Enables Input Driver for IRQ</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PADGPIO1_REG</name>
                    <description>GPIO1 pad configuration</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0064</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO1_TEST_EN</name>
                            <description>Indicating that the GPIO 1 pad is giving clock</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>GPIO1_SLEW_RATE</name>
                            <description>Select Driver Strength for GPIO1</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>GPIO1_PUPD</name>
                            <description>Enable PullUp/Down on GPIO1</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>GPIO1_EN_OUT</name>
                            <description>Enables Output driver for GPIO1</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO1_EN_IN</name>
                            <description>Enables Input Driver for GPIO1</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PADGPIO2_REG</name>
                    <description>GPIO2 pad configuration</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0068</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO2_TEST_EN</name>
                            <description>Indicating the GPIO2 pad is giving clock</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>GPIO2_SLEW_RATE</name>
                            <description>Select Driver Strength for GPIO2</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>GPIO2_PUPD</name>
                            <description>Enable PullUp/Down on GPIO2</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>GPIO2_EN_OUT</name>
                            <description>Enables Output driver for GPIO2</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO2_EN_IN</name>
                            <description>Enables Input Driver for GPIO2</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PADGPIO3_REG</name>
                    <description>GPIO3 pad configuration</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x006C</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO3_TEST_EN</name>
                            <description>Indicating the GPIO3 pad is used for testing of clock</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>GPIO3_SLEW_RATE</name>
                            <description>Select Driver Strength for GPIO3</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>GPIO3_PUPD</name>
                            <description>Enable PullUp/Down on GPIO3</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>GPIO3_EN_OUT</name>
                            <description>Enables Output driver for GPIO3</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO3_EN_IN</name>
                            <description>Enables Input Driver for GPIO3</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PADGPIO4_REG</name>
                    <description>GPIO4 pad configuration</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0070</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO4_TEST_EN</name>
                            <description>Indicating the GPIO4 pad is used for testing of clock</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>GPIO4_SLEW_RATE</name>
                            <description>Select Driver Strength for GPIO4</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>GPIO4_PUPD</name>
                            <description>Enable PullUp/Down on GPIO4</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>GPIO4_EN_OUT</name>
                            <description>Enables Output driver for GPIO4</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO4_EN_IN</name>
                            <description>Enables Input Driver for GPIO4</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PADGPIO5_REG</name>
                    <description>GPIO5 pad configuration</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0074</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO5_SLEW_RATE</name>
                            <description>Select Driver Strength for GPIO5</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>GPIO5_PUPD</name>
                            <description>Enable PullUp/Down on GPIO5</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>GPIO5_EN_OUT</name>
                            <description>Enables Output driver for GPIO5</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO5_EN_IN</name>
                            <description>Enables Input Driver for GPIO5</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PADGPIO6_REG</name>
                    <description>GPIO6 pad configuration</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0078</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO6_SLEW_RATE</name>
                            <description>Select Driver Strength for GPIO6</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>GPIO6_PUPD</name>
                            <description>Enable PullUp/Down on GPIO6</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>GPIO6_EN_OUT</name>
                            <description>Enables Output driver for GPIO6</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO6_EN_IN</name>
                            <description>Enables Input Driver for GPIO6</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PADGPIO7_REG</name>
                    <description>GPIO7 pad configuration</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x007C</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO7_SLEW_RATE</name>
                            <description>Select Driver Strength for GPIO7</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>GPIO7_PUPD</name>
                            <description>Enable PullUp/Down on GPIO7</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>GPIO7_EN_OUT</name>
                            <description>Enables Output driver for GPIO7</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO7_EN_IN</name>
                            <description>Enables Input Driver for GPIO7</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PADGPIO8_REG</name>
                    <description>GPIO8 pad configuration</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0080</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO8_SLEW_RATE</name>
                            <description>Select Driver Strength for GPIO8</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>GPIO8_PUPD</name>
                            <description>Enable PullUp/Down on GPIO8</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>GPIO8_EN_OUT</name>
                            <description>Enables Output driver for GPIO8</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO8_EN_IN</name>
                            <description>Enables Input Driver for GPIO8</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PADGPIO9_REG</name>
                    <description>GPIO9 pad configuration</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0084</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO9_SLEW_RATE</name>
                            <description>Select Driver Strength for GPIO9</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>GPIO9_PUPD</name>
                            <description>Enable PullUp/Down on GPIO9</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>GPIO9_EN_OUT</name>
                            <description>Enables Output driver for GPIO9</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO9_EN_IN</name>
                            <description>Enables Input Driver for GPIO9</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PADGPIO10_REG</name>
                    <description>GPIO10 pad configuration</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0088</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO10_SLEW_RATE</name>
                            <description>Select Driver Strength for GPIO10</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>GPIO10_PUPD</name>
                            <description>Enable PullUp/Down on GPIO10</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>GPIO10_EN_OUT</name>
                            <description>Enables Output driver for GPIO10</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO10_EN_IN</name>
                            <description>Enables Input Driver for GPIO10</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PADGPIO11_REG</name>
                    <description>GPIO11 pad configuration</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x008C</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO11_SLEW_RATE</name>
                            <description>Select Driver Strength for GPIO11</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>GPIO11_PUPD</name>
                            <description>Enable PullUp/Down on GPIO11</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>GPIO11_EN_OUT</name>
                            <description>Enables Output driver for GPIO11</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO11_EN_IN</name>
                            <description>Enables Input Driver for GPIO11</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PADGPIO12_REG</name>
                    <description>GPIO12 pad configuration</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0090</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO12_SLEW_RATE</name>
                            <description>Select Driver Strength for GPIO12</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>GPIO12_PUPD</name>
                            <description>Enable PullUp/Down on GPIO12</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>GPIO12_EN_OUT</name>
                            <description>Enables Output driver for GPIO12</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO12_EN_IN</name>
                            <description>Enables Input Driver for GPIO12</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_PADIICM_REG</name>
                    <description>I2C master pad configuration</description>
                    <resetValue>0x00000280</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00A4</addressOffset>
                    <fields>
                        <field>
                            <name>IICM_ENABLE</name>
                            <description>Enabling I2C master, disabling this allows programming I2C master pads as GPIO if IICM_SW_ENABLE =1 ( Software control mode)</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>IICM_SW_ENABLE</name>
                            <description>Enables register control of I2C pads</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>SDA_EN_IN</name>
                            <description>Enables input driver for SDA</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>SDA_EN_OUT</name>
                            <description>Enables output driver for SDA</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>SCL_EN_IN</name>
                            <description>Enables input driver for SCL</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>SCL_EN_OUT</name>
                            <description>Enables output driver for SCL</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>SDA_PUPD</name>
                            <description>Enables pullup/down functionality on SDA</description>
                            <access>read-write</access>
                            <bitRange>[5:4]</bitRange>
                        </field>
                        <field>
                            <name>SCL_PUPD</name>
                            <description>Enables pullup/down functionality on SCL</description>
                            <access>read-write</access>
                            <bitRange>[3:2]</bitRange>
                        </field>
                        <field>
                            <name>SDA_SLEW</name>
                            <description>SDA Slew Rate</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>SCL_SLEW</name>
                            <description>SCL Slew Rate</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_ANA_TX_STANDBY_REG</name>
                    <description>CLIF standby GSN value selection</description>
                    <resetValue>0x0000000F</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00A8</addressOffset>
                    <fields>
                        <field>
                            <name>TX_GSN_SRC_SEL</name>
                            <description>Source of GSN value (0...PCR, 1...CLIF)</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>TX_GSN_CW_SB</name>
                            <description>GSN Value for Standby Mode</description>
                            <access>read-write</access>
                            <bitRange>[3:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_ANA_TXPROT_REG</name>
                    <description>CLIF configuration related to powerdown</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00AC</addressOffset>
                    <fields>
                        <field>
                            <name>RX_PROT_IDDQ</name>
                            <description>Set RX protection to power down for Iddq measurement</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>TXPROT_ENABLE_AUTO_FREEZE</name>
                            <description>Enable automatic freeze during typeB demodulation: typeB_det =1 -&gt; freeze; else -&gt; no freeze</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>TXPROT_LIM_FREEZE</name>
                            <description>freeze limiter impedance, active high</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>TXPROT_PD_VREF</name>
                            <description>power down refernce voltage generation for tx-prot</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>TXPROT_ENABLE</name>
                            <description>enables tx protection</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_SPIM_REG</name>
                    <description>SPIM master pad configuration</description>
                    <resetValue>0x00000040</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00B4</addressOffset>
                    <fields>
                        <field>
                            <name>SPIM_NSS1_EN</name>
                            <description>SPIM master second slave enabled : Slave 1, Slave0 enabled by default.</description>
                            <access>read-write</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>SPIM_MOSI_EN_OUT</name>
                            <description>SW control for SPIM_MOSI ECS</description>
                            <access>read-write</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>SPIM_MISO_EN_OUT</name>
                            <description>SW control for SPIM_MISO ECS</description>
                            <access>read-write</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>SPIM_NSS_EN_OUT</name>
                            <description>SW control for SPIM_NSS ECS</description>
                            <access>read-write</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>SPIM_SCK_EN_OUT</name>
                            <description>SW control for SPIM_SCK ECS</description>
                            <access>read-write</access>
                            <bitRange>[15:15]</bitRange>
                        </field>
                        <field>
                            <name>SPIM_MOSI_EN_IN</name>
                            <description>SW control for SPIM_MOSI ENZI ( ENZI = ~EN_IN)</description>
                            <access>read-write</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>SPIM_MISO_EN_IN</name>
                            <description>SW control for SPIM_MISO ENZI ( ENZI = ~EN_IN)</description>
                            <access>read-write</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>SPIM_NSS_EN_IN</name>
                            <description>SW control for SPIM_NSS ENZI ( ENZI = ~EN_IN)</description>
                            <access>read-write</access>
                            <bitRange>[12:12]</bitRange>
                        </field>
                        <field>
                            <name>SPIM_SCK_EN_IN</name>
                            <description>SW control for SPIM_SCK ENZI ( ENZI = ~EN_IN)</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>SPIM_MISO_EPUD</name>
                            <description>SW control for SPIM_MISO EPUD/EPD</description>
                            <access>read-write</access>
                            <bitRange>[10:9]</bitRange>
                        </field>
                        <field>
                            <name>SPIM_MOSI_EPUD</name>
                            <description>SW control for SPIM_MOSI EPUD/EPD</description>
                            <access>read-write</access>
                            <bitRange>[8:7]</bitRange>
                        </field>
                        <field>
                            <name>SPIM_NSS_EPUD</name>
                            <description>SW control for SPIM_NSS EPUD/EPD</description>
                            <access>read-write</access>
                            <bitRange>[6:5]</bitRange>
                        </field>
                        <field>
                            <name>SPIM_SCK_EPUD</name>
                            <description>SW control for SPIM_SCK EPUD/EPD</description>
                            <access>read-write</access>
                            <bitRange>[4:3]</bitRange>
                        </field>
                        <field>
                            <name>EHS</name>
                            <description>Select dirver strength for SPIM pads</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>SSUP</name>
                            <description>Supply voltage for SPIM pads</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>SPIM_SW_ENABLE</name>
                            <description>Enables Pad configuration for SPI master</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_CTIF_REG</name>
                    <description>CTIF presense detection pull-up</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00B8</addressOffset>
                    <fields>
                        <field>
                            <name>CT_PRES_ENABLE_PUP</name>
                            <description>Value of ct_pres_enable_pup_i coming from CTIF is latched and is used to detect card activity during standby and suspend modes if CTIF is enabled as wakeup source</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_HOSTIF_SAVE1_REG</name>
                    <description>Host interface Tx/RX divider value storage during standby</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00BC</addressOffset>
                    <fields>
                        <field>
                            <name>HSU_TX_DIVIDER</name>
                            <description>TX Divider save (only save reg for stby)</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>HSU_RX_DIVIDER</name>
                            <description>RX Divider save (only save reg for stby)</description>
                            <access>read-write</access>
                            <bitRange>[9:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_HOSTIF_SAVE2_REG</name>
                    <description>Host interface clock value storage during standby</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00C0</addressOffset>
                    <fields>
                        <field>
                            <name>HSU_TX_CLK_CORRECT</name>
                            <description>Clock correction for TX (only save reg for stby)</description>
                            <access>read-write</access>
                            <bitRange>[23:11]</bitRange>
                        </field>
                        <field>
                            <name>HSU_RX_CLK_CORRECT</name>
                            <description>Clock correction for RX (only save reg for stby)</description>
                            <access>read-write</access>
                            <bitRange>[10:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_TXLDO_MON_REG</name>
                    <description>TXLDO sequence management</description>
                    <resetValue>0x00000008</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00C4</addressOffset>
                    <fields>
                        <field>
                            <name>WELL_MNGT</name>
                            <description>TXLDO well mngt</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SRC_5V_MONITOR</name>
                            <description>Input of the 5V monitor.</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>THRES_5V_MONITOR</name>
                            <description>Comparator threshold selector</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>EN_5V_MONITOR</name>
                            <description>Enable the 5V monitor on TVDD</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_BOOT2_REG</name>
                    <description>General Purpose Register 3 for SW</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00C8</addressOffset>
                    <fields>
                        <field>
                            <name>SPARE_CELL3</name>
                            <description>Third set of spare cells.</description>
                            <access>read-write</access>
                            <bitRange>[31:24]</bitRange>
                        </field>
                        <field>
                            <name>BOOT_REASON_ACTIVE_HPD</name>
                            <description>Boot because of coming out of ACTIVE_HPD</description>
                            <access>read-only</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>BOOT_REASON_VBUS_LOW</name>
                            <description>Boot because of VBUS going low in suspend or standby.</description>
                            <access>read-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>SPARE_CELL2</name>
                            <description>Second set of space cells</description>
                            <access>read-write</access>
                            <bitRange>[21:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_GPREG3_REG</name>
                    <description>General Purpose Register 3 for SW</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00CC</addressOffset>
                    <fields>
                        <field>
                            <name>PCR_GPREG3</name>
                            <description>General Purpose Register for SW</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_GPREG4_REG</name>
                    <description>General Purpose Register 4 for SW</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00D0</addressOffset>
                    <fields>
                        <field>
                            <name>PCR_GPREG4</name>
                            <description>General Purpose Register for SW</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_GPREG5_REG</name>
                    <description>General Purpose Register 5 for SW</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00D4</addressOffset>
                    <fields>
                        <field>
                            <name>PCR_GPREG5</name>
                            <description>General Purpose Register for SW</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_GPREG6_REG</name>
                    <description>General Purpose Register 6 for SW</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00D8</addressOffset>
                    <fields>
                        <field>
                            <name>PCR_GPREG6</name>
                            <description>General Purpose Register for SW</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_GPREG7_REG</name>
                    <description>General Purpose Register 7 for SW</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00DC</addressOffset>
                    <fields>
                        <field>
                            <name>PCR_GPREG7</name>
                            <description>General Purpose Register for SW</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_GPIO_INT_ACTIVE_LOW_REG</name>
                    <description>Register to program is gpio interrupts are active low level/ falling edge sensitive</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00E0</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO12_INTR_ACTIVE_LOW</name>
                            <description>Indicates if GPIO12 interrupts are active low/falling edge. 0--&gt; Active_high/Rising edge; 1--&gt; Active_low/falling edge.</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>GPIO11_INTR_ACTIVE_LOW</name>
                            <description>Indicates if GPIO11 interrupts are active low/falling edge. 0--&gt; Active_high/Rising edge; 1--&gt; Active_low/falling edge.</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>GPIO10_INTR_ACTIVE_LOW</name>
                            <description>Indicates if GPIO10 interrupts are active low/falling edge. 0--&gt; Active_high/Rising edge; 1--&gt; Active_low/falling edge.</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>GPIO9_INTR_ACTIVE_LOW</name>
                            <description>Indicates if GPIO9 interrupts are active low/falling edge. 0--&gt; Active_high/Rising edge; 1--&gt; Active_low/falling edge.</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>GPIO8_INTR_ACTIVE_LOW</name>
                            <description>Indicates if GPIO8 interrupts are active low/falling edge. 0--&gt; Active_high/Rising edge; 1--&gt; Active_low/falling edge.</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>GPIO7_INTR_ACTIVE_LOW</name>
                            <description>Indicates if GPIO7 interrupts are active low/falling edge. 0--&gt; Active_high/Rising edge; 1--&gt; Active_low/falling edge.</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>GPIO6_INTR_ACTIVE_LOW</name>
                            <description>Indicates if GPIO6 interrupts are active low/falling edge. 0--&gt; Active_high/Rising edge; 1--&gt; Active_low/falling edge.</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>GPIO5_INTR_ACTIVE_LOW</name>
                            <description>Indicates if GPIO5 interrupts are active low/falling edge. 0--&gt; Active_high/Rising edge; 1--&gt; Active_low/falling edge.</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>GPIO4_INTR_ACTIVE_LOW</name>
                            <description>Indicates if GPIO4 interrupts are active low/falling edge. 0--&gt; Active_high/Rising edge; 1--&gt; Active_low/falling edge.</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>GPIO3_INTR_ACTIVE_LOW</name>
                            <description>Indicates if GPIO3 interrupts are active low/falling edge. 0--&gt; Active_high/Rising edge; 1--&gt; Active_low/falling edge.</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>GPIO2_INTR_ACTIVE_LOW</name>
                            <description>Indicates if GPIO2 interrupts are active low/falling edge. 0--&gt; Active_high/Rising edge; 1--&gt; Active_low/falling edge.</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO1_INTR_ACTIVE_LOW</name>
                            <description>Indicates if GPIO1 interrupts are active low/falling edge. 0--&gt; Active_high/Rising edge; 1--&gt; Active_low/falling edge.</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_GPIO_INT_LEVEL_SENSE_REG</name>
                    <description>Register to program if gpio interrupts are level sensitive</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00E4</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO12_INTR_LEVEL_SENSITIVE</name>
                            <description>Indicates if GPIO12 interrupts are level sensitive/edge sensitive. 0--&gt; Edge sensitive; 1--&gt; Level sensitive.</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>GPIO11_INTR_LEVEL_SENSITIVE</name>
                            <description>Indicates if GPIO11 interrupts are level sensitive/edge sensitive. 0--&gt; Edge sensitive; 1--&gt; Level sensitive.</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>GPIO10_INTR_LEVEL_SENSITIVE</name>
                            <description>Indicates if GPIO10 interrupts are level sensitive/edge sensitive. 0--&gt; Edge sensitive; 1--&gt; Level sensitive.</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>GPIO9_INTR_LEVEL_SENSITIVE</name>
                            <description>Indicates if GPIO9 interrupts are level sensitive/edge sensitive. 0--&gt; Edge sensitive; 1--&gt; Level sensitive.</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>GPIO8_INTR_LEVEL_SENSITIVE</name>
                            <description>Indicates if GPIO8 interrupts are level sensitive/edge sensitive. 0--&gt; Edge sensitive; 1--&gt; Level sensitive.</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>GPIO7_INTR_LEVEL_SENSITIVE</name>
                            <description>Indicates if GPIO7 interrupts are level sensitive/edge sensitive. 0--&gt; Edge sensitive; 1--&gt; Level sensitive.</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>GPIO6_INTR_LEVEL_SENSITIVE</name>
                            <description>Indicates if GPIO6 interrupts are level sensitive/edge sensitive. 0--&gt; Edge sensitive; 1--&gt; Level sensitive.</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>GPIO5_INTR_LEVEL_SENSITIVE</name>
                            <description>Indicates if GPIO5 interrupts are level sensitive/edge sensitive. 0--&gt; Edge sensitive; 1--&gt; Level sensitive.</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>GPIO4_INTR_LEVEL_SENSITIVE</name>
                            <description>Indicates if GPIO4 interrupts are level sensitive/edge sensitive. 0--&gt; Edge sensitive; 1--&gt; Level sensitive.</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>GPIO3_INTR_LEVEL_SENSITIVE</name>
                            <description>Indicates if GPIO3 interrupts are level sensitive/edge sensitive. 0--&gt; Edge sensitive; 1--&gt; Level sensitive.</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>GPIO2_INTR_LEVEL_SENSITIVE</name>
                            <description>Indicates if GPIO2 interrupts are level sensitive/edge sensitive. 0--&gt; Edge sensitive; 1--&gt; Level sensitive.</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO1_INTR_LEVEL_SENSITIVE</name>
                            <description>Indicates if GPIO1 interrupts are level sensitive/edge sensitive. 0--&gt; Edge sensitive; 1--&gt; Level sensitive.</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_GPIO_INT_ACTIVE_BOH_EDGE_REG</name>
                    <description>Register to program if gpio interrupts are both edge sensitive</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00E8</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO12_INTR_BOTH_EDGE_SENSITIVE</name>
                            <description>Indicates if GPIO12 interrupts are both positive and negative edge triggered. 0--&gt; Not both edge triggered; 1--&gt; both positive edge and negative edge triggered.</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>GPIO11_INTR_BOTH_EDGE_SENSITIVE</name>
                            <description>Indicates if GPIO11 interrupts are both positive and negative edge triggered. 0--&gt; Not both edge triggered; 1--&gt; both positive edge and negative edge triggered.</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>GPIO10_INTR_BOTH_EDGE_SENSITIVE</name>
                            <description>Indicates if GPIO10 interrupts are both positive and negative edge triggered. 0--&gt; Not both edge triggered; 1--&gt; both positive edge and negative edge triggered.</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>GPIO9_INTR_BOTH_EDGE_SENSITIVE</name>
                            <description>Indicates if GPIO9 interrupts are both positive and negative edge triggered. 0--&gt; Not both edge triggered; 1--&gt; both positive edge and negative edge triggered.</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>GPIO8_INTR_BOTH_EDGE_SENSITIVE</name>
                            <description>Indicates if GPIO8 interrupts are both positive and negative edge triggered. 0--&gt; Not both edge triggered; 1--&gt; both positive edge and negative edge triggered.</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>GPIO7_INTR_BOTH_EDGE_SENSITIVE</name>
                            <description>Indicates if GPIO7 interrupts are both positive and negative edge triggered. 0--&gt; Not both edge triggered; 1--&gt; both positive edge and negative edge triggered.</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>GPIO6_INTR_BOTH_EDGE_SENSITIVE</name>
                            <description>Indicates if GPIO6 interrupts are both positive and negative edge triggered. 0--&gt; Not both edge triggered; 1--&gt; both positive edge and negative edge triggered.</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>GPIO5_INTR_BOTH_EDGE_SENSITIVE</name>
                            <description>Indicates if GPIO5 interrupts are both positive and negative edge triggered. 0--&gt; Not both edge triggered; 1--&gt; both positive edge and negative edge triggered.</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>GPIO4_INTR_BOTH_EDGE_SENSITIVE</name>
                            <description>Indicates if GPIO4 interrupts are both positive and negative edge triggered. 0--&gt; Not both edge triggered; 1--&gt; both positive edge and negative edge triggered.</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>GPIO3_INTR_BOTH_EDGE_SENSITIVE</name>
                            <description>Indicates if GPIO3 interrupts are both positive and negative edge triggered. 0--&gt; Not both edge triggered; 1--&gt; both positive edge and negative edge triggered.</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>GPIO2_INTR_BOTH_EDGE_SENSITIVE</name>
                            <description>Indicates if GPIO2 interrupts are both positive and negative edge triggered. 0--&gt; Not both edge triggered; 1--&gt; both positive edge and negative edge triggered.</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO1_INTR_BOTH_EDGE_SENSITIVE</name>
                            <description>Indicates if GPIO1 interrupts are both positive and negative edge triggered. 0--&gt; Not both edge triggered; 1--&gt; both positive edge and negative edge triggered.</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_SELECT_SYSTEMCLOCK</name>
                    <description>Register to program the source for system clock</description>
                    <resetValue>0x00000001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00EC</addressOffset>
                    <fields>
                        <field>
                            <name>SELECT_SYSTEMCLOCK</name>
                            <description>Selects the clock source   :: 3&apos;b001...clkHFO (20 MHz) 3&apos;b010...clkUSBPLL/2 (24MHz) 3&apos;b100...clkXtal (27.12MHz) OthersINVALID</description>
                            <access>read-write</access>
                            <bitRange>[2:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_ADV_RFLD_REG</name>
                    <description>Register for configuring advanced RFLD detection FSM</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x00F0</addressOffset>
                    <fields>
                        <field>
                            <name>ADV_RFLD_IBIAS_TIME</name>
                            <description>Ibias Bootup Time</description>
                            <access>read-write</access>
                            <bitRange>[24:20]</bitRange>
                        </field>
                        <field>
                            <name>ADV_RFLD_BYPASS_FREQ_CHECK</name>
                            <description>Bypass the digital frequency check in case of malfunction of frequency check</description>
                            <access>read-write</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>ADV_RFLD_BYPASS</name>
                            <description>Enable Bypass for PreAmplifier. To be set if normal RF Level detector is used for</description>
                            <access>read-write</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>ADV_RFLD_PREAMP_GAIN</name>
                            <description>Gain Seting for PreAmplifier</description>
                            <access>read-write</access>
                            <bitRange>[17:16]</bitRange>
                        </field>
                        <field>
                            <name>ADV_RFLD_CLKREC_TIME</name>
                            <description>Bootup Time for Clock Recovery. Defines time between switching on the Clock Recovery until Frequency Check is enabled</description>
                            <access>read-write</access>
                            <bitRange>[15:12]</bitRange>
                        </field>
                        <field>
                            <name>ADV_RFLD_WAIT_TIME</name>
                            <description>Bootup Time for Advanced RF Level Detector. Defines time between switching on the RF Level Detector until Field is checked.</description>
                            <access>read-write</access>
                            <bitRange>[11:7]</bitRange>
                        </field>
                        <field>
                            <name>ADV_RFLD_SLEEP_TIME</name>
                            <description>Defines the Sleep Time (# LFO cycles) in the polling circuit where the Advanced RF Level Detector is switched off.</description>
                            <access>read-write</access>
                            <bitRange>[6:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_INT_CLR_ENABLE_REG</name>
                    <description>Interrupt clear enable</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FD8</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO12_PAD_HIGH_INT_CLR_ENABLE</name>
                            <description>GPIO12 pad going high interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>GPIO11_PAD_HIGH_INT_CLR_ENABLE</name>
                            <description>GPIO11 pad going high interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>GPIO10_PAD_HIGH_INT_CLR_ENABLE</name>
                            <description>GPIO10 pad going high interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>GPIO9_PAD_HIGH_INT_CLR_ENABLE</name>
                            <description>GPIO9 pad going high interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>GPIO8_PAD_HIGH_INT_CLR_ENABLE</name>
                            <description>GPIO8 pad going high interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>GPIO7_PAD_HIGH_INT_CLR_ENABLE</name>
                            <description>GPIO7 pad going high interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>GPIO6_PAD_HIGH_INT_CLR_ENABLE</name>
                            <description>GPIO6 pad going high interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>GPIO5_PAD_HIGH_INT_CLR_ENABLE</name>
                            <description>GPIO5 pad going high interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>GPIO4_PAD_HIGH_INT_CLR_ENABLE</name>
                            <description>GPIO4 pad going high interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>GPIO3_PAD_HIGH_INT_CLR_ENABLE</name>
                            <description>GPIO3 pad going high interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>GPIO2_PAD_HIGH_INT_CLR_ENABLE</name>
                            <description>GPIO2 pad going high interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>GPIO1_PAD_HIGH_INT_CLR_ENABLE</name>
                            <description>GPIO1 pad going high interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>VBUSP_MON_HIGH_INT_CLR_ENABLE</name>
                            <description>VBUSP monitor going high interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_RFLD_ACT_INT_CLR_ENABLE</name>
                            <description>Clif RF field activity observed interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>VBUS_MON_LOW_INT_CLR_ENABLE</name>
                            <description>VBUS monitor going low interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>VBUSP_MON_LOW_INT_CLR_ENABLE</name>
                            <description>VBUSP monitor going low interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>PVDD_CURLIM_ACT_CLR_ENABLE</name>
                            <description>PVDD current limiter active interrupt clear enable.</description>
                            <access>write-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>TEMPERROR1_INT_CLR_ENABLE</name>
                            <description>Temperature error 1 interrupt  clear enable</description>
                            <access>write-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>TEMPERROR0_INT_CLR_ENABLE</name>
                            <description>Temperature error 0 interrupt  clear enable</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>SUSPEND_DEFAULTED_INT_CLR_ENABLE</name>
                            <description>Suspend defaulted interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SUSPEND_INT_CLR_ENABLE</name>
                            <description>Suspend interrupt clear enable.</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO_INT_CLR_ENABLE</name>
                            <description>GPIO interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_INT_SET_ENABLE_REG</name>
                    <description>Interrupt set enable</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FDC</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO12_PAD_HIGH_INT_SET_ENABLE</name>
                            <description>GPIO12 pad going high interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>GPIO11_PAD_HIGH_INT_SET_ENABLE</name>
                            <description>GPIO11 pad going high interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>GPIO10_PAD_HIGH_INT_SET_ENABLE</name>
                            <description>GPIO10 pad going high interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>GPIO9_PAD_HIGH_INT_SET_ENABLE</name>
                            <description>GPIO9 pad going high interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>GPIO8_PAD_HIGH_INT_SET_ENABLE</name>
                            <description>GPIO8 pad going high interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>GPIO7_PAD_HIGH_INT_SET_ENABLE</name>
                            <description>GPIO7 pad going high interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>GPIO6_PAD_HIGH_INT_SET_ENABLE</name>
                            <description>GPIO6 pad going high interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>GPIO5_PAD_HIGH_INT_SET_ENABLE</name>
                            <description>GPIO5 pad going high interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>GPIO4_PAD_HIGH_INT_SET_ENABLE</name>
                            <description>GPIO4 pad going high interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>GPIO3_PAD_HIGH_INT_SET_ENABLE</name>
                            <description>GPIO3 pad going high interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>GPIO2_PAD_HIGH_INT_SET_ENABLE</name>
                            <description>GPIO2 pad going high interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>GPIO1_PAD_HIGH_INT_SET_ENABLE</name>
                            <description>GPIO1 pad going high interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>VBUSP_MON_HIGH_INT_SET_ENABLE</name>
                            <description>VBUSP monitor going high interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_RFLD_ACT_INT_SET_ENABLE</name>
                            <description>Clif RF field activity observed interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>VBUS_MON_LOW_INT_SET_ENABLE</name>
                            <description>VBUS monitor going low interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>VBUSP_MON_LOW_INT_SET_ENABLE</name>
                            <description>VBUSP monitor going low interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>PVDD_CURLIM_ACT_SET_ENABLE</name>
                            <description>PVDD current limiter active interrupt set enable.</description>
                            <access>write-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>TEMPERROR1_INT_SET_ENABLE</name>
                            <description>Temperature error 1 interrupt  set enable</description>
                            <access>write-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>TEMPERROR0_INT_SET_ENABLE</name>
                            <description>Temperature error 0 interrupt  set enable</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>SUSPEND_DEFAULTED_INT_SET_ENABLE</name>
                            <description>Suspend defaulted interrupt set enable</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SUSPEND_INT_SET_ENABLE</name>
                            <description>Suspend interrupt set enable.</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO_INT_SET_ENABLE</name>
                            <description>GPIO interrupt clear enable</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_INT_STATUS_REG</name>
                    <description>Interrupt status</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x3FE0</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO12_PAD_HIGH_INT_STATUS</name>
                            <description>GPIO12 pad going high interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>GPIO11_PAD_HIGH_INT_STATUS</name>
                            <description>GPIO11 pad going high interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>GPIO10_PAD_HIGH_INT_STATUS</name>
                            <description>GPIO10 pad going high interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>GPIO9_PAD_HIGH_INT_STATUS</name>
                            <description>GPIO9 pad going high interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>GPIO8_PAD_HIGH_INT_STATUS</name>
                            <description>GPIO8 pad going high interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>GPIO7_PAD_HIGH_INT_STATUS</name>
                            <description>GPIO7 pad going high interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>GPIO6_PAD_HIGH_INT_STATUS</name>
                            <description>GPIO6 pad going high interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>GPIO5_PAD_HIGH_INT_STATUS</name>
                            <description>GPIO5 pad going high interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>GPIO4_PAD_HIGH_INT_STATUS</name>
                            <description>GPIO4 pad going high interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>GPIO3_PAD_HIGH_INT_STATUS</name>
                            <description>GPIO3 pad going high interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>GPIO2_PAD_HIGH_INT_STATUS</name>
                            <description>GPIO2 pad going high interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>GPIO1_PAD_HIGH_INT_STATUS</name>
                            <description>GPIO1 pad going high interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>VBUSP_MON_HIGH_INT_STATUS</name>
                            <description>VBUSP monitor going high interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_RFLD_ACT_INT_STATUS</name>
                            <description>Clif RF field activity observed interrupt  status</description>
                            <access>read-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>VBUS_MON_LOW_INT_STATUS</name>
                            <description>VBUS monitor going low interrupt clear status</description>
                            <access>read-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>VBUSP_MON_LOW_INT_STATUS</name>
                            <description>VBUSP monitor going low interrupt clear status</description>
                            <access>read-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>PVDD_CURLIM_ACT_INT_STATUS</name>
                            <description>PVDD current limiter active interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>TEMPERROR1_INT_STATUS</name>
                            <description>Temperature error 1 interrupt  status</description>
                            <access>read-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>TEMPERROR0_INT_STATUS</name>
                            <description>Temperature error 0 interrupt  status</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>SUSPEND_DEFAULTED_INT_STATUS</name>
                            <description>Suspend defaulted interrupt status</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SUSPEND_INT_STATUS</name>
                            <description>Suspend interrupt status.</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO_INT_STATUS</name>
                            <description>GPIO interrupt clear enable</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_INT_ENABLE_REG</name>
                    <description>Interrupt enable</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x3FE4</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO12_PAD_HIGH_INT_ENABLE</name>
                            <description>GPIO12 pad going high interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>GPIO11_PAD_HIGH_INT_ENABLE</name>
                            <description>GPIO11 pad going high interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>GPIO10_PAD_HIGH_INT_ENABLE</name>
                            <description>GPIO10 pad going high interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>GPIO9_PAD_HIGH_INT_ENABLE</name>
                            <description>GPIO9 pad going high interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>GPIO8_PAD_HIGH_INT_ENABLE</name>
                            <description>GPIO8 pad going high interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>GPIO7_PAD_HIGH_INT_ENABLE</name>
                            <description>GPIO7 pad going high interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>GPIO6_PAD_HIGH_INT_ENABLE</name>
                            <description>GPIO6 pad going high interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>GPIO5_PAD_HIGH_INT_ENABLE</name>
                            <description>GPIO5 pad going high interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>GPIO4_PAD_HIGH_INT_ENABLE</name>
                            <description>GPIO4 pad going high interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>GPIO3_PAD_HIGH_INT_ENABLE</name>
                            <description>GPIO3 pad going high interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>GPIO2_PAD_HIGH_INT_ENABLE</name>
                            <description>GPIO2 pad going high interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>GPIO1_PAD_HIGH_INT_ENABLE</name>
                            <description>GPIO1 pad going high interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>VBUSP_MON_HIGH_INT_ENABLE</name>
                            <description>VBUSP monitor going high interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_RFLD_ACT_INT_ENABLE</name>
                            <description>Clif RF field activity observed interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>VBUS_MON_LOW_INT_ENABLE</name>
                            <description>VBUS monitor going low interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>VBUSP_MON_LOW_INT_ENABLE</name>
                            <description>VBUSP monitor going low interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>PVDD_CURLIM_ACT_INT_ENABLE</name>
                            <description>PVDD current limiter active interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>TEMPERROR1_INT_ENABLE</name>
                            <description>Temperature error 1 interrupt  enable</description>
                            <access>read-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>TEMPERROR0_INT_ENABLE</name>
                            <description>Temperature error 0 interrupt  enable</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>SUSPEND_DEFAULTED_INT_ENABLE</name>
                            <description>Suspend defaulted interrupt enable</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SUSPEND_INT_ENABLE</name>
                            <description>Suspend interrupt enable.</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO_INT_ENABLE</name>
                            <description>GPIO interrupt clear enable</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_INT_CLR_STATUS_REG</name>
                    <description>Interrupt clear status</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FE8</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO12_PAD_HIGH_INT_CLR_STATUS</name>
                            <description>GPIO12 pad going high interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>GPIO11_PAD_HIGH_INT_CLR_STATUS</name>
                            <description>GPIO11 pad going high interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>GPIO10_PAD_HIGH_INT_CLR_STATUS</name>
                            <description>GPIO10 pad going high interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>GPIO9_PAD_HIGH_INT_CLR_STATUS</name>
                            <description>GPIO9 pad going high interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>GPIO8_PAD_HIGH_INT_CLR_STATUS</name>
                            <description>GPIO8 pad going high interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>GPIO7_PAD_HIGH_INT_CLR_STATUS</name>
                            <description>GPIO7 pad going high interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>GPIO6_PAD_HIGH_INT_CLR_STATUS</name>
                            <description>GPIO6 pad going high interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>GPIO5_PAD_HIGH_INT_CLR_STATUS</name>
                            <description>GPIO5 pad going high interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>GPIO4_PAD_HIGH_INT_CLR_STATUS</name>
                            <description>GPIO4 pad going high interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>GPIO3_PAD_HIGH_INT_CLR_STATUS</name>
                            <description>GPIO3 pad going high interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>GPIO2_PAD_HIGH_INT_CLR_STATUS</name>
                            <description>GPIO2 pad going high interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>GPIO1_PAD_HIGH_INT_CLR_STATUS</name>
                            <description>GPIO1 pad going high interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>VBUSP_MON_HIGH_INT_CLR_STATUS</name>
                            <description>VBUSP monitor going high interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_RFLD_ACT_INT_CLR_STATUS</name>
                            <description>Clif RF field activity observed interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>VBUS_MON_LOW_INT_CLR_STATUS</name>
                            <description>VBUS monitor going low interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>VBUSP_MON_LOW_INT_CLR_STATUS</name>
                            <description>VBUSP monitor going low interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>PVDD_CURLIM_ACT_CLR_STATUS</name>
                            <description>PVDD current limiter active interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>TEMPERROR1_INT_CLR_STATUS</name>
                            <description>Temperature error 1 interrupt  clear status</description>
                            <access>write-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>TEMPERROR0_INT_CLR_STATUS</name>
                            <description>Temperature error 0 interrupt  clear status</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>SUSPEND_DEFAULTED_INT_CLR_STATUS</name>
                            <description>Suspend defaulted interrupt clear status</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SUSPEND_INT_CLR_STATUS</name>
                            <description>Suspend interrupt clear status.</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO_INT_CLR_STATUS</name>
                            <description>GPIO interrupt clear clear status</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCR_INT_SET_STATUS_REG</name>
                    <description>Interrupt set status</description>
                    <resetValue>0x00000000</resetValue>
                    <access>write-only</access>
                    <addressOffset>0x3FEC</addressOffset>
                    <fields>
                        <field>
                            <name>GPIO12_PAD_HIGH_INT_SET_STATUS</name>
                            <description>GPIO12 pad going high interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>GPIO11_PAD_HIGH_INT_SET_STATUS</name>
                            <description>GPIO11 pad going high interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>GPIO10_PAD_HIGH_INT_SET_STATUS</name>
                            <description>GPIO10 pad going high interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>GPIO9_PAD_HIGH_INT_SET_STATUS</name>
                            <description>GPIO9 pad going high interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>GPIO8_PAD_HIGH_INT_SET_STATUS</name>
                            <description>GPIO8 pad going high interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>GPIO7_PAD_HIGH_INT_SET_STATUS</name>
                            <description>GPIO7 pad going high interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>GPIO6_PAD_HIGH_INT_SET_STATUS</name>
                            <description>GPIO6 pad going high interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>GPIO5_PAD_HIGH_INT_SET_STATUS</name>
                            <description>GPIO5 pad going high interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>GPIO4_PAD_HIGH_INT_SET_STATUS</name>
                            <description>GPIO4 pad going high interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>GPIO3_PAD_HIGH_INT_SET_STATUS</name>
                            <description>GPIO3 pad going high interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>GPIO2_PAD_HIGH_INT_SET_STATUS</name>
                            <description>GPIO2 pad going high interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>GPIO1_PAD_HIGH_INT_SET_STATUS</name>
                            <description>GPIO1 pad going high interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>VBUSP_MON_HIGH_INT_SET_STATUS</name>
                            <description>VBUSP monitor going high interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_RFLD_ACT_INT_SET_STATUS</name>
                            <description>Clif RF field activity observed interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>VBUS_MON_LOW_INT_SET_STATUS</name>
                            <description>VBUS monitor going low interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>VBUSP_MON_LOW_INT_SET_STATUS</name>
                            <description>VBUSP monitor going low interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>PVDD_CURLIM_ACT_SET_STATUS</name>
                            <description>PVDD current limiter active interrupt set status.</description>
                            <access>write-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>TEMPERROR1_INT_SET_STATUS</name>
                            <description>Temperature error 1 interrupt  set status</description>
                            <access>write-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>TEMPERROR0_INT_SET_STATUS</name>
                            <description>Temperature error 0 interrupt  set status</description>
                            <access>write-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>SUSPEND_DEFAULTED_INT_SET_STATUS</name>
                            <description>Suspend defaulted interrupt set status</description>
                            <access>write-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>SUSPEND_INT_SET_STATUS</name>
                            <description>Suspend interrupt set status.</description>
                            <access>write-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>GPIO_INT_SET_STATUS</name>
                            <description>GPIO interrupt clear clear status</description>
                            <access>write-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>CRC</name>
            <description>Cyclic Redunduncy Check</description>
            <baseAddress>0x4000C000</baseAddress>
            <addressBlock>
                <offset>0</offset>
                <size>0x4000</size>
                <usage>registers</usage>
            </addressBlock>
            <registers>
                <!-- 
						-->
                <register>
                    <name>CRC_CONTROL_REG</name>
                    <description>control register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0000</addressOffset>
                    <fields>
                        <field>
                            <name>CRCMOD</name>
                            <description>CRC mode of computation</description>
                            <access>read-write</access>
                            <bitRange>[6:4]</bitRange>
                        </field>
                        <field>
                            <name>CRCINV</name>
                            <description>Invert input data</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>CRC_ENABLE</name>
                            <description>enable crc</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CRC_DAT32_REG</name>
                    <description>data 32 register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0004</addressOffset>
                    <fields>
                        <field>
                            <name>CRCDAT32</name>
                            <description>32 bits CRC value</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CRC_DAT16_REG</name>
                    <description>data 16 register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0008</addressOffset>
                    <fields>
                        <field>
                            <name>CRCDAT16</name>
                            <description>16 bits CRC value</description>
                            <access>read-write</access>
                            <bitRange>[15:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CRC_DAT8_REG</name>
                    <description>data 8 register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x000C</addressOffset>
                    <fields>
                        <field>
                            <name>CRCDAT8</name>
                            <description>8 bits CRC value</description>
                            <access>read-write</access>
                            <bitRange>[7:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CRC_DAT_CALC_REG</name>
                    <description>crc computed register</description>
                    <resetValue>0x0000FFFF</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0010</addressOffset>
                    <fields>
                        <field>
                            <name>CRCDAT_COMPUTED</name>
                            <description>32 bits CRC computed value</description>
                            <access>read-only</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CRC_DAT_PRELOAD_REG</name>
                    <description>preload register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0014</addressOffset>
                    <fields>
                        <field>
                            <name>CRCDAT_PRELOAD</name>
                            <description>32 bits CRC preload value</description>
                            <access>read-write</access>
                            <bitRange>[31:0]</bitRange>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>RNG</name>
            <description>Random Number Generator</description>
            <baseAddress>0x40018000</baseAddress>
            <addressBlock>
                <offset>0</offset>
                <size>0x4000</size>
                <usage>registers</usage>
            </addressBlock>
            <registers>
                <!-- 
						-->
                <register>
                    <name>RNG_STATUS_REG</name>
                    <description>status register</description>
                    <resetValue>0x00008F00</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0000</addressOffset>
                    <fields>
                        <field>
                            <name>RNG</name>
                            <description>RNG number</description>
                            <access>read-only</access>
                            <bitRange>[15:8]</bitRange>
                        </field>
                        <field>
                            <name>RNG_READY</name>
                            <description>high if a new random value is available for read</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>RNG_SEED_ERROR</name>
                            <description>high if TRNG timeout reached. Indicates an error in seeding process.</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>RNG_SEED_READY</name>
                            <description>high if seed process is done and RNG is running, generating a new data every cycle.</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RNG_CONTROL_REG</name>
                    <description>control register</description>
                    <resetValue>0x00002600</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0004</addressOffset>
                    <fields>
                        <field>
                            <name>TRNG_STARTUP_TIME</name>
                            <description>trng startup time to bypass TRNG seed</description>
                            <access>read-write</access>
                            <bitRange>[15:8]</bitRange>
                        </field>
                        <field>
                            <name>RNG_ENABLE</name>
                            <description>enable RNG, used for gating main clock</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>ClockGen</name>
            <description>Clock Gen</description>
            <baseAddress>0x40010000</baseAddress>
            <addressBlock>
                <offset>0</offset>
                <size>0x4000</size>
                <usage>registers</usage>
            </addressBlock>
            <registers>
                <!-- 
						-->
                <register>
                    <name>CLKGEN_STATUS_REG</name>
                    <description>CLKGEN Status Register (RO)</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-only</access>
                    <addressOffset>0x0000</addressOffset>
                    <fields>
                        <field>
                            <name>CLIF_CLOCK_PRESENCE_OK</name>
                            <description>Indicates the status of clkgen_clif_pll_lock2_o signal.</description>
                            <access>read-only</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>XTAL_ACTIVATION_TIMEOUT_ERROR</name>
                            <description>High if timeout for XTAL Activation is reached</description>
                            <access>read-only</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>XTAL_DETECT_OK</name>
                            <description>Indicates the presence of clock signal on clk_xtal if xtal_detect_enable is set.</description>
                            <access>read-only</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>XTAL_OSC_OK</name>
                            <description>MRA2 Only - high to indicate the clock is ready</description>
                            <access>read-only</access>
                            <bitRange>[23:23]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_LOCK_OVERRIDEN</name>
                            <description>MRA2 Only - NFCC1036 - High if pll_lock2 OR pll_bypass_lock2 is high</description>
                            <access>read-only</access>
                            <bitRange>[22:22]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_CLK_IN_DETECT_DONE</name>
                            <description>High if detection is done.</description>
                            <access>read-only</access>
                            <bitRange>[21:21]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_CLK_IN_OK</name>
                            <description>PLL input clok detector ok signal. High if clk_in is present</description>
                            <access>read-only</access>
                            <bitRange>[20:20]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_LOCK2</name>
                            <description>Lock detector Output for 2nd PLL</description>
                            <access>read-only</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_LOCK1</name>
                            <description>Lock detector Output for 1st PLL. If lock1 is high then PLL2 should be enabled.</description>
                            <access>read-only</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>XTAL_OK</name>
                            <description>High if XTAL Oscillator is Activated</description>
                            <access>read-only</access>
                            <bitRange>[17:17]</bitRange>
                        </field>
                        <field>
                            <name>XTAL_ENABLED</name>
                            <description>High if XTAL Oscillator is Enabled</description>
                            <access>read-only</access>
                            <bitRange>[16:16]</bitRange>
                        </field>
                        <field>
                            <name>CLK_IN_EDGES_COUNTER</name>
                            <description>Input Clock Edges Counter Value</description>
                            <access>read-only</access>
                            <bitRange>[15:8]</bitRange>
                        </field>
                        <field>
                            <name>CLK_IN_DETECT_DONE</name>
                            <description>High if USB_PLL Input Clock is Detected</description>
                            <access>read-only</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>CLK_IN_OK</name>
                            <description>USB_PLL Input Clock Detector OK Status. High if CLK_IN is Present</description>
                            <access>read-only</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_FR</name>
                            <description>USB_PLL Free Running Detector Status</description>
                            <access>read-only</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_PACK</name>
                            <description>USB_PLL Post-Divider Ratio Change Acknowledge</description>
                            <access>read-only</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_NACK</name>
                            <description>USB_PLL Pre-Divider Ratio Change Acknowledge</description>
                            <access>read-only</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_MACK</name>
                            <description>USB_PLL Feedback Divider Ratio Change Acknowledge</description>
                            <access>read-only</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_LOCK_OVERRIDEN</name>
                            <description>USB_PLL Lock Overriden Status. High if CLKGEN_STATUS_REG.USB_PLL_lock or CLKGEN_USB_PLL_GLOBAL_CONTROL_REG.USB_PLL_lock_bypass is high.</description>
                            <access>read-only</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_LOCK</name>
                            <description>USB_PLL Lock Status</description>
                            <access>read-only</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLKGEN_HFO_XTAL_REG</name>
                    <description>CLKGEN HFO and XTAL Control Register (RW)</description>
                    <resetValue>0x00FFF001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0004</addressOffset>
                    <fields>
                        <field>
                            <name>XTAL_ACTIVATION_TIMEOUT</name>
                            <description>Set the XTAL Activation Timeout Value (in LFO Clock Cycles + 8) - default value &gt; 10ms</description>
                            <access>read-write</access>
                            <bitRange>[23:12]</bitRange>
                        </field>
                        <field>
                            <name>XTAL_DETECT_ENABLE</name>
                            <description>Enable the XTAL output clock presence detection if clk_in_detect_enable is low.</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>XTAL_SPARE3</name>
                            <description>Controls XTAL Spare3</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>XTAL_SPARE2</name>
                            <description>Controls XTAL Spare2</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>XTAL_SPARE1</name>
                            <description>Controls XTAL Spare1</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>XTAL_SPARE0</name>
                            <description>Controls XTAL Pull Down if XTAL_CONTROL_SW=&apos;1&apos;</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>XTAL_VOLTAGE_MUX_CLOCK</name>
                            <description>Controls XTAL Voltage Mux</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>XTAL_SEL_EXTERNAL_CLOCK</name>
                            <description>Controls XTAL External Clock Selection if XTAL_CONTROL_SW=&apos;1&apos;</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>XTAL_ENABLE</name>
                            <description>Controls XTAL Enable if XTAL_CONTROL_SW=&apos;1&apos;</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>XTAL_ENABLE_KICK</name>
                            <description>Controls XTAL Enable Kick if XTAL_CONTROL_SW=&apos;1&apos;</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>XTAL_BYPASS</name>
                            <description>Controls XTAL Bypass if XTAL_CONTROL_SW=&apos;1&apos;</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>XTAL_CONTROL_SW</name>
                            <description>High to control the XTAL Oscilator by SW</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>HFO_ENABLE</name>
                            <description>Enables the HFO (Activated by default)</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLKGEN_USB_PLL_CONTROL_REG</name>
                    <description>CLKGEN USB_PLL Control Register</description>
                    <resetValue>0x00F90001</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x000C</addressOffset>
                    <fields>
                        <field>
                            <name>USB_PLL_MNPSEL</name>
                            <description>M,N,P selection values for the Soft Decoder: When Low, M=600,N=113,P=3 and when high, M=92,N=13,P=4</description>
                            <access>read-write</access>
                            <bitRange>[30:30]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_CLKOUT_SELECT</name>
                            <description>Selects the Output Clock</description>
                            <access>read-write</access>
                            <bitRange>[29:28]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_REF_CLK_SELECT</name>
                            <description>Selects the reference clock for USB PLL</description>
                            <access>read-write</access>
                            <bitRange>[27:26]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_LOCK_BYPASS</name>
                            <description>Bypass the USB_PLL Lock Output Status. Set to &apos;1&apos; the CLKGEN_STATUS_REG.USB_PLL_lock_overriden status bit.</description>
                            <access>read-write</access>
                            <bitRange>[25:25]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_MNP_DEC_SELECTION</name>
                            <description>When High, M,N,P divider ratio are not coming from the Soft Decoder but from the CLKGEN_USB_PLL_MDEC_WO_SOFTDEC and CLKGEN_USB_PLL_NDEC_PDEC_WO_SOFTDEC registers</description>
                            <access>read-write</access>
                            <bitRange>[24:24]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_INSELP</name>
                            <description>Select the Bandwidth (don&apos;t care if USB_PLL_BANDSEL=&apos;0&apos;)</description>
                            <access>read-write</access>
                            <bitRange>[23:19]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_INSELI</name>
                            <description>Select the Bandwidth (don&apos;t care if USB_PLL_BANDSEL=&apos;0&apos;)</description>
                            <access>read-write</access>
                            <bitRange>[18:15]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_INSELR</name>
                            <description>Select the Bandwidth (don&apos;t care if USB_PLL_BANDSEL=&apos;0&apos;)</description>
                            <access>read-write</access>
                            <bitRange>[14:11]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_BANDSEL</name>
                            <description>Bandwidth Adjustement (to modify externally the bandwidth of the USB_PLL)</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_PREQ</name>
                            <description>USB_PLL Post-Divider Ratio Change Request</description>
                            <access>read-write</access>
                            <bitRange>[9:9]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_NREQ</name>
                            <description>USB_PLL Pre-Divider Ratio Change Request</description>
                            <access>read-write</access>
                            <bitRange>[8:8]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_MREQ</name>
                            <description>USB_PLL Feedback Divider Ratio Change Request</description>
                            <access>read-write</access>
                            <bitRange>[7:7]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_FRM</name>
                            <description>USB_PLL Free Running Mode</description>
                            <access>read-write</access>
                            <bitRange>[6:6]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_SKEW_EN</name>
                            <description>USB_PLL Skew Mode</description>
                            <access>read-write</access>
                            <bitRange>[5:5]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_DIRECTO</name>
                            <description>Bypass of the USB_PLL Post-Divider</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_DIRECTI</name>
                            <description>Bypass of the USB_PLL Pre-Divider</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_BYPASS</name>
                            <description>Bypass of the USB_PLL (clkout=clkin)</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_CLKEN</name>
                            <description>Enable the USB_PLL Output Clock</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>USB_PLL_PD</name>
                            <description>USB_PLL Into Power Down</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLKGEN_USB_PLL_MDEC_WO_SOFTDEC_REG</name>
                    <description>CLKGEN M Dividers Ratio Values Register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0010</addressOffset>
                    <fields>
                        <field>
                            <name>USB_MDEC_WO_SOFTDEC</name>
                            <description>Divider Ratio Code for M-divider when Soft Decoder is not used</description>
                            <access>read-write</access>
                            <bitRange>[16:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLKGEN_USB_PLL_NDEC_PDEC_WO_SOFTDEC_REG</name>
                    <description>CLKGEN N and P Dividers Ratio Values Register</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0014</addressOffset>
                    <fields>
                        <field>
                            <name>USB_PDEC_WO_SOFTDEC</name>
                            <description>Divider Ratio Code for P-divider when Soft Decoder is not used</description>
                            <access>read-write</access>
                            <bitRange>[15:10]</bitRange>
                        </field>
                        <field>
                            <name>USB_NDEC_WO_SOFTDEC</name>
                            <description>Divider Ratio Code for N-divider when Soft Decoder is not used</description>
                            <access>read-write</access>
                            <bitRange>[9:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLKGEN_CLIF_PLL1_CONTROL_REG</name>
                    <description>Clif pll usage configurations</description>
                    <resetValue>0x02E3B190</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0018</addressOffset>
                    <fields>
                        <field>
                            <name>CLIF_PLL_LIMUP_OFF1</name>
                            <description>Pulse Limiter for CLIF_PLL 1</description>
                            <access>read-write</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_FREQ_LIM1</name>
                            <description>Frequency Limiter for CLIF_PLL 1</description>
                            <access>read-write</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_SELP1</name>
                            <description>pins to select the BW of CLIF_PLL 1</description>
                            <access>read-write</access>
                            <bitRange>[25:24]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_SELI1</name>
                            <description>pins to select the BW of CLIF_PLL 1</description>
                            <access>read-write</access>
                            <bitRange>[23:22]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_SELR1</name>
                            <description>pins to select the BW of CLIF_PLL 1</description>
                            <access>read-write</access>
                            <bitRange>[21:20]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_FUNC_TEST2_P1</name>
                            <description>Enable functional CLIF_PLL chain test of divider P1</description>
                            <access>read-write</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_FUNC_TEST1_P1</name>
                            <description>Enable functional divider test of divider P1</description>
                            <access>read-write</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_DIVP1</name>
                            <description>Feedback divider ratio P1</description>
                            <access>read-write</access>
                            <bitRange>[17:12]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_FUNC_TEST2_M1</name>
                            <description>Enable functional CLIF_PLL test chain of divider M1</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_FUNC_TEST1_M1</name>
                            <description>Enable functional divider test of divider M1</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_DIVM1</name>
                            <description>Feedback divider ratio M1</description>
                            <access>read-write</access>
                            <bitRange>[9:3]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_BYPASS_LOCK1</name>
                            <description>Bypass of Lock1</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_FUNC_TEST2_LOCK1</name>
                            <description>Enable functional CLIF_PLL test chain of lock detector 1</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_FUNC_TEST1_LOCK1</name>
                            <description>Enable functional divider test of lock detector 1</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLKGEN_CLIF_PLL2_CONTROL_REG</name>
                    <description>Clif pll usage configurations</description>
                    <resetValue>0x02E121E0</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x001C</addressOffset>
                    <fields>
                        <field>
                            <name>CLIF_PLL_LIMUP_OFF2</name>
                            <description>Pulse Limiter for CLIF_PLL 2</description>
                            <access>read-write</access>
                            <bitRange>[27:27]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_FREQ_LIM2</name>
                            <description>Frequency Limiter for CLIF_PLL 2</description>
                            <access>read-write</access>
                            <bitRange>[26:26]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_SELP2</name>
                            <description>pins to select the BW of CLIF_PLL 2</description>
                            <access>read-write</access>
                            <bitRange>[25:24]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_SELI2</name>
                            <description>pins to select the BW of CLIF_PLL 2</description>
                            <access>read-write</access>
                            <bitRange>[23:22]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_SELR2</name>
                            <description>pins to select the BW of CLIF_PLL 2</description>
                            <access>read-write</access>
                            <bitRange>[21:20]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_FUNC_TEST2_P2</name>
                            <description>Enable functional CLIF_PLL chain test of divider P2</description>
                            <access>read-write</access>
                            <bitRange>[19:19]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_FUNC_TEST1_P2</name>
                            <description>Enable functional divider test of divider P2</description>
                            <access>read-write</access>
                            <bitRange>[18:18]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_DIVP2</name>
                            <description>Feedback divider ratio P2</description>
                            <access>read-write</access>
                            <bitRange>[17:12]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_FUNC_TEST2_M2</name>
                            <description>Enable functional CLIF_PLL test chain of divider M2</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_FUNC_TEST1_M2</name>
                            <description>Enable functional divider test of divider M2</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_DIVM2</name>
                            <description>Feedback divider ratio M2</description>
                            <access>read-write</access>
                            <bitRange>[9:3]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_BYPASS_LOCK2</name>
                            <description>Bypass of Lock2</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_FUNC_TEST2_LOCK2</name>
                            <description>Enable functional CLIF_PLL test chain of lock detector 2</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_FUNC_TEST1_LOCK2</name>
                            <description>Enable functional divider test of lock detector 2</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLKGEN_CLIF_PLL_GLOBAL_CONTROL_REG</name>
                    <description>Clif pll integration configurations</description>
                    <resetValue>0x000000C8</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0020</addressOffset>
                    <fields>
                        <field>
                            <name>CLIF_PLL_CLK_IN_OK_BYPASS</name>
                            <description>CLIF pll clk_in detection override</description>
                            <access>read-write</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_REF_CLK_SELECT</name>
                            <description>CLIF_PLL input clock selector. 00:clk; 01: clk_xtal; 10:clk_hfo_40; 11: clock recovery</description>
                            <access>read-write</access>
                            <bitRange>[13:12]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_ENABLE_TESTOUT</name>
                            <description>high to enable the CLIF_PLL output to be on the SMX_IF_pad. Low for HiZ</description>
                            <access>read-write</access>
                            <bitRange>[11:11]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_CLK_DETECT_ENABLE</name>
                            <description>Enables CLIF_PLL input clock detector (clk_in). Higher prio than xtal_detect_enable.</description>
                            <access>read-write</access>
                            <bitRange>[10:10]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_INPUT_FREQ_SEL</name>
                            <description>Select input frequency for the CLIF_PLL: 13, 19,2, 24, 26, 38.4 or 52MHz</description>
                            <access>read-write</access>
                            <bitRange>[9:7]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_CLOCK_SELECT</name>
                            <description>00: CLIF_PLL output clock 2; 01:xtal clock;10: CLIF_PLL output clock;11: CLIF_PLL input clock</description>
                            <access>read-write</access>
                            <bitRange>[6:5]</bitRange>
                        </field>
                        <field>
                            <name>PLL_INPUT_BUFFER_BYPASS</name>
                            <description>high to bypass PLL input buffer( the buffer for clock going into USB pll and intPLL)</description>
                            <access>read-write</access>
                            <bitRange>[4:4]</bitRange>
                        </field>
                        <field>
                            <name>PLL_INPUT_BUFFER_ENABLE</name>
                            <description>Enable the PLL Input Buffer ( the buffer for clock going into USB pll and intPLL)</description>
                            <access>read-write</access>
                            <bitRange>[3:3]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_FUNC_TEST_N1</name>
                            <description>Enable functional divider test and CLIF_PLL test chain of divider M1</description>
                            <access>read-write</access>
                            <bitRange>[2:2]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_DIVN1</name>
                            <description>Pre-divider selection</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>CLIF_PLL_ENABLE</name>
                            <description>Enable the CLIF_PLL</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLKGEN_INPUT_CLOCK_DETECTOR_CONTROL_REG</name>
                    <description>CLKGEN Input clock Detector Control Register</description>
                    <resetValue>0x0000100D</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x0024</addressOffset>
                    <fields>
                        <field>
                            <name>USB_PLL_CLK_IN_OK_BYPASS</name>
                            <description>usb pll clk_in detection override</description>
                            <access>read-write</access>
                            <bitRange>[14:14]</bitRange>
                        </field>
                        <field>
                            <name>USB_CLK_DETECT_ENABLE</name>
                            <description>Divider Ratio Code for P-divider when Soft Decoder is not used</description>
                            <access>read-write</access>
                            <bitRange>[13:13]</bitRange>
                        </field>
                        <field>
                            <name>INPUT_USB_CLOCK_EDGES_NUMBER</name>
                            <description>Divider Ratio Code for N-divider when Soft Decoder is not used</description>
                            <access>read-write</access>
                            <bitRange>[12:5]</bitRange>
                        </field>
                        <field>
                            <name>DETECTION_WINDOW_LENGTH</name>
                            <description>Divider Ratio Code for N-divider when Soft Decoder is not used</description>
                            <access>read-write</access>
                            <bitRange>[4:0]</bitRange>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CLKGEN_CLOCK_PRESENCE_BYPASS_REG</name>
                    <description>Clock presense for clif_pll</description>
                    <resetValue>0x00000000</resetValue>
                    <access>read-write</access>
                    <addressOffset>0x002C</addressOffset>
                    <fields>
                        <field>
                            <name>CLOCK_PRESENCE_BYPASS_VAL</name>
                            <description>Value to apply to clif_pll_lock2_o signal when corresponding enable bit is set.</description>
                            <access>read-write</access>
                            <bitRange>[1:1]</bitRange>
                        </field>
                        <field>
                            <name>CLOCK_PRESENCE_BYPASS_ENABLE</name>
                            <description>Enables to bypass the clif_pll_lock2_o signal to the value stored in clock_presence_bypass_val</description>
                            <access>read-write</access>
                            <bitRange>[0:0]</bitRange>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
    </peripherals>
</device>