I 000048 55 2565          1305995621169 ALU_arh
(_unit VHDL (alu 0 5 (alu_arh 0 13 ))
	(_version v147)
	(_time 1305995621170 2011.05.21 19:33:41)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 3237303763646324313c716966)
	(_entity
		(_time 1305995621167)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_process
			(ALU(_architecture 0 0 17 (_process (_simple)(_target(5)(6)(7)(8)(3)(4))(_sensitivity(0)(1)(2))(_read(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
	)
	(_model . ALU_arh 1 -1
	)
)
I 000048 55 2736          1305995792737 ALU_arh
(_unit VHDL (alu 0 5 (alu_arh 0 13 ))
	(_version v147)
	(_time 1305995792738 2011.05.21 19:36:32)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 64366464333235726767273f30)
	(_entity
		(_time 1305995621166)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_process
			(ALU(_architecture 0 0 17 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(0)(1)(2))(_read(5)(6)(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000049 55 5736          1305995854673 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 17 ))
	(_version v147)
	(_time 1305995854674 2011.05.21 19:37:34)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 50055053510757465052450a52)
	(_entity
		(_time 1305995854665)
	)
	(_component
		(Reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 30 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 31 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 33 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 52 (_component Reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((A_mem)(B))
		)
		(_use (_implicit)
			(_port
				((Semn)(Semn))
				((A)(A))
				((A_mem)(A_mem))
			)
		)
	)
	(_instantiation Calc 0 53 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(B))
			((B)(A))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_inout (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1319 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1319 0 47 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((A)(Operand)))(_target(8))(_sensitivity(0)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(1(d_7_0)))(_sensitivity(7)(0)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . Arh_Calc 3 -1
	)
)
I 000049 55 5736          1305995857734 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 17 ))
	(_version v147)
	(_time 1305995857735 2011.05.21 19:37:37)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 42171740411545544240571840)
	(_entity
		(_time 1305995854664)
	)
	(_component
		(Reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 30 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 31 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 33 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 52 (_component Reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((A_mem)(B))
		)
		(_use (_implicit)
			(_port
				((Semn)(Semn))
				((A)(A))
				((A_mem)(A_mem))
			)
		)
	)
	(_instantiation Calc 0 53 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(B))
			((B)(A))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_inout (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1319 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1319 0 47 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((A)(Operand)))(_target(8))(_sensitivity(0)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(1(d_7_0)))(_sensitivity(7)(0)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . Arh_Calc 3 -1
	)
)
I 000048 55 2736          1305995857833 ALU_arh
(_unit VHDL (alu 0 5 (alu_arh 0 13 ))
	(_version v147)
	(_time 1305995857834 2011.05.21 19:37:37)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9fcac8909ac9ce899c9cdcc4cb)
	(_entity
		(_time 1305995621166)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_process
			(ALU(_architecture 0 0 17 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(0)(1)(2))(_read(5)(6)(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000054 55 1722          1305995857967 arch_div_frec
(_unit VHDL (div_frec 0 6 (arch_div_frec 0 13 ))
	(_version v147)
	(_time 1305995857968 2011.05.21 19:37:37)
	(_source (\./src/div_frec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 2c7e2828767a7e397b223a777f)
	(_entity
		(_time 1305995857965)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk_div ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal clk_div_afis ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{24~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 24)(i 0))))))
		(_port (_internal cnt_port ~STD_LOGIC_VECTOR{24~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{24~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 24)(i 0))))))
		(_variable (_internal cnt ~STD_LOGIC_VECTOR{24~downto~0}~13 0 16 (_process 0 (_string \"0000000000000000000000000"\))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . arch_div_frec 1 -1
	)
)
I 000055 55 2063          1305995858067 arch_convertor
(_unit VHDL (convertor 0 6 (arch_convertor 0 12 ))
	(_version v147)
	(_time 1305995858068 2011.05.21 19:37:38)
	(_source (\./src/zecimal_bcd.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 89db8a87d6de889e8d899cd2da)
	(_entity
		(_time 1305995858065)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_zecimal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal led_neg ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal p_nr_zecimal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal p_nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_process 0 )))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686274 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 50528770 33686018 )
		(33686018 50528770 33686018 33686018 )
		(50528770 33686018 33686018 33686018 )
	)
	(_model . arch_convertor 1 -1
	)
)
I 000044 55 1940          1305995858171 reg
(_unit VHDL (reg_mem 0 5 (reg 0 14 ))
	(_version v147)
	(_time 1305995858172 2011.05.21 19:37:38)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code f6a5f4a6f5a1a5e3a1a1b2aca2)
	(_entity
		(_time 1305995858169)
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 6 \5.0 ns\ (_entity ((ns 4617315517961601024)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out (_string \"0000000000000000"\)))))
		(_signal (_internal CLK ~extSTD.STANDARD.BIT 0 15 (_architecture (_uni )(_event))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__19(_architecture 1 0 19 (_process (_simple)(_target(2))(_sensitivity(0)(3))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . reg 2 -1
	)
)
I 000054 55 4647          1305995858312 arch_afisoare
(_unit VHDL (afisoare 0 6 (arch_afisoare 0 14 ))
	(_version v147)
	(_time 1305995858313 2011.05.21 19:37:38)
	(_source (\./src/afisoare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 83d1838d86d4de948680c5d9d3)
	(_entity
		(_time 1305995858310)
	)
	(_component
		(div_frec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk_div ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal clk_div_afis ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23 (_entity (_out ))))
			)
		)
		(convertor
			(_object
				(_port (_internal nr_zecimal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal led_neg ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation P1 0 29 (_component div_frec )
		(_port
			((clk)(clk))
			((clk_div)(clk_div))
			((clk_div_afis)(clk_div_afis2))
		)
		(_use (_entity . div_frec)
		)
	)
	(_instantiation P2 0 30 (_component convertor )
		(_port
			((nr_zecimal)(nr_zecimal1))
			((led_neg)(led_neg))
			((nr_BCD)(s_nr_BCD))
		)
		(_use (_entity . convertor)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_zecimal1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9 (_entity (_out ))))
		(_port (_internal led_neg ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clk_div ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal s_nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~134 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clk_div_afis2 ~STD_LOGIC_VECTOR{1~downto~0}~136 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal segment7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_process 0 (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal p_anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_process 0 (_string \"0000"\))))
		(_process
			(P4(_architecture 0 0 31 (_process (_simple)(_target(2)(4))(_sensitivity(7))(_read(6(d_15_12))(6(d_11_8))(6(d_7_4))(6(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
		(33751811 )
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33686018 50528770 )
		(50463235 50529027 )
		(33751554 50463490 )
		(33686018 50463491 )
		(50463235 50463235 )
		(33686274 50463235 )
		(33686274 50463234 )
		(50463234 50529027 )
		(33686018 50463234 )
		(33686018 50463235 )
		(50529027 50529027 )
		(50463491 )
		(50528771 )
		(50529027 )
	)
	(_model . arch_afisoare 1 -1
	)
)
I 000049 55 5671          1305995865420 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 17 ))
	(_version v147)
	(_time 1305995865421 2011.05.21 19:37:45)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 4c1f1b4e1e1b4b5a4c4e59164e)
	(_entity
		(_time 1305995854664)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 30 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 31 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 33 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 52 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((A_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 53 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(B))
			((B)(A))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_inout (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1319 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1319 0 47 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((A)(Operand)))(_target(8))(_sensitivity(0)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(1(d_7_0)))(_sensitivity(7)(0)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . Arh_Calc 3 -1
	)
)
I 000049 55 5649          1305995989215 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 17 ))
	(_version v147)
	(_time 1305995989216 2011.05.21 19:39:49)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d785d485d180d0c1d7d5c28dd5)
	(_entity
		(_time 1305995854664)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 30 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 31 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 33 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 52 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((A_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 53 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(B))
			((B)(A))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_inout (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1319 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1319 0 47 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(1(d_7_0)))(_sensitivity(7)(0)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . Arh_Calc 3 -1
	)
)
I 000044 55 1940          1305996070620 reg
(_unit VHDL (reg_mem 0 5 (reg 0 14 ))
	(_version v147)
	(_time 1305996070621 2011.05.21 19:41:10)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code d1d68683d58682c48686958b85)
	(_entity
		(_time 1305996070618)
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 6 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out (_string \"0000000000000000"\)))))
		(_signal (_internal CLK ~extSTD.STANDARD.BIT 0 15 (_architecture (_uni )(_event))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__19(_architecture 1 0 19 (_process (_simple)(_target(2))(_sensitivity(3)(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . reg 2 -1
	)
)
I 000049 55 5649          1305996074291 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 17 ))
	(_version v147)
	(_time 1305996074292 2011.05.21 19:41:14)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 32356537316535243230276830)
	(_entity
		(_time 1305995854664)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 30 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 31 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 33 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 52 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((A_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 53 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(B))
			((B)(A))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_inout (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1319 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1319 0 47 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(1(d_7_0)))(_sensitivity(7)(0)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . Arh_Calc 3 -1
	)
)
I 000044 55 1933          1305996307140 reg
(_unit VHDL (reg_mem 0 5 (reg 0 14 ))
	(_version v147)
	(_time 1305996307141 2011.05.21 19:45:07)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code c1979294c59692d496cf859b95)
	(_entity
		(_time 1305996070617)
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 6 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out (_string \"0000000000000000"\)))))
		(_signal (_internal CLK ~extSTD.STANDARD.BIT 0 15 (_architecture (_uni )(_event))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__19(_architecture 1 0 19 (_process (_simple)(_target(2))(_sensitivity(3)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . reg 2 -1
	)
)
I 000049 55 5124          1305996343871 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 17 ))
	(_version v147)
	(_time 1305996343872 2011.05.21 19:45:43)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 34316631316333223430216e36)
	(_entity
		(_time 1305995854664)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 30 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 31 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 33 (_entity (_out (_string \"0000000000000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 50 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((A_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 51 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(B))
			((B)(Operand))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_inout (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 30 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 45 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1317 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1317 0 47 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000044 55 2242          1305997137825 reg
(_unit VHDL (reg_mem 0 5 (reg 0 16 ))
	(_version v147)
	(_time 1305997137826 2011.05.21 19:58:57)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code a3a1a6f4a5f4f0b6f4f4e7f9f7)
	(_entity
		(_time 1305997137823)
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 6 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~124 0 12 (_entity (_out (_string \"00000000"\)))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(3(d_7_0))(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(16843009 )
	)
	(_model . reg 1 -1
	)
)
I 000044 55 2284          1305997238143 reg
(_unit VHDL (reg_mem 0 5 (reg 0 16 ))
	(_version v147)
	(_time 1305997238144 2011.05.21 20:00:38)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 782b2c79752f2b6d2f2c3c222c)
	(_entity
		(_time 1305997137822)
	)
	(_object
		(_generic (_internal delay ~extSTD.STANDARD.TIME 0 6 \1.0 ns\ (_entity ((ns 4607182418800017408)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~124 0 12 (_entity (_out (_string \"00000000"\)))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(3(d_7_0))(3)(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(16843009 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg 1 -1
	)
)
I 000044 55 2111          1305997404197 reg
(_unit VHDL (reg_mem 0 5 (reg 0 13 ))
	(_version v147)
	(_time 1305997404198 2011.05.21 20:03:24)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 27262d23257074327029637d73)
	(_entity
		(_time 1305997404195)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3(d_7_0))(3)(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(16843009 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg 1 -1
	)
)
I 000049 55 5827          1305997451101 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 17 ))
	(_version v147)
	(_time 1305997451102 2011.05.21 20:04:11)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 55520056510252435553400f57)
	(_entity
		(_time 1305995854664)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 28 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 29 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 30 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 31 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 32 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 48 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 49 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_inout (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 28 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 43 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000049 55 5827          1305997695046 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 17 ))
	(_version v147)
	(_time 1305997695047 2011.05.21 20:08:15)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 47154c45411040514741521d45)
	(_entity
		(_time 1305995854664)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 28 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 29 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 30 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 31 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 32 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 48 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 49 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_inout (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 28 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 43 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000048 55 2728          1305998467594 ALU_arh
(_unit VHDL (alu 0 5 (alu_arh 0 13 ))
	(_version v147)
	(_time 1305998467595 2011.05.21 20:21:07)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 0b5c080d0a5d5a1d080848505f)
	(_entity
		(_time 1305995621166)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_process
			(ALU(_architecture 0 0 17 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(0)(1)(2))(_read(5)(6)(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000049 55 5827          1305998471336 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 17 ))
	(_version v147)
	(_time 1305998471337 2011.05.21 20:21:11)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code abffa8fcf8fcacbdabadbef1a9)
	(_entity
		(_time 1305995854664)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 28 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 29 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 30 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 31 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 32 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 48 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 49 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_inout (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 28 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 43 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000048 55 2728          1305998665747 ALU_arh
(_unit VHDL (alu 0 5 (alu_arh 0 13 ))
	(_version v147)
	(_time 1305998665748 2011.05.21 20:24:25)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 14431d13434245021717574f40)
	(_entity
		(_time 1305995621166)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_process
			(ALU(_architecture 0 0 17 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(0)(1)(2))(_read(5)(6)(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 2728          1305998714613 ALU_arh
(_unit VHDL (alu 0 5 (alu_arh 0 13 ))
	(_version v147)
	(_time 1305998714614 2011.05.21 20:25:14)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code efefe8bceab9bef9ececacb4bb)
	(_entity
		(_time 1305995621166)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_process
			(ALU(_architecture 0 0 17 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(7)(0)(1)(2))(_read(5)(6)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 2717          1306000223811 ALU_arh
(_unit VHDL (alu 0 5 (alu_arh 0 13 ))
	(_version v147)
	(_time 1306000223812 2011.05.21 20:50:23)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 40401442131611564343031b14)
	(_entity
		(_time 1305995621166)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_process
			(ALU(_architecture 0 0 17 (_process (_simple)(_target(5)(6)(7))(_sensitivity(7)(0)(1)(2))(_read(5)(6)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000032 55 880 0 pachet_divide
(_unit VHDL (pachet_divide 0 6 (pachet_divide 0 10 ))
	(_version v147)
	(_time 1306000310359 2011.05.21 20:51:50)
	(_source (\./src/pachet_divide.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 55015556510202435f53400e00)
	(_entity
		(_time 1306000310175)
	)
	(_object
		(_subprogram
			(_internal divide 0 0 7 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . pachet_divide 1 -1
	)
)
I 000055 55 3013          1306000313478 arch_impartire
(_unit VHDL (impartire 0 7 (arch_impartire 0 18 ))
	(_version v147)
	(_time 1306000313479 2011.05.21 20:51:53)
	(_source (\./src/Impartire.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 85d0df8bd4d3d193868197ded0)
	(_entity
		(_time 1306000313476)
	)
	(_object
		(_port (_internal CE_impar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal nr_binar1 ~STD_LOGIC_VECTOR{14~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal nr_binar1_vg ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal nr_binar2 ~STD_LOGIC_VECTOR{14~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal nr_binar2_vg ~STD_LOGIC_VECTOR{3~downto~0}~124 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_port (_internal nr_rez ~STD_LOGIC_VECTOR{14~downto~0}~126 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal nr_rez_vg ~STD_LOGIC_VECTOR{3~downto~0}~128 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_variable (_internal v_nr_rez ~STD_LOGIC_VECTOR{14~downto~0}~13 0 22 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_variable (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{13~downto~0}~13 0 23 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{28~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 28)(i 0))))))
		(_variable (_internal svg ~STD_LOGIC_VECTOR{28~downto~0}~13 0 24 (_process 0 )))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
	)
	(_model . arch_impartire 1 -1
	)
)
I 000048 55 2725          1306008735724 ALU_arh
(_unit VHDL (alu 0 5 (alu_arh 0 13 ))
	(_version v147)
	(_time 1306008735725 2011.05.21 23:12:15)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e9ebbebab3bfb8ffeae9aab2bd)
	(_entity
		(_time 1305995621166)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_process
			(ALU(_architecture 0 0 17 (_process (_simple)(_target(5)(6)(7))(_sensitivity(7)(0)(1)(2))(_read(5)(6)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000049 55 5827          1306008738726 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 17 ))
	(_version v147)
	(_time 1306008738727 2011.05.21 23:12:18)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9d9ecc92c8ca9a8b9d9b88c79f)
	(_entity
		(_time 1305995854664)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 28 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 29 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 30 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 31 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 32 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 48 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 49 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_inout (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 28 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 43 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000048 55 2936          1306009572719 ALU_arh
(_unit VHDL (alu 0 5 (alu_arh 0 13 ))
	(_version v147)
	(_time 1306009572720 2011.05.21 23:26:12)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 696e6d69333f387f6a682a323d)
	(_entity
		(_time 1305995621166)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(ALU(_architecture 0 0 18 (_process (_simple)(_target(5)(6)(7))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000049 55 5827          1306009575538 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 17 ))
	(_version v147)
	(_time 1306009575539 2011.05.21 23:26:15)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 71757270712676677177642b73)
	(_entity
		(_time 1305995854664)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 28 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 29 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 30 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 31 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 32 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 48 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 49 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_inout (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 28 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 43 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000048 55 2936          1306009657036 ALU_arh
(_unit VHDL (alu 0 5 (alu_arh 0 13 ))
	(_version v147)
	(_time 1306009657037 2011.05.21 23:27:37)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code c8cb9c9d939e99decbc98b939c)
	(_entity
		(_time 1305995621166)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(ALU(_architecture 0 0 18 (_process (_simple)(_target(5)(6)(7))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000049 55 5827          1306009751224 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 17 ))
	(_version v147)
	(_time 1306009751225 2011.05.21 23:29:11)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code b9ecefedb1eebeafb9bface3bb)
	(_entity
		(_time 1305995854664)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 28 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 29 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 30 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 31 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 32 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 48 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 49 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_inout (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 28 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 43 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000048 55 2939          1306009756051 ALU_arh
(_unit VHDL (alu 0 5 (alu_arh 0 13 ))
	(_version v147)
	(_time 1306009756052 2011.05.21 23:29:16)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8edd8e8088d8df988d80cdd5da)
	(_entity
		(_time 1305995621166)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(ALU(_architecture 0 0 18 (_process (_simple)(_target(5)(6)(7)(9))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000054 55 4647          1306071812132 arch_afisoare
(_unit VHDL (afisoare 0 6 (arch_afisoare 0 14 ))
	(_version v147)
	(_time 1306071812133 2011.05.22 16:43:32)
	(_source (\./src/afisoare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 287d212c267f753f2d2b6e7278)
	(_entity
		(_time 1306071812086)
	)
	(_component
		(div_frec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk_div ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal clk_div_afis ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23 (_entity (_out ))))
			)
		)
		(convertor
			(_object
				(_port (_internal nr_zecimal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal led_neg ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation P1 0 29 (_component div_frec )
		(_port
			((clk)(clk))
			((clk_div)(clk_div))
			((clk_div_afis)(clk_div_afis2))
		)
		(_use (_entity . div_frec)
		)
	)
	(_instantiation P2 0 30 (_component convertor )
		(_port
			((nr_zecimal)(nr_zecimal1))
			((led_neg)(led_neg))
			((nr_BCD)(s_nr_BCD))
		)
		(_use (_entity . convertor)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_zecimal1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9 (_entity (_out ))))
		(_port (_internal led_neg ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clk_div ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal s_nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~134 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clk_div_afis2 ~STD_LOGIC_VECTOR{1~downto~0}~136 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal segment7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_process 0 (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal p_anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_process 0 (_string \"0000"\))))
		(_process
			(P4(_architecture 0 0 31 (_process (_simple)(_target(2)(4))(_sensitivity(7))(_read(6(d_15_12))(6(d_11_8))(6(d_7_4))(6(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
		(33751811 )
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33686018 50528770 )
		(50463235 50529027 )
		(33751554 50463490 )
		(33686018 50463491 )
		(50463235 50463235 )
		(33686274 50463235 )
		(33686274 50463234 )
		(50463234 50529027 )
		(33686018 50463234 )
		(33686018 50463235 )
		(50529027 50529027 )
		(50463491 )
		(50528771 )
		(50529027 )
	)
	(_model . arch_afisoare 1 -1
	)
)
I 000048 55 2939          1306079526956 ALU_arh
(_unit VHDL (alu 0 5 (alu_arh 0 13 ))
	(_version v147)
	(_time 1306079526957 2011.05.22 18:52:06)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 232d222773757235202d607877)
	(_entity
		(_time 1305995621166)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(ALU(_architecture 0 0 18 (_process (_simple)(_target(5)(6)(7)(9))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000049 55 5827          1306079536110 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 17 ))
	(_version v147)
	(_time 1306079536111 2011.05.22 18:52:16)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e8bfe8bbe1bfeffee8edfdb2ea)
	(_entity
		(_time 1305995854664)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 28 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 29 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 30 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 31 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 32 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 48 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 49 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_inout (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 20 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 28 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 43 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000049 55 5577          1306095285209 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 16 ))
	(_version v147)
	(_time 1306095285210 2011.05.22 23:14:45)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d181d183d186d6c7d1d5c48bd3)
	(_entity
		(_time 1306095276521)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 28 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 29 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 30 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 31 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 49 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 50 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_port (_internal CLOCK ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~123 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~123 0 12 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 27 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 44 (_architecture (_uni ))))
		(_signal (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 45 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 46 (_architecture (_uni (_string \"00000000"\)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000049 55 5577          1306099390189 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 15 ))
	(_version v147)
	(_time 1306099390190 2011.05.23 00:23:10)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e4ebe1b7e1b3e3f2e4e0f1bee6)
	(_entity
		(_time 1306095276521)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 26 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 27 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 28 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 29 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 30 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 48 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 49 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_port (_internal CLOCK ~extSTD.STANDARD.BIT 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 10 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~123 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~123 0 12 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 26 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 41 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 43 (_architecture (_uni ))))
		(_signal (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 44 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 45 (_architecture (_uni (_string \"00000000"\)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000049 55 5815          1306099424873 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 16 ))
	(_version v147)
	(_time 1306099424874 2011.05.23 00:23:44)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 6b6c3d6b383c6c7d6b6d7e3169)
	(_entity
		(_time 1306099424871)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 28 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 29 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 30 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 31 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 47 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 48 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_port (_internal CLOCK ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~123 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~123 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_inout (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~125 0 13 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 27 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 44 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000048 55 2939          1306099436770 ALU_arh
(_unit VHDL (alu 0 5 (alu_arh 0 13 ))
	(_version v147)
	(_time 1306099436771 2011.05.23 00:23:56)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code dad88888d88c8bccd9dd99818e)
	(_entity
		(_time 1305995621166)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(ALU(_architecture 0 0 18 (_process (_simple)(_target(5)(6)(7)(9))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)))))
			(line__32(_architecture 1 0 32 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__33(_architecture 2 0 33 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 2950          1306099845462 ALU_arh
(_unit VHDL (alu 0 5 (alu_arh 0 13 ))
	(_version v147)
	(_time 1306099845463 2011.05.23 00:30:45)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 4d43454f4a1b1c5b4e480e1619)
	(_entity
		(_time 1305995621166)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(ALU(_architecture 0 0 18 (_process (_simple)(_target(5)(6)(7)(8)(9))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)))))
			(line__34(_architecture 1 0 34 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__35(_architecture 2 0 35 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000049 55 5815          1306099851494 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 16 ))
	(_version v147)
	(_time 1306099851495 2011.05.23 00:30:51)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e2b5e1b1e1b5e5f4e2e4f7b8e0)
	(_entity
		(_time 1306099424870)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 28 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 29 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 30 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 31 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 47 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 48 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_port (_internal CLOCK ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~123 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~123 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_inout (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~125 0 13 (_entity (_out (_string \"00000000"\)))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 19 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 27 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 42 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 44 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000055 55 2048          1306128526722 arch_convertor
(_unit VHDL (convertor 0 6 (arch_convertor 0 12 ))
	(_version v147)
	(_time 1306128526723 2011.05.23 08:28:46)
	(_source (\./src/zecimal_BCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 1d494d1a1f4a1c0a191d08464e)
	(_entity
		(_time 1306128526701)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_binar ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal p_nr_binar ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal p_nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_process 0 )))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463235 33686275 50528770 771 )
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(33686274 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 50528770 33686018 )
		(33686018 50528770 33686018 33686018 )
		(50528770 33686018 33686018 33686018 )
	)
	(_model . arch_convertor 1 -1
	)
)
I 000055 55 2048          1306128659854 arch_convertor
(_unit VHDL (convertor 0 6 (arch_convertor 0 12 ))
	(_version v147)
	(_time 1306128659855 2011.05.23 08:30:59)
	(_source (\./src/zecimal_BCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 297c2e2d767e283e2d293c727a)
	(_entity
		(_time 1306128526700)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_binar ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal p_nr_binar ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal p_nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_process 0 )))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463235 33686275 50528770 771 )
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(33686274 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 50528770 33686018 )
		(33686018 50528770 33686018 33686018 )
		(50528770 33686018 33686018 33686018 )
	)
	(_model . arch_convertor 1 -1
	)
)
I 000055 55 2048          1306128679434 arch_convertor
(_unit VHDL (convertor 0 6 (arch_convertor 0 12 ))
	(_version v147)
	(_time 1306128679435 2011.05.23 08:31:19)
	(_source (\./src/zecimal_BCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a3a4a0f4f6f4a2b4a7a3b6f8f0)
	(_entity
		(_time 1306128526700)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_binar ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal p_nr_binar ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal p_nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_process 0 )))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463235 33686275 50528770 771 )
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(33686274 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 50528770 33686018 )
		(33686018 50528770 33686018 33686018 )
		(50528770 33686018 33686018 33686018 )
	)
	(_model . arch_convertor 1 -1
	)
)
I 000054 55 4528          1306128777034 arch_afisoare
(_unit VHDL (afisoare 0 6 (arch_afisoare 0 14 ))
	(_version v147)
	(_time 1306128777035 2011.05.23 08:32:57)
	(_source (\./src/afisoare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code ede3b8bebfbab0fae8efabb7bd)
	(_entity
		(_time 1306071812085)
	)
	(_component
		(div_frec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal clk_div ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
				(_port (_internal clk_div_afis ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
		(convertor
			(_object
				(_port (_internal nr_binar ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_in ))))
				(_port (_internal nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~132 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation P1 0 28 (_component div_frec )
		(_port
			((clk)(clk))
			((clk_div)(clk_div))
			((clk_div_afis)(clk_div_afis2))
		)
		(_use (_entity . div_frec)
		)
	)
	(_instantiation P2 0 29 (_component convertor )
		(_port
			((nr_binar)(nr_zecimal1))
			((nr_BCD)(s_nr_BCD))
		)
		(_use (_entity . convertor)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_zecimal1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9 (_entity (_out ))))
		(_port (_internal led_neg ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clk_div ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal s_nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clk_div_afis2 ~STD_LOGIC_VECTOR{1~downto~0}~136 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal segment7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_process 0 (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal p_anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32 (_process 0 (_string \"0000"\))))
		(_process
			(P4(_architecture 0 0 30 (_process (_simple)(_target(2)(4))(_sensitivity(7))(_read(6(d_15_12))(6(d_11_8))(6(d_7_4))(6(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
		(33751811 )
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33686018 50528770 )
		(50463235 50529027 )
		(33751554 50463490 )
		(33686018 50463491 )
		(50463235 50463235 )
		(33686274 50463235 )
		(33686274 50463234 )
		(50463234 50529027 )
		(33686018 50463234 )
		(33686018 50463235 )
		(50529027 50529027 )
		(50463491 )
		(50528771 )
		(50529027 )
	)
	(_model . arch_afisoare 1 -1
	)
)
I 000054 55 4440          1306128799093 arch_afisoare
(_unit VHDL (afisoare 0 6 (arch_afisoare 0 13 ))
	(_version v147)
	(_time 1306128799094 2011.05.23 08:33:19)
	(_source (\./src/afisoare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 1744121016404a001212514d47)
	(_entity
		(_time 1306128799091)
	)
	(_component
		(div_frec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk_div ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal clk_div_afis ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21 (_entity (_out ))))
			)
		)
		(convertor
			(_object
				(_port (_internal nr_binar ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation P1 0 27 (_component div_frec )
		(_port
			((clk)(clk))
			((clk_div)(clk_div))
			((clk_div_afis)(clk_div_afis2))
		)
		(_use (_entity . div_frec)
		)
	)
	(_instantiation P2 0 28 (_component convertor )
		(_port
			((nr_binar)(nr_zecimal1))
			((nr_BCD)(s_nr_BCD))
		)
		(_use (_entity . convertor)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_zecimal1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clk_div ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal s_nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~134 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clk_div_afis2 ~STD_LOGIC_VECTOR{1~downto~0}~136 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal segment7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_process 0 (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal p_anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_process 0 (_string \"0000"\))))
		(_process
			(P4(_architecture 0 0 29 (_process (_simple)(_target(2)(3))(_sensitivity(6))(_read(5(d_15_12))(5(d_11_8))(5(d_7_4))(5(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
		(33751811 )
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33686018 50528770 )
		(50463235 50529027 )
		(33751554 50463490 )
		(33686018 50463491 )
		(50463235 50463235 )
		(33686274 50463235 )
		(33686274 50463234 )
		(50463234 50529027 )
		(33686018 50463234 )
		(33686018 50463235 )
		(50529027 50529027 )
		(50463491 )
		(50528771 )
		(50529027 )
	)
	(_model . arch_afisoare 1 -1
	)
)
I 000049 55 6177          1306128995583 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 14 ))
	(_version v147)
	(_time 1306128995584 2011.05.23 08:36:35)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9ac99a95cacd9d8c9a9d8fc098)
	(_entity
		(_time 1306128995581)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 25 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 26 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 27 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 28 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 29 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(afisoare
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal nr_zecimal1 ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 34 (_entity (_in ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 36 (_entity (_out ))))
			)
		)
	)
	(_instantiation Memory 0 46 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 47 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_instantiation Afisare 0 48 (_component afisoare )
		(_port
			((clk)(CLOCK))
			((nr_zecimal1)(Rezultat))
			((anod)(Anod))
			((catod)(Decod))
		)
		(_use (_entity . afisoare)
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~123 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~123 0 11 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 25 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal X ~extSTD.STANDARD.BIT 0 39 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 41 (_architecture (_uni ))))
		(_signal (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 42 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 43 (_architecture (_uni (_string \"00000000"\)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000044 55 2111          1306132584084 reg
(_unit VHDL (reg_mem 0 5 (reg 0 13 ))
	(_version v147)
	(_time 1306132584085 2011.05.23 09:36:24)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 35633230356266206262716f61)
	(_entity
		(_time 1305997404194)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3(d_7_0))(3)(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(16843009 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg 1 -1
	)
)
I 000044 55 2111          1306132783030 reg
(_unit VHDL (reg_mem 0 5 (reg 0 13 ))
	(_version v147)
	(_time 1306132783031 2011.05.23 09:39:43)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 590f0e5a550e0a4c0e0e1d030d)
	(_entity
		(_time 1305997404194)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3(d_7_0))(3)(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(16843009 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg 1 -1
	)
)
I 000048 55 2953          1306134382801 ALU_arh
(_unit VHDL (alu 0 5 (alu_arh 0 13 ))
	(_version v147)
	(_time 1306134382802 2011.05.23 10:06:22)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 686f6e68333e397e6b6a2b333c)
	(_entity
		(_time 1305995621166)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(ALU(_architecture 0 0 18 (_process (_simple)(_target(5)(6)(7)(8)(9))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(8)(9)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 2953          1306135287087 ALU_arh
(_unit VHDL (alu 0 5 (alu_arh 0 13 ))
	(_version v147)
	(_time 1306135287088 2011.05.23 10:21:27)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code cb98c99eca9d9addc8c488909f)
	(_entity
		(_time 1305995621166)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 16 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 16 (_architecture (_uni (_string \"0000"\)))))
		(_process
			(ALU(_architecture 0 0 18 (_process (_simple)(_target(5)(6)(7)(8)(9))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(8)(9)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000055 55 2048          1306139604890 arch_convertor
(_unit VHDL (convertor 0 6 (arch_convertor 0 11 ))
	(_version v147)
	(_time 1306139604891 2011.05.23 11:33:24)
	(_source (\./src/zecimal_BCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 3e6b3b3b3d693f293a392b656d)
	(_entity
		(_time 1306128526700)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_binar ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal p_nr_binar ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal p_nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_process 0 )))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463235 33686275 50528770 771 )
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(33686274 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 50528770 33686018 )
		(33686018 50528770 33686018 33686018 )
		(50528770 33686018 33686018 33686018 )
	)
	(_model . arch_convertor 1 -1
	)
)
I 000049 55 6093          1306139608820 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 14 ))
	(_version v147)
	(_time 1306139608821 2011.05.23 11:33:28)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9ac89c95cacd9d8c9bcb8fc098)
	(_entity
		(_time 1306128995580)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 25 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 26 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 27 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 28 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 29 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(afisoare
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal nr_zecimal1 ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 34 (_entity (_in ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 36 (_entity (_out ))))
			)
		)
	)
	(_instantiation Memory 0 45 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 46 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_instantiation Afisare 0 47 (_component afisoare )
		(_port
			((clk)(CLOCK))
			((nr_zecimal1)(Rezultat))
			((anod)(Anod))
			((catod)(Decod))
		)
		(_use (_entity . afisoare)
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~123 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~123 0 11 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 25 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 40 (_architecture (_uni ))))
		(_signal (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 41 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 42 (_architecture (_uni (_string \"00000000"\)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
)
I 000049 55 6468          1306143386268 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 15 ))
	(_version v147)
	(_time 1306143386269 2011.05.23 12:36:26)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 3938333c316e3e2f393f2c633b)
	(_entity
		(_time 1306143386266)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 26 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 27 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 28 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 29 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 30 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(afisoare
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal nr_zecimal1 ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 35 (_entity (_in ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 37 (_entity (_out ))))
			)
		)
	)
	(_instantiation Memory 0 46 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 47 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_instantiation Afisare 0 49 (_component afisoare )
		(_port
			((clk)(CLOCK))
			((nr_zecimal1)(Rezultat))
			((anod)(Anod))
			((catod)(Decod))
		)
		(_use (_entity . afisoare)
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~123 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~123 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Rest ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 26 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 41 (_architecture (_uni ))))
		(_signal (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 42 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 43 (_architecture (_uni (_string \"00000000"\)))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((Rest)(Restul)))(_target(5))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . Arh_Calc 1 -1
	)
)
I 000049 55 6468          1306152293413 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 15 ))
	(_version v147)
	(_time 1306152293414 2011.05.23 15:04:53)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code bfbfbeebe8e8b8a9bfb9aae5bd)
	(_entity
		(_time 1306143386265)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 26 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 27 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 28 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 29 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 30 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(afisoare
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal nr_zecimal1 ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 35 (_entity (_in ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 37 (_entity (_out ))))
			)
		)
	)
	(_instantiation Memory 0 46 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 47 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_instantiation Afisare 0 49 (_component afisoare )
		(_port
			((clk)(CLOCK))
			((nr_zecimal1)(Rezultat))
			((anod)(Anod))
			((catod)(Decod))
		)
		(_use (_entity . afisoare)
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~123 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~123 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Rest ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 26 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 41 (_architecture (_uni ))))
		(_signal (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 42 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 43 (_architecture (_uni (_string \"00000000"\)))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((Rest)(Restul)))(_target(5))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . Arh_Calc 1 -1
	)
)
I 000048 55 3820          1306152293629 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306152293630 2011.05.23 15:04:53)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9a9a989598cccb8c99c9d9c1ce)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 17 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{30~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 30)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{30~downto~0}~13 0 20 (_architecture (_uni ))))
		(_process
			(ALU(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(9)(10)(11)(12)(3)(4))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(8)(9)(10)(11(d_7_0))(12(d_15_0))(12(d_27_0))(12(d_29_0))))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
V 000054 55 1722          1306152293736 arch_div_frec
(_unit VHDL (div_frec 0 6 (arch_div_frec 0 13 ))
	(_version v147)
	(_time 1306152293737 2011.05.23 15:04:53)
	(_source (\./src/div_frec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 07070701095155125009115c54)
	(_entity
		(_time 1305995857964)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk_div ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal clk_div_afis ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{24~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 24)(i 0))))))
		(_port (_internal cnt_port ~STD_LOGIC_VECTOR{24~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{24~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 24)(i 0))))))
		(_variable (_internal cnt ~STD_LOGIC_VECTOR{24~downto~0}~13 0 16 (_process 0 (_string \"0000000000000000000000000"\))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . arch_div_frec 1 -1
	)
)
V 000055 55 2048          1306152293850 arch_convertor
(_unit VHDL (convertor 0 6 (arch_convertor 0 11 ))
	(_version v147)
	(_time 1306152293851 2011.05.23 15:04:53)
	(_source (\./src/zecimal_BCD.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 74747375262375637073612f27)
	(_entity
		(_time 1306128526700)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_binar ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal p_nr_binar ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal p_nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~132 0 15 (_process 0 )))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463235 33686275 50528770 771 )
		(50529027 50529027 50529027 50529027 )
		(33686018 33686018 33686018 33686018 )
		(33686274 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 50528770 33686018 )
		(33686018 50528770 33686018 33686018 )
		(50528770 33686018 33686018 33686018 )
	)
	(_model . arch_convertor 1 -1
	)
)
V 000044 55 2111          1306152293942 reg
(_unit VHDL (reg_mem 0 5 (reg 0 13 ))
	(_version v147)
	(_time 1306152293943 2011.05.23 15:04:53)
	(_source (\./src/Memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code d2d3d480d58581c78585968886)
	(_entity
		(_time 1305997404194)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out (_string \"00000000"\)))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3(d_7_0))(3)(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(16843009 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . reg 1 -1
	)
)
I 000054 55 4440          1306152294026 arch_afisoare
(_unit VHDL (afisoare 0 6 (arch_afisoare 0 13 ))
	(_version v147)
	(_time 1306152294027 2011.05.23 15:04:54)
	(_source (\./src/afisoare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 2f2f2b2b7f7872382a2a69757f)
	(_entity
		(_time 1306128799090)
	)
	(_component
		(div_frec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk_div ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal clk_div_afis ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21 (_entity (_out ))))
			)
		)
		(convertor
			(_object
				(_port (_internal nr_binar ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation P1 0 27 (_component div_frec )
		(_port
			((clk)(clk))
			((clk_div)(clk_div))
			((clk_div_afis)(clk_div_afis2))
		)
		(_use (_entity . div_frec)
		)
	)
	(_instantiation P2 0 28 (_component convertor )
		(_port
			((nr_binar)(nr_zecimal1))
			((nr_BCD)(s_nr_BCD))
		)
		(_use (_entity . convertor)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_zecimal1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clk_div ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal s_nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~134 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clk_div_afis2 ~STD_LOGIC_VECTOR{1~downto~0}~136 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal segment7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_process 0 (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal p_anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_process 0 (_string \"0000"\))))
		(_process
			(P4(_architecture 0 0 29 (_process (_simple)(_target(2)(3))(_sensitivity(6))(_read(5(d_15_12))(5(d_11_8))(5(d_7_4))(5(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
		(33751811 )
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33686018 50528770 )
		(50463235 50529027 )
		(33751554 50463490 )
		(33686018 50463491 )
		(50463235 50463235 )
		(33686274 50463235 )
		(33686274 50463234 )
		(50463234 50529027 )
		(33686018 50463234 )
		(33686018 50463235 )
		(50529027 50529027 )
		(50463491 )
		(50528771 )
		(50529027 )
	)
	(_model . arch_afisoare 1 -1
	)
)
V 000032 55 880 0 pachet_divide
(_unit VHDL (pachet_divide 0 6 (pachet_divide 0 10 ))
	(_version v147)
	(_time 1306152294170 2011.05.23 15:04:54)
	(_source (\./src/pachet_divide.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code bcbdb9e8eeebebaab6baa9e7e9)
	(_entity
		(_time 1306000310174)
	)
	(_object
		(_subprogram
			(_internal divide 0 0 7 (_entity (_function )))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . pachet_divide 1 -1
	)
)
I 000049 55 5879          1306152329074 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 15 ))
	(_version v147)
	(_time 1306152329075 2011.05.23 15:05:29)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 0d5e5b0b585a0a1b0d0b18570f)
	(_entity
		(_time 1306143386265)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 26 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 27 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 28 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 29 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 30 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation Memory 0 46 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 47 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~123 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~123 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Rest ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 26 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 41 (_architecture (_uni ))))
		(_signal (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 42 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 43 (_architecture (_uni (_string \"00000000"\)))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((Rest)(Restul)))(_target(5))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . Arh_Calc 1 -1
	)
)
I 000048 55 3864          1306152491736 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306152491737 2011.05.23 15:08:11)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 73737b72232522657020302827)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 17 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{29~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 29)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{29~downto~0}~13 0 20 (_architecture (_uni (_string \"000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(9)(10)(11)(12)(3)(4))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(8)(9)(10)(11(d_7_0))(12(d_15_0))(12(d_27_0))(12(d_29_0))))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3864          1306152508922 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306152508923 2011.05.23 15:08:28)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9bccc9949acdca8d98c8d8c0cf)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 17 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{29~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 29)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{29~downto~0}~13 0 20 (_architecture (_uni (_string \"000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(9)(10)(11)(12)(3)(4))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(8)(9)(10)(11(d_7_0))(12(d_15_0))(12(d_26_0))(12(d_28_0))))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3864          1306152833910 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306152833911 2011.05.23 15:13:53)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 10471317434641061343534b44)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 17 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{29~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 29)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{29~downto~0}~13 0 20 (_architecture (_uni (_string \"000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(9)(10)(11)(12)(3)(4))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(8)(9)(10)(11(d_7_0))(12(d_15_0))(12(d_26_0))(12(d_28_0))))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3739          1306155183200 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306155183201 2011.05.23 15:53:03)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e4e1ecb7b3b2b5f2e7b7a7bfb0)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 17 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{29~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 29)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{29~downto~0}~13 0 20 (_architecture (_uni (_string \"000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(9))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(8)(9)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3739          1306155201000 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306155201001 2011.05.23 15:53:20)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 6b6a3c6b6a3d3a7d683828303f)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 17 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{29~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 29)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{29~downto~0}~13 0 20 (_architecture (_uni (_string \"000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(9))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(8)(9)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000049 55 6468          1306155207568 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 15 ))
	(_version v147)
	(_time 1306155207569 2011.05.23 15:53:27)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 131c1914114414051315064911)
	(_entity
		(_time 1306143386265)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 26 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 27 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 28 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 29 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 30 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(afisoare
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal nr_zecimal1 ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 35 (_entity (_in ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 37 (_entity (_out ))))
			)
		)
	)
	(_instantiation Memory 0 46 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 47 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_instantiation Afisare 0 49 (_component afisoare )
		(_port
			((clk)(CLOCK))
			((nr_zecimal1)(Rezultat))
			((anod)(Anod))
			((catod)(Decod))
		)
		(_use (_entity . afisoare)
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~123 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{7~downto~0}~123 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Rest ~STD_LOGIC_VECTOR{7~downto~0}~125 0 12 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 26 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 41 (_architecture (_uni ))))
		(_signal (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 42 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 43 (_architecture (_uni (_string \"00000000"\)))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((Rest)(Restul)))(_target(5))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . Arh_Calc 1 -1
	)
)
I 000049 55 6454          1306156181619 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 15 ))
	(_version v147)
	(_time 1306156181620 2011.05.23 16:09:41)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code fafbfcaaaaadfdecfafcefa0f8)
	(_entity
		(_time 1306156181617)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 26 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 27 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 28 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 29 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 30 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(afisoare
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal nr_zecimal1 ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 35 (_entity (_in ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 37 (_entity (_out ))))
			)
		)
	)
	(_instantiation Memory 0 46 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 47 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_instantiation Afisare 0 49 (_component afisoare )
		(_port
			((clk)(CLOCK))
			((nr_zecimal1)(Rezultat))
			((anod)(Anod))
			((catod)(Decod))
		)
		(_use (_entity . afisoare)
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{0~to~7}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~123 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Rest ~STD_LOGIC_VECTOR{7~downto~0}~123 0 12 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 26 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 41 (_architecture (_uni ))))
		(_signal (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 42 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 43 (_architecture (_uni (_string \"00000000"\)))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((Rest)(Restul)))(_target(5))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . Arh_Calc 1 -1
	)
)
I 000048 55 3736          1306156358214 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306156358215 2011.05.23 16:12:38)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code cbcfcd9eca9d9addc89888909f)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 17 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 17 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{29~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 29)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{29~downto~0}~13 0 20 (_architecture (_uni (_string \"000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(9))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__46(_architecture 2 0 46 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000049 55 6454          1306156360852 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 15 ))
	(_version v147)
	(_time 1306156360853 2011.05.23 16:12:40)
	(_source (\./src/calculator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 17121610114010011711024d15)
	(_entity
		(_time 1306156181616)
	)
	(_component
		(reg_mem
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 26 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~138 0 27 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 28 (_entity (_in ))))
				(_port (_internal A_mem ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 29 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal B_mem ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 30 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(alu
			(_object
				(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_out (_string \"0000000000000000"\)))))
				(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(afisoare
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal nr_zecimal1 ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 35 (_entity (_in ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 37 (_entity (_out ))))
			)
		)
	)
	(_instantiation Memory 0 46 (_component reg_mem )
		(_port
			((Semn)(Operator))
			((A)(Rezultat))
			((B)(Operand))
			((A_mem)(A))
			((B_mem)(B))
		)
		(_use (_entity . reg_mem)
		)
	)
	(_instantiation Calc 0 47 (_component alu )
		(_port
			((Semn)(Operator))
			((A)(A))
			((B)(B))
			((S)(Rezultat))
			((rest)(Restul))
		)
		(_use (_entity . alu)
		)
	)
	(_instantiation Afisare 0 49 (_component afisoare )
		(_port
			((clk)(CLOCK))
			((nr_zecimal1)(Rezultat))
			((anod)(Anod))
			((catod)(Decod))
		)
		(_use (_entity . afisoare)
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Operand ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_port (_internal Decod ~STD_LOGIC_VECTOR{0~to~7}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~123 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Rest ~STD_LOGIC_VECTOR{7~downto~0}~123 0 12 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 26 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 41 (_architecture (_uni ))))
		(_signal (_internal Rezultat ~STD_LOGIC_VECTOR{15~downto~0}~1323 0 42 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal Restul ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 43 (_architecture (_uni (_string \"00000000"\)))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((Rest)(Restul)))(_target(5))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
	)
	(_model . Arh_Calc 1 -1
	)
)
I 000048 55 3736          1306156721408 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306156721409 2011.05.23 16:18:41)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8cd88f828cdadd9a8fdccfd7d8)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 29)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_architecture (_uni (_string \"000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(9))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3861          1306156777451 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306156777452 2011.05.23 16:19:37)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 707e2571232621667320332b24)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 29)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_architecture (_uni (_string \"000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(9)(10)(11)(12)(3)(4))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_7_0))(12(d_15_0))(12(d_26_0))(12(d_28_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3844          1306156916911 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306156916912 2011.05.23 16:21:56)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 396e6d3c636f682f3a697a626d)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 29)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_architecture (_uni (_string \"000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(9)(10)(11)(12))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(12(d_15_0))(12(d_26_0))(12(d_28_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3782          1306156999929 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306156999930 2011.05.23 16:23:19)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 88d88b86d3ded99e8bd8cbd3dc)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 29)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_architecture (_uni (_string \"000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(9)(3))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3861          1306157141473 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306157141474 2011.05.23 16:25:41)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 6c6b3f6c6c3a3d7a6f3c2f3738)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 29)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_architecture (_uni (_string \"000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(9)(10)(11)(12)(3)(4))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_7_0))(12(d_15_0))(12(d_26_0))(12(d_28_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3858          1306157772902 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306157772903 2011.05.23 16:36:12)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code f2a6a7a2a3a4a3e4f1a2b1a9a6)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 29)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_architecture (_uni (_string \"000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_7_0))(12(d_15_0))(12(d_26_0))(12(d_28_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3858          1306158005121 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306158005122 2011.05.23 16:40:05)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 01030907535750170251425a55)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 29)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_architecture (_uni (_string \"000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_7_0))(12(d_15_0))(12(d_26_0))(12(d_28_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3858          1306158184458 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306158184459 2011.05.23 16:43:04)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8c8a88828cdadd9a8fdccfd7d8)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 29)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_architecture (_uni (_string \"000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_7_0))(12(d_15_0))(12(d_26_0))(12(d_28_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3858          1306158301646 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306158301647 2011.05.23 16:45:01)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 50050753030601465300130b04)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 29)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{29~downto~0}~13 0 21 (_architecture (_uni (_string \"000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_7_0))(12(d_15_0))(12(d_26_0))(12(d_28_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3860          1306158609623 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306158609624 2011.05.23 16:50:09)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 59575a5a030f084f5a091a020d)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20 (_architecture (_uni (_string \"00000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_7_0))(12(d_15_0))(12(d_28_0))(12(d_30_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3742          1306158647664 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306158647665 2011.05.23 16:50:47)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code fafdfdaaf8acabecf9aab9a1ae)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_7_0))(12(d_15_0))(12(d_28_0))(12(d_30_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3743          1306158665623 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306158665624 2011.05.23 16:51:05)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 1e1d4b1918484f081d4e5d454a)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_15_0))(12(d_15_0))(12(d_28_0))(12(d_30_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3746          1306159127390 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306159127391 2011.05.23 16:58:47)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e1e1e8b2b3b7b0f7e2b1a2bab5)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(8)(9)(10)(11(d_15_0))(12(d_15_0))(12(d_28_0))(12(d_30_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3743          1306159178269 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306159178270 2011.05.23 16:59:38)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 989ccf97c3cec98e9bc8dbc3cc)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_15_0))(12(d_15_0))(12(d_28_0))(12(d_30_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3743          1306159334347 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306159334348 2011.05.23 17:02:14)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 47484745131116514417041c13)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_15_0))(12(d_15_0))(12(d_28_0))(12(d_30_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3743          1306159592227 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306159592228 2011.05.23 17:06:32)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a5aba4f2f3f3f4b3a6f5e6fef1)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_15_0))(12(d_15_0))(12(d_28_0))(12(d_30_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3755          1306159616977 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306159616978 2011.05.23 17:06:56)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 5a095a59580c0b4c590a19010e)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11)(12)(12(d_23_0)))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_15_0))(12(d_15_0))(12(d_28_0))(12(d_30_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3755          1306159633725 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306159633726 2011.05.23 17:07:13)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code bdb9bee9baebecabbeedfee6e9)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11)(12)(12(d_23_0)))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_15_0))(12(d_15_0))(12(d_28_0))(12(d_30_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3755          1306159682401 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306159682402 2011.05.23 17:08:02)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code edbeecbeeabbbcfbeebdaeb6b9)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11)(12)(12(d_23_0)))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_15_0))(12(d_15_0))(12(d_28_0))(12(d_30_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3755          1306159695696 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306159695697 2011.05.23 17:08:15)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d8dfdd8a838e89cedb889b838c)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11)(12)(12(d_23_0)))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_15_0))(12(d_15_0))(12(d_28_0))(12(d_30_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3755          1306159733532 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306159733533 2011.05.23 17:08:53)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9ec9979198c8cf889dceddc5ca)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11)(12)(12(d_23_0)))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_15_0))(12(d_15_0))(12(d_28_0))(12(d_30_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3683          1306160363256 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306160363257 2011.05.23 17:19:23)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8082858ed3d6d19683d0c3dbd4)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(9)(10)(12(d_23_0)))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3724          1306160395756 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306160395757 2011.05.23 17:19:55)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 6f3a6d6f6a393e796c3f2c343b)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(9)(10)(12)(12(d_23_0)))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(12(d_28_0))(12(d_30_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3683          1306160977617 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306160977618 2011.05.23 17:29:37)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 5b0c5e585a0d0a4d580b18000f)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(9)(10)(12(d_23_0)))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__47(_architecture 2 0 47 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3755          1306161233070 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306161233071 2011.05.23 17:33:53)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 36386633636067203430756d62)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_signal (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21 (_architecture (_uni (_string \"00000000000000000000000000000000"\)))))
		(_process
			(ALU(_architecture 0 0 23 (_process (_simple)(_target(5)(6)(7)(8)(9)(10)(11)(12)(12(d_23_0)))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)(10)(11(d_15_0))(12(d_15_0))(12(d_28_0))(12(d_30_0))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__48(_architecture 2 0 48 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
I 000048 55 3786          1306162762672 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306162762673 2011.05.23 17:59:22)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 3c6f3c393c6a6d2a3e387f6768)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_process 0 (_string \"0000000000000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24 (_process 0 (_string \"0000000000000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_variable (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_process 0 (_string \"00000000000000000000000000000000"\))))
		(_process
			(ALU(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(8)(9))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
V 000048 55 3786          1306162995366 ALU_arh
(_unit VHDL (alu 0 6 (alu_arh 0 14 ))
	(_version v147)
	(_time 1306162995367 2011.05.23 18:03:15)
	(_source (\./src/ALU.vhd\))
	(_use (.(pachet_divide))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 2f2f7b2b2a797e392d2b6c747b)
	(_entity
		(_time 1306152212123)
	)
	(_object
		(_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 7 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_port (_internal Semn ~BIT_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rest ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out (_string \"00000000"\)))))
		(_signal (_internal Sa ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Sb ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_signal (_internal Rez ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal rest_sig ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
		(_signal (_internal Semn_sig ~BIT_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal v_nr_rez ~STD_LOGIC_VECTOR{15~downto~0}~13 0 23 (_process 0 (_string \"0000000000000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_variable (_internal v_nr_rez_vg ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24 (_process 0 (_string \"0000000000000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_variable (_internal svg ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25 (_process 0 (_string \"00000000000000000000000000000000"\))))
		(_process
			(ALU(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(8)(9))(_sensitivity(7)(0)(1)(2))(_read(5)(6)(9)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(3))(_sensitivity(7)))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(4))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external divide (. pachet_divide 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(16777216 )
		(65536 )
		(256 )
		(1 )
		(131586 )
	)
	(_model . ALU_arh 3 -1
	)
)
V 000054 55 4440          1330538878283 arch_afisoare
(_unit VHDL (afisoare 0 6 (arch_afisoare 0 13 ))
	(_version v147)
	(_time 1330538878284 2012.02.29 20:07:58)
	(_source (\./src/afisoare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 2c2b2d28797b713b29296a767c)
	(_entity
		(_time 1306128799090)
	)
	(_component
		(div_frec
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal clk_div ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal clk_div_afis ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21 (_entity (_out ))))
			)
		)
		(convertor
			(_object
				(_port (_internal nr_binar ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_entity (_in ))))
				(_port (_internal nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation P1 0 27 (_component div_frec )
		(_port
			((clk)(clk))
			((clk_div)(clk_div))
			((clk_div_afis)(clk_div_afis2))
		)
		(_use (_entity . div_frec)
		)
	)
	(_instantiation P2 0 28 (_component convertor )
		(_port
			((nr_binar)(nr_zecimal1))
			((nr_BCD)(s_nr_BCD))
		)
		(_use (_entity . convertor)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal nr_zecimal1 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clk_div ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal s_nr_BCD ~STD_LOGIC_VECTOR{15~downto~0}~134 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clk_div_afis2 ~STD_LOGIC_VECTOR{1~downto~0}~136 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal segment7 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30 (_process 0 (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal p_anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_process 0 (_string \"0000"\))))
		(_process
			(P4(_architecture 0 0 29 (_process (_simple)(_target(2)(3))(_sensitivity(6))(_read(5(d_15_12))(5(d_11_8))(5(d_7_4))(5(d_3_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
		(33751811 )
		(33686018 )
		(50463234 )
		(33751554 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33686018 50528770 )
		(50463235 50529027 )
		(33751554 50463490 )
		(33686018 50463491 )
		(50463235 50463235 )
		(33686274 50463235 )
		(33686274 50463234 )
		(50463234 50529027 )
		(33686018 50463234 )
		(33686018 50463235 )
		(50529027 50529027 )
		(50463491 )
		(50528771 )
		(50529027 )
	)
	(_model . arch_afisoare 1 -1
	)
)
I 000049 55 6575          1336417586290 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 15 ))
  (_version v38)
  (_time 1336417586290 2012.05.07 22:06:26)
  (_source (\./src/calculator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1336417586218)
    (_use )
  )
  (_component
    (Reg_mem
      (_object
        (_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{15~downto~0}~138 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~1310 0 28 (_entity (_in ))))
        (_port (_internal A_mem ~std_logic_vector{15~downto~0}~1312 0 29 (_entity (_out (_string \"0000000000000000"\)))))
        (_port (_internal B_mem ~std_logic_vector{7~downto~0}~1314 0 30 (_entity (_out (_string \"00000000"\)))))
      )
    )
    (ALU
      (_object
        (_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{15~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{15~downto~0}~132 0 21 (_entity (_out (_string \"0000000000000000"\)))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~134 0 22 (_entity (_out (_string \"00000000"\)))))
      )
    )
    (afisoare
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal nr_zecimal1 ~std_logic_vector{15~downto~0}~1316 0 35 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 36 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{7~downto~0}~1319 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Memory 0 46 (_component Reg_mem )
    (_port
      ((Semn)(Operator))
      ((A)(Rezultat))
      ((B)(Operand))
      ((A_mem)(A))
      ((B_mem)(B))
    )
  )
  (_instantiation Calc 0 47 (_component ALU )
    (_port
      ((Semn)(Operator))
      ((A)(A))
      ((B)(B))
      ((S)(Rezultat))
      ((rest)(Restul))
    )
  )
  (_instantiation Afisare 0 49 (_component afisoare )
    (_port
      ((clk)(CLOCK))
      ((nr_zecimal1)(Rezultat))
      ((anod)(anod))
      ((catod)(Decod))
    )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Operand ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal Decod ~std_logic_vector{0~to~7}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~123 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{7~downto~0}~123 0 12 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 26 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1319 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1321 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal B ~std_logic_vector{7~downto~0}~1321 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1323 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal A ~std_logic_vector{15~downto~0}~1323 0 41 (_architecture (_uni ))))
    (_signal (_internal Rezultat ~std_logic_vector{15~downto~0}~1323 0 42 (_architecture (_uni (_string \"0000000000000000"\)))))
    (_signal (_internal Restul ~std_logic_vector{7~downto~0}~1321 0 43 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((rest)(Restul)))(_target(5))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . Arh_Calc 1 -1
  )
)
I 000049 55 6575          1336651547085 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 15 ))
  (_version v38)
  (_time 1336651547099 2012.05.10 15:05:47)
  (_source (\./src/calculator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1336417586218)
    (_use )
  )
  (_component
    (Reg_mem
      (_object
        (_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{15~downto~0}~138 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~1310 0 28 (_entity (_in ))))
        (_port (_internal A_mem ~std_logic_vector{15~downto~0}~1312 0 29 (_entity (_out (_string \"0000000000000000"\)))))
        (_port (_internal B_mem ~std_logic_vector{7~downto~0}~1314 0 30 (_entity (_out (_string \"00000000"\)))))
      )
    )
    (ALU
      (_object
        (_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{15~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{15~downto~0}~132 0 21 (_entity (_out (_string \"0000000000000000"\)))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~134 0 22 (_entity (_out (_string \"00000000"\)))))
      )
    )
    (afisoare
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal nr_zecimal1 ~std_logic_vector{15~downto~0}~1316 0 35 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 36 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{7~downto~0}~1319 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Memory 0 46 (_component Reg_mem )
    (_port
      ((Semn)(Operator))
      ((A)(Rezultat))
      ((B)(Operand))
      ((A_mem)(A))
      ((B_mem)(B))
    )
  )
  (_instantiation Calc 0 47 (_component ALU )
    (_port
      ((Semn)(Operator))
      ((A)(A))
      ((B)(B))
      ((S)(Rezultat))
      ((rest)(Restul))
    )
  )
  (_instantiation Afisare 0 49 (_component afisoare )
    (_port
      ((clk)(CLOCK))
      ((nr_zecimal1)(Rezultat))
      ((anod)(anod))
      ((catod)(Decod))
    )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Operand ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal Decod ~std_logic_vector{0~to~7}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~123 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{7~downto~0}~123 0 12 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 26 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1319 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1321 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal B ~std_logic_vector{7~downto~0}~1321 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1323 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal A ~std_logic_vector{15~downto~0}~1323 0 41 (_architecture (_uni ))))
    (_signal (_internal Rezultat ~std_logic_vector{15~downto~0}~1323 0 42 (_architecture (_uni (_string \"0000000000000000"\)))))
    (_signal (_internal Restul ~std_logic_vector{7~downto~0}~1321 0 43 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((rest)(Restul)))(_target(5))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . Arh_Calc 1 -1
  )
)
V 000049 55 6575          1337016910025 Arh_Calc
(_unit VHDL (calculator 0 6 (arh_calc 0 15 ))
  (_version v38)
  (_time 1337016910046 2012.05.14 20:35:10)
  (_source (\./src/calculator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1336417586218)
    (_use )
  )
  (_component
    (Reg_mem
      (_object
        (_port (_internal Semn ~BIT_VECTOR{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{15~downto~0}~138 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~1310 0 28 (_entity (_in ))))
        (_port (_internal A_mem ~std_logic_vector{15~downto~0}~1312 0 29 (_entity (_out (_string \"0000000000000000"\)))))
        (_port (_internal B_mem ~std_logic_vector{7~downto~0}~1314 0 30 (_entity (_out (_string \"00000000"\)))))
      )
    )
    (ALU
      (_object
        (_port (_internal Semn ~BIT_VECTOR{3~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{15~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal S ~std_logic_vector{15~downto~0}~132 0 21 (_entity (_out (_string \"0000000000000000"\)))))
        (_port (_internal rest ~std_logic_vector{7~downto~0}~134 0 22 (_entity (_out (_string \"00000000"\)))))
      )
    )
    (afisoare
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal nr_zecimal1 ~std_logic_vector{15~downto~0}~1316 0 35 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 36 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{7~downto~0}~1319 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation Memory 0 46 (_component Reg_mem )
    (_port
      ((Semn)(Operator))
      ((A)(Rezultat))
      ((B)(Operand))
      ((A_mem)(A))
      ((B_mem)(B))
    )
  )
  (_instantiation Calc 0 47 (_component ALU )
    (_port
      ((Semn)(Operator))
      ((A)(A))
      ((B)(B))
      ((S)(Rezultat))
      ((rest)(Restul))
    )
  )
  (_instantiation Afisare 0 49 (_component afisoare )
    (_port
      ((clk)(CLOCK))
      ((nr_zecimal1)(Rezultat))
      ((anod)(anod))
      ((catod)(Decod))
    )
  )
  (_object
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Operand ~std_logic_vector{7~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 9 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~BIT_VECTOR{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal Decod ~std_logic_vector{0~to~7}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~123 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{7~downto~0}~123 0 12 (_entity (_out ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 18 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~136 0 26 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1319 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1321 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal B ~std_logic_vector{7~downto~0}~1321 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1323 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal A ~std_logic_vector{15~downto~0}~1323 0 41 (_architecture (_uni ))))
    (_signal (_internal Rezultat ~std_logic_vector{15~downto~0}~1323 0 42 (_architecture (_uni (_string \"0000000000000000"\)))))
    (_signal (_internal Restul ~std_logic_vector{7~downto~0}~1321 0 43 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((rest)(Restul)))(_target(5))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . Arh_Calc 1 -1
  )
)
