

================================================================
== Vitis HLS Report for 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6'
================================================================
* Date:           Thu Oct 30 21:33:56 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.785 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      292|      292|  2.920 us|  2.920 us|  292|  292|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU_CONV2_VITIS_LOOP_360_6  |      290|      290|         3|          1|          1|   289|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     146|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      81|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     376|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     376|     299|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+
    |              Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1859  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |mux_17_5_32_1_1_U1860              |mux_17_5_32_1_1              |        0|   0|  0|  81|    0|
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                              |                             |        0|   0|  0|  81|    0|
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln359_1_fu_465_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln359_fu_477_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln360_fu_536_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln362_fu_509_p2       |         +|   0|  0|  17|          10|          10|
    |and_ln362_fu_631_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln359_fu_459_p2      |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln360_fu_483_p2      |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln362_1_fu_621_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln362_fu_615_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln362_fu_627_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln359_1_fu_497_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln359_fu_489_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 146|          79|          40|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5_load                |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten108_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load                  |   9|          2|    5|         10|
    |i_5_fu_116                               |   9|          2|    5|         10|
    |indvar_flatten108_fu_120                 |   9|          2|    9|         18|
    |j_fu_112                                 |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   40|         80|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |i_5_fu_116                                        |   5|   0|    5|          0|
    |icmp_ln362_1_reg_779                              |   1|   0|    1|          0|
    |icmp_ln362_reg_774                                |   1|   0|    1|          0|
    |indvar_flatten108_fu_120                          |   9|   0|    9|          0|
    |j_fu_112                                          |   5|   0|    5|          0|
    |layer2_output_tile_10_addr_reg_727                |  10|   0|   10|          0|
    |layer2_output_tile_10_addr_reg_727_pp0_iter1_reg  |  10|   0|   10|          0|
    |layer2_output_tile_11_addr_reg_733                |  10|   0|   10|          0|
    |layer2_output_tile_11_addr_reg_733_pp0_iter1_reg  |  10|   0|   10|          0|
    |layer2_output_tile_12_addr_reg_739                |  10|   0|   10|          0|
    |layer2_output_tile_12_addr_reg_739_pp0_iter1_reg  |  10|   0|   10|          0|
    |layer2_output_tile_13_addr_reg_745                |  10|   0|   10|          0|
    |layer2_output_tile_13_addr_reg_745_pp0_iter1_reg  |  10|   0|   10|          0|
    |layer2_output_tile_14_addr_reg_751                |  10|   0|   10|          0|
    |layer2_output_tile_14_addr_reg_751_pp0_iter1_reg  |  10|   0|   10|          0|
    |layer2_output_tile_15_addr_reg_757                |  10|   0|   10|          0|
    |layer2_output_tile_15_addr_reg_757_pp0_iter1_reg  |  10|   0|   10|          0|
    |layer2_output_tile_16_addr_reg_763                |  10|   0|   10|          0|
    |layer2_output_tile_16_addr_reg_763_pp0_iter1_reg  |  10|   0|   10|          0|
    |layer2_output_tile_1_addr_reg_673                 |  10|   0|   10|          0|
    |layer2_output_tile_1_addr_reg_673_pp0_iter1_reg   |  10|   0|   10|          0|
    |layer2_output_tile_2_addr_reg_679                 |  10|   0|   10|          0|
    |layer2_output_tile_2_addr_reg_679_pp0_iter1_reg   |  10|   0|   10|          0|
    |layer2_output_tile_3_addr_reg_685                 |  10|   0|   10|          0|
    |layer2_output_tile_3_addr_reg_685_pp0_iter1_reg   |  10|   0|   10|          0|
    |layer2_output_tile_4_addr_reg_691                 |  10|   0|   10|          0|
    |layer2_output_tile_4_addr_reg_691_pp0_iter1_reg   |  10|   0|   10|          0|
    |layer2_output_tile_5_addr_reg_697                 |  10|   0|   10|          0|
    |layer2_output_tile_5_addr_reg_697_pp0_iter1_reg   |  10|   0|   10|          0|
    |layer2_output_tile_6_addr_reg_703                 |  10|   0|   10|          0|
    |layer2_output_tile_6_addr_reg_703_pp0_iter1_reg   |  10|   0|   10|          0|
    |layer2_output_tile_7_addr_reg_709                 |  10|   0|   10|          0|
    |layer2_output_tile_7_addr_reg_709_pp0_iter1_reg   |  10|   0|   10|          0|
    |layer2_output_tile_8_addr_reg_715                 |  10|   0|   10|          0|
    |layer2_output_tile_8_addr_reg_715_pp0_iter1_reg   |  10|   0|   10|          0|
    |layer2_output_tile_9_addr_reg_721                 |  10|   0|   10|          0|
    |layer2_output_tile_9_addr_reg_721_pp0_iter1_reg   |  10|   0|   10|          0|
    |layer2_output_tile_addr_reg_667                   |  10|   0|   10|          0|
    |layer2_output_tile_addr_reg_667_pp0_iter1_reg     |  10|   0|   10|          0|
    |select_ln359_reg_662                              |   5|   0|    5|          0|
    |select_ln359_reg_662_pp0_iter1_reg                |   5|   0|    5|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 376|   0|  376|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6|  return value|
|add_ln350                       |   in|   10|     ap_none|                                   add_ln350|        scalar|
|layer2_output_tile_address0     |  out|   10|   ap_memory|                          layer2_output_tile|         array|
|layer2_output_tile_ce0          |  out|    1|   ap_memory|                          layer2_output_tile|         array|
|layer2_output_tile_we0          |  out|    1|   ap_memory|                          layer2_output_tile|         array|
|layer2_output_tile_d0           |  out|   32|   ap_memory|                          layer2_output_tile|         array|
|layer2_output_tile_address1     |  out|   10|   ap_memory|                          layer2_output_tile|         array|
|layer2_output_tile_ce1          |  out|    1|   ap_memory|                          layer2_output_tile|         array|
|layer2_output_tile_q1           |   in|   32|   ap_memory|                          layer2_output_tile|         array|
|layer2_output_tile_1_address0   |  out|   10|   ap_memory|                        layer2_output_tile_1|         array|
|layer2_output_tile_1_ce0        |  out|    1|   ap_memory|                        layer2_output_tile_1|         array|
|layer2_output_tile_1_we0        |  out|    1|   ap_memory|                        layer2_output_tile_1|         array|
|layer2_output_tile_1_d0         |  out|   32|   ap_memory|                        layer2_output_tile_1|         array|
|layer2_output_tile_1_address1   |  out|   10|   ap_memory|                        layer2_output_tile_1|         array|
|layer2_output_tile_1_ce1        |  out|    1|   ap_memory|                        layer2_output_tile_1|         array|
|layer2_output_tile_1_q1         |   in|   32|   ap_memory|                        layer2_output_tile_1|         array|
|layer2_output_tile_2_address0   |  out|   10|   ap_memory|                        layer2_output_tile_2|         array|
|layer2_output_tile_2_ce0        |  out|    1|   ap_memory|                        layer2_output_tile_2|         array|
|layer2_output_tile_2_we0        |  out|    1|   ap_memory|                        layer2_output_tile_2|         array|
|layer2_output_tile_2_d0         |  out|   32|   ap_memory|                        layer2_output_tile_2|         array|
|layer2_output_tile_2_address1   |  out|   10|   ap_memory|                        layer2_output_tile_2|         array|
|layer2_output_tile_2_ce1        |  out|    1|   ap_memory|                        layer2_output_tile_2|         array|
|layer2_output_tile_2_q1         |   in|   32|   ap_memory|                        layer2_output_tile_2|         array|
|layer2_output_tile_3_address0   |  out|   10|   ap_memory|                        layer2_output_tile_3|         array|
|layer2_output_tile_3_ce0        |  out|    1|   ap_memory|                        layer2_output_tile_3|         array|
|layer2_output_tile_3_we0        |  out|    1|   ap_memory|                        layer2_output_tile_3|         array|
|layer2_output_tile_3_d0         |  out|   32|   ap_memory|                        layer2_output_tile_3|         array|
|layer2_output_tile_3_address1   |  out|   10|   ap_memory|                        layer2_output_tile_3|         array|
|layer2_output_tile_3_ce1        |  out|    1|   ap_memory|                        layer2_output_tile_3|         array|
|layer2_output_tile_3_q1         |   in|   32|   ap_memory|                        layer2_output_tile_3|         array|
|layer2_output_tile_4_address0   |  out|   10|   ap_memory|                        layer2_output_tile_4|         array|
|layer2_output_tile_4_ce0        |  out|    1|   ap_memory|                        layer2_output_tile_4|         array|
|layer2_output_tile_4_we0        |  out|    1|   ap_memory|                        layer2_output_tile_4|         array|
|layer2_output_tile_4_d0         |  out|   32|   ap_memory|                        layer2_output_tile_4|         array|
|layer2_output_tile_4_address1   |  out|   10|   ap_memory|                        layer2_output_tile_4|         array|
|layer2_output_tile_4_ce1        |  out|    1|   ap_memory|                        layer2_output_tile_4|         array|
|layer2_output_tile_4_q1         |   in|   32|   ap_memory|                        layer2_output_tile_4|         array|
|layer2_output_tile_5_address0   |  out|   10|   ap_memory|                        layer2_output_tile_5|         array|
|layer2_output_tile_5_ce0        |  out|    1|   ap_memory|                        layer2_output_tile_5|         array|
|layer2_output_tile_5_we0        |  out|    1|   ap_memory|                        layer2_output_tile_5|         array|
|layer2_output_tile_5_d0         |  out|   32|   ap_memory|                        layer2_output_tile_5|         array|
|layer2_output_tile_5_address1   |  out|   10|   ap_memory|                        layer2_output_tile_5|         array|
|layer2_output_tile_5_ce1        |  out|    1|   ap_memory|                        layer2_output_tile_5|         array|
|layer2_output_tile_5_q1         |   in|   32|   ap_memory|                        layer2_output_tile_5|         array|
|layer2_output_tile_6_address0   |  out|   10|   ap_memory|                        layer2_output_tile_6|         array|
|layer2_output_tile_6_ce0        |  out|    1|   ap_memory|                        layer2_output_tile_6|         array|
|layer2_output_tile_6_we0        |  out|    1|   ap_memory|                        layer2_output_tile_6|         array|
|layer2_output_tile_6_d0         |  out|   32|   ap_memory|                        layer2_output_tile_6|         array|
|layer2_output_tile_6_address1   |  out|   10|   ap_memory|                        layer2_output_tile_6|         array|
|layer2_output_tile_6_ce1        |  out|    1|   ap_memory|                        layer2_output_tile_6|         array|
|layer2_output_tile_6_q1         |   in|   32|   ap_memory|                        layer2_output_tile_6|         array|
|layer2_output_tile_7_address0   |  out|   10|   ap_memory|                        layer2_output_tile_7|         array|
|layer2_output_tile_7_ce0        |  out|    1|   ap_memory|                        layer2_output_tile_7|         array|
|layer2_output_tile_7_we0        |  out|    1|   ap_memory|                        layer2_output_tile_7|         array|
|layer2_output_tile_7_d0         |  out|   32|   ap_memory|                        layer2_output_tile_7|         array|
|layer2_output_tile_7_address1   |  out|   10|   ap_memory|                        layer2_output_tile_7|         array|
|layer2_output_tile_7_ce1        |  out|    1|   ap_memory|                        layer2_output_tile_7|         array|
|layer2_output_tile_7_q1         |   in|   32|   ap_memory|                        layer2_output_tile_7|         array|
|layer2_output_tile_8_address0   |  out|   10|   ap_memory|                        layer2_output_tile_8|         array|
|layer2_output_tile_8_ce0        |  out|    1|   ap_memory|                        layer2_output_tile_8|         array|
|layer2_output_tile_8_we0        |  out|    1|   ap_memory|                        layer2_output_tile_8|         array|
|layer2_output_tile_8_d0         |  out|   32|   ap_memory|                        layer2_output_tile_8|         array|
|layer2_output_tile_8_address1   |  out|   10|   ap_memory|                        layer2_output_tile_8|         array|
|layer2_output_tile_8_ce1        |  out|    1|   ap_memory|                        layer2_output_tile_8|         array|
|layer2_output_tile_8_q1         |   in|   32|   ap_memory|                        layer2_output_tile_8|         array|
|layer2_output_tile_9_address0   |  out|   10|   ap_memory|                        layer2_output_tile_9|         array|
|layer2_output_tile_9_ce0        |  out|    1|   ap_memory|                        layer2_output_tile_9|         array|
|layer2_output_tile_9_we0        |  out|    1|   ap_memory|                        layer2_output_tile_9|         array|
|layer2_output_tile_9_d0         |  out|   32|   ap_memory|                        layer2_output_tile_9|         array|
|layer2_output_tile_9_address1   |  out|   10|   ap_memory|                        layer2_output_tile_9|         array|
|layer2_output_tile_9_ce1        |  out|    1|   ap_memory|                        layer2_output_tile_9|         array|
|layer2_output_tile_9_q1         |   in|   32|   ap_memory|                        layer2_output_tile_9|         array|
|layer2_output_tile_10_address0  |  out|   10|   ap_memory|                       layer2_output_tile_10|         array|
|layer2_output_tile_10_ce0       |  out|    1|   ap_memory|                       layer2_output_tile_10|         array|
|layer2_output_tile_10_we0       |  out|    1|   ap_memory|                       layer2_output_tile_10|         array|
|layer2_output_tile_10_d0        |  out|   32|   ap_memory|                       layer2_output_tile_10|         array|
|layer2_output_tile_10_address1  |  out|   10|   ap_memory|                       layer2_output_tile_10|         array|
|layer2_output_tile_10_ce1       |  out|    1|   ap_memory|                       layer2_output_tile_10|         array|
|layer2_output_tile_10_q1        |   in|   32|   ap_memory|                       layer2_output_tile_10|         array|
|layer2_output_tile_11_address0  |  out|   10|   ap_memory|                       layer2_output_tile_11|         array|
|layer2_output_tile_11_ce0       |  out|    1|   ap_memory|                       layer2_output_tile_11|         array|
|layer2_output_tile_11_we0       |  out|    1|   ap_memory|                       layer2_output_tile_11|         array|
|layer2_output_tile_11_d0        |  out|   32|   ap_memory|                       layer2_output_tile_11|         array|
|layer2_output_tile_11_address1  |  out|   10|   ap_memory|                       layer2_output_tile_11|         array|
|layer2_output_tile_11_ce1       |  out|    1|   ap_memory|                       layer2_output_tile_11|         array|
|layer2_output_tile_11_q1        |   in|   32|   ap_memory|                       layer2_output_tile_11|         array|
|layer2_output_tile_12_address0  |  out|   10|   ap_memory|                       layer2_output_tile_12|         array|
|layer2_output_tile_12_ce0       |  out|    1|   ap_memory|                       layer2_output_tile_12|         array|
|layer2_output_tile_12_we0       |  out|    1|   ap_memory|                       layer2_output_tile_12|         array|
|layer2_output_tile_12_d0        |  out|   32|   ap_memory|                       layer2_output_tile_12|         array|
|layer2_output_tile_12_address1  |  out|   10|   ap_memory|                       layer2_output_tile_12|         array|
|layer2_output_tile_12_ce1       |  out|    1|   ap_memory|                       layer2_output_tile_12|         array|
|layer2_output_tile_12_q1        |   in|   32|   ap_memory|                       layer2_output_tile_12|         array|
|layer2_output_tile_13_address0  |  out|   10|   ap_memory|                       layer2_output_tile_13|         array|
|layer2_output_tile_13_ce0       |  out|    1|   ap_memory|                       layer2_output_tile_13|         array|
|layer2_output_tile_13_we0       |  out|    1|   ap_memory|                       layer2_output_tile_13|         array|
|layer2_output_tile_13_d0        |  out|   32|   ap_memory|                       layer2_output_tile_13|         array|
|layer2_output_tile_13_address1  |  out|   10|   ap_memory|                       layer2_output_tile_13|         array|
|layer2_output_tile_13_ce1       |  out|    1|   ap_memory|                       layer2_output_tile_13|         array|
|layer2_output_tile_13_q1        |   in|   32|   ap_memory|                       layer2_output_tile_13|         array|
|layer2_output_tile_14_address0  |  out|   10|   ap_memory|                       layer2_output_tile_14|         array|
|layer2_output_tile_14_ce0       |  out|    1|   ap_memory|                       layer2_output_tile_14|         array|
|layer2_output_tile_14_we0       |  out|    1|   ap_memory|                       layer2_output_tile_14|         array|
|layer2_output_tile_14_d0        |  out|   32|   ap_memory|                       layer2_output_tile_14|         array|
|layer2_output_tile_14_address1  |  out|   10|   ap_memory|                       layer2_output_tile_14|         array|
|layer2_output_tile_14_ce1       |  out|    1|   ap_memory|                       layer2_output_tile_14|         array|
|layer2_output_tile_14_q1        |   in|   32|   ap_memory|                       layer2_output_tile_14|         array|
|layer2_output_tile_15_address0  |  out|   10|   ap_memory|                       layer2_output_tile_15|         array|
|layer2_output_tile_15_ce0       |  out|    1|   ap_memory|                       layer2_output_tile_15|         array|
|layer2_output_tile_15_we0       |  out|    1|   ap_memory|                       layer2_output_tile_15|         array|
|layer2_output_tile_15_d0        |  out|   32|   ap_memory|                       layer2_output_tile_15|         array|
|layer2_output_tile_15_address1  |  out|   10|   ap_memory|                       layer2_output_tile_15|         array|
|layer2_output_tile_15_ce1       |  out|    1|   ap_memory|                       layer2_output_tile_15|         array|
|layer2_output_tile_15_q1        |   in|   32|   ap_memory|                       layer2_output_tile_15|         array|
|layer2_output_tile_16_address0  |  out|   10|   ap_memory|                       layer2_output_tile_16|         array|
|layer2_output_tile_16_ce0       |  out|    1|   ap_memory|                       layer2_output_tile_16|         array|
|layer2_output_tile_16_we0       |  out|    1|   ap_memory|                       layer2_output_tile_16|         array|
|layer2_output_tile_16_d0        |  out|   32|   ap_memory|                       layer2_output_tile_16|         array|
|layer2_output_tile_16_address1  |  out|   10|   ap_memory|                       layer2_output_tile_16|         array|
|layer2_output_tile_16_ce1       |  out|    1|   ap_memory|                       layer2_output_tile_16|         array|
|layer2_output_tile_16_q1        |   in|   32|   ap_memory|                       layer2_output_tile_16|         array|
+--------------------------------+-----+-----+------------+--------------------------------------------+--------------+

