$date
	Fri Dec 30 14:46:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$var wire 2 ! counter_out [1:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module c1 $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 $ rst $end
$var reg 2 % count [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
1$
1#
1"
b0 !
$end
#5000
0"
#10000
b1 !
b1 %
1"
0$
#15000
0"
#20000
b10 !
b10 %
1"
#25000
0"
#30000
b11 !
b11 %
1"
#35000
0"
#40000
b0 !
b0 %
1"
#45000
0"
#50000
b1 !
b1 %
1"
#55000
0"
#60000
b10 !
b10 %
1"
#65000
0"
#70000
b11 !
b11 %
1"
#75000
0"
#80000
b0 !
b0 %
1"
#85000
0"
#90000
b1 !
b1 %
1"
#95000
0"
#100000
b10 !
b10 %
1"
#105000
0"
#110000
b11 !
b11 %
1"
#115000
0"
#120000
b0 !
b0 %
1"
#125000
0"
#130000
b1 !
b1 %
1"
#135000
0"
#140000
b10 !
b10 %
1"
#145000
0"
#150000
b11 !
b11 %
1"
#155000
0"
#160000
b0 !
b0 %
1"
#165000
0"
#170000
b1 !
b1 %
1"
#175000
0"
#180000
b10 !
b10 %
1"
#185000
0"
#190000
b11 !
b11 %
1"
#195000
0"
#200000
b0 !
b0 %
1"
