(S (NP (DT This) (NN paper)) (VP (VBZ explains) (SBAR (WHADVP (WRB how)) (S (VP (TO to) (VP (VB develop) (NP (NNP Verilog) (VP (SBAR (NN hardware) (NN description) (NN language) (PRN (-LRB- -LRB-) (NNP HDL) (-RRB- -RRB-)))) (VBD optimized) (JJ flow) (NN graph) (VBD compiled) (NNS simulators))))))) (. .))
(S (NP (PRP It)) (VP (VBZ is) (VP (VBN claimed) (SBAR (IN that) (S (NP (NP (DT the) (NNS methods) (CC and) (NN algorithms)) (VP (VBN described) (ADVP (RB here)))) (VP (MD can) (VP (VB be) (VP (VBN applied) (PP (IN in) (NP (NP (DT the) (NN development)) (PP (IN of) (NP (NP (NN flow) (NN graph) (NNS compilers)) (PP (IN for) (NP (JJ other) (JJ complex) (NN computer) (NNS languages)))))))))))))) (. .))
(S (NP (DT The) (NN method)) (VP (VP (VBZ uses) (NP (NP (DT the) (NN von) (NNP Neumann) (NN computer) (NN architecture)) (PRN (-LRB- -LRB-) (NP (NNP MRAM) (NN model)) (-RRB- -RRB-))) (PP (IN as) (NP (NP (DT the) (JJS best) (JJ abstract) (NN model)) (PP (IN of) (NP (NN computation)))))) (CC and) (VP (VBZ uses) (NP (NP (NN comparison) (CC and) (NN selection)) (PP (IN of) (NP (JJ alternative) (NN machine) (NN code) (NNS sequences)))) (S (VP (TO to) (VP (VB utilize) (NP (JJ modern) (NN processor) (JJ low) (NN level) (NN parallelism))))))) (. .))
(S (PP (IN By) (S (VP (VBG using) (NP (NP (DT the) (ADJP (JJ anti) (NN formalist)) (NN method)) (VP (VBD described) (ADVP (RB here))))))) (, ,) (NP (DT the) (ADJP (JJS fastest) (JJ available)) (JJ full) (NNP IEEE) (CD 1364) (CD 2005) (NNP Verilog) (NNP HDL) (NN standard) (NNS simulators)) (VP (VBZ has) (VP (VBN been) (VP (VBN developed)))) (. .))
(S (NP (DT The) (NN compiler)) (ADVP (RB only)) (VP (VBD required) (NP (NP (NP (CD 95,000) (NNS lines)) (PP (IN of) (NP (NNP C) (NN code)))) (CC and) (NP (CD two) (NNS developers)))) (. .))
(S (NP (DT This) (NN paper)) (VP (VP (VBZ explains) (SBAR (WHADVP (WRB how)) (S (NP (JJ such) (DT a) (JJ compiled) (NN simulator)) (VP (VBZ validates) (NP (NP (DT the) (NN anti-formalism) (NN computer) (NN science) (NN methodology)) (VP (ADVP (RBS best)) (VBN expressed) (PP (IN by) (NP (NP (NNP Peter) (NNP Naur) (POS 's)) (NN datalogy))))))))) (CC and) (VP (VBZ provides) (NP (NP (JJ specific) (NNS guidelines)) (PP (IN for) (S (VP (VBG applying) (NP (DT the) (NN method)))))))) (. .))
(S (NP (NP (NNP Development) (NN history)) (PP (IN from) (NP (DT a) (JJ slow) (NN interpreter))) (PP (IN into) (NP (DT a) (ADJP (JJ fast) (NN flow) (NN graph) (VBN based)) (NN machine) (NN code) (VBD compiled) (NN simulator)))) (VP (VBZ is) (VP (VBN described))) (. .))
(S (NP (NP (DT The) (NN failure)) (PP (IN of) (NP (NP (JJ initial) (NNS efforts)) (SBAR (WHNP (WDT that)) (S (VP (VBD tried) (S (VP (TO to) (VP (VB convert) (NP (DT a) (JJ full) (ADJP (CD 1364) (JJ compliant)) (NN interpreter)) (PP (IN into) (NP (NP (JJ interpreted) (NN execution)) (PP (IN of) (NP (ADJP (JJ possibly) (NN auto) (VBD generated)) (JJ virtual) (NNS machines)))))))))))))) (VP (VBZ is) (VP (VBN discussed))) (. .))
(S (NP (DT The) (NN argument) (SBAR (IN that) (S (NP (JJ fast) (NNP Verilog) (NN simulation)) (VP (VBZ requires) (NP (NP (JJ detail)) (S (VP (VBG removing) (NP (NN abstraction))))))))) (VP (VBZ is) (VP (VBN shown) (S (VP (TO to) (VP (VB be) (ADJP (JJ incorrect))))))) (. .))
(S (NP (NP (NNS Reasons)) (SBAR (S (NP (VBP parallel) (NNP GPU) (NNP Verilog) (NN simulation)) (VP (VBZ has) (RB not) (VP (VBN succeeded)))))) (VP (VBP are) (VP (VBN given))) (. .))
