17:21:35 **** Incremental Build of configuration Debug for project xaxidma_example_simple_poll_1_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 60206 C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm standalone_domain C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1_system/Debug/system.bif
sdcard_gen --xpfm C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm --sys_config pr_led --bif C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1_system/Debug/system.bif --bitstream C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/bitstream/top.bit --elf C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/Debug/xaxidma_example_simple_poll_1.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/bitstream/top.bit
Running C:/Xilinx/Vitis/2020.1/bin/bootgen  -image C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

17:21:40 Build Finished (took 4s.895ms)

