`timescale 1ns/1ps
module testbench;

	reg clk, rst;
	
	Processor uut(clk, rst);
	
	initial begin
	
		clk = 1;
		
		rst = 1;
		
		#1 rst = 0;
	
	end

endmodule
