

================================================================
== Vitis HLS Report for 'gSumIf'
================================================================
* Date:           Sun Jun 23 03:41:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gSumIf
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.690 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5072|     5072|  25.360 us|  25.360 us|  5073|  5073|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |     5070|     5070|        76|          5|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 76


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 1
  Pipeline-0 : II = 5, D = 76, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.85>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:14]   --->   Operation 79 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:15]   --->   Operation 80 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:12]   --->   Operation 82 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.46ns)   --->   "%store_ln15 = store i10 0, i10 %i" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:15]   --->   Operation 87 'store' 'store_ln15' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 88 [1/1] (0.46ns)   --->   "%store_ln14 = store i64 0, i64 %s" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:14]   --->   Operation 88 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.body" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:17]   --->   Operation 89 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:17]   --->   Operation 90 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.93ns)   --->   "%icmp_ln17 = icmp_eq  i10 %i_1, i10 1000" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:17]   --->   Operation 91 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.93ns)   --->   "%add_ln17 = add i10 %i_1, i10 1" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:17]   --->   Operation 92 'add' 'add_ln17' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.body.split_ifconv, void %for.end" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:17]   --->   Operation 93 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i10 %i_1" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:17]   --->   Operation 94 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln17" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:18]   --->   Operation 95 'getelementptr' 'A_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:18]   --->   Operation 96 'load' 'A_load' <Predicate = (!icmp_ln17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i64 %B, i64 0, i64 %zext_ln17" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:18]   --->   Operation 97 'getelementptr' 'B_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (1.29ns)   --->   "%B_load = load i10 %B_addr" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:18]   --->   Operation 98 'load' 'B_load' <Predicate = (!icmp_ln17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_1 : Operation 99 [1/1] (0.46ns)   --->   "%store_ln15 = store i10 %add_ln17, i10 %i" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:15]   --->   Operation 99 'store' 'store_ln15' <Predicate = (!icmp_ln17)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 100 [1/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:18]   --->   Operation 100 'load' 'A_load' <Predicate = (!icmp_ln17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_2 : Operation 101 [1/2] (1.29ns)   --->   "%B_load = load i10 %B_addr" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:18]   --->   Operation 101 'load' 'B_load' <Predicate = (!icmp_ln17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i64 %A_load" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:18]   --->   Operation 102 'bitcast' 'bitcast_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln18_1 = bitcast i64 %B_load" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:18]   --->   Operation 103 'bitcast' 'bitcast_ln18_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 104 [5/5] (3.52ns)   --->   "%d = dadd i64 %bitcast_ln18, i64 %bitcast_ln18_1" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:18]   --->   Operation 104 'dadd' 'd' <Predicate = (!icmp_ln17)> <Delay = 3.52> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 105 [4/5] (3.17ns)   --->   "%d = dadd i64 %bitcast_ln18, i64 %bitcast_ln18_1" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:18]   --->   Operation 105 'dadd' 'd' <Predicate = (!icmp_ln17)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.17>
ST_5 : Operation 106 [3/5] (3.17ns)   --->   "%d = dadd i64 %bitcast_ln18, i64 %bitcast_ln18_1" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:18]   --->   Operation 106 'dadd' 'd' <Predicate = (!icmp_ln17)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.17>
ST_6 : Operation 107 [2/5] (3.17ns)   --->   "%d = dadd i64 %bitcast_ln18, i64 %bitcast_ln18_1" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:18]   --->   Operation 107 'dadd' 'd' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 108 [1/5] (3.17ns)   --->   "%d = dadd i64 %bitcast_ln18, i64 %bitcast_ln18_1" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:18]   --->   Operation 108 'dadd' 'd' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.52>
ST_8 : Operation 109 [2/2] (2.05ns)   --->   "%tmp_3 = fcmp_ogt  i64 %d, i64 5" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:15->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 109 'dcmp' 'tmp_3' <Predicate = true> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [5/5] (3.52ns)   --->   "%add_i = dadd i64 %d, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 110 'dadd' 'add_i' <Predicate = true> <Delay = 3.52> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [5/5] (3.17ns)   --->   "%add10_i = dadd i64 %d, i64 0.64" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 111 'dadd' 'add10_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.17>
ST_9 : Operation 112 [2/2] (2.05ns)   --->   "%tmp_1 = fcmp_oge  i64 %d, i64 0" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:19]   --->   Operation 112 'dcmp' 'tmp_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/2] (2.05ns)   --->   "%tmp_3 = fcmp_ogt  i64 %d, i64 5" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:15->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 113 'dcmp' 'tmp_3' <Predicate = true> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [4/5] (3.17ns)   --->   "%add_i = dadd i64 %d, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 114 'dadd' 'add_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [4/5] (3.17ns)   --->   "%add10_i = dadd i64 %d, i64 0.64" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 115 'dadd' 'add10_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.17>
ST_10 : Operation 116 [1/2] (2.05ns)   --->   "%tmp_1 = fcmp_oge  i64 %d, i64 0" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:19]   --->   Operation 116 'dcmp' 'tmp_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [3/5] (3.17ns)   --->   "%add_i = dadd i64 %d, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 117 'dadd' 'add_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [3/5] (3.17ns)   --->   "%add10_i = dadd i64 %d, i64 0.64" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 118 'dadd' 'add10_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.17>
ST_11 : Operation 119 [2/5] (3.17ns)   --->   "%add_i = dadd i64 %d, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 119 'dadd' 'add_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [2/5] (3.17ns)   --->   "%add10_i = dadd i64 %d, i64 0.64" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 120 'dadd' 'add10_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.17>
ST_12 : Operation 121 [1/5] (3.17ns)   --->   "%add_i = dadd i64 %d, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 121 'dadd' 'add_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/5] (3.17ns)   --->   "%add10_i = dadd i64 %d, i64 0.64" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 122 'dadd' 'add10_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.68>
ST_13 : Operation 123 [6/6] (3.68ns)   --->   "%mul_i = dmul i64 %add_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 123 'dmul' 'mul_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [6/6] (3.68ns)   --->   "%mul11_i = dmul i64 %add10_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 124 'dmul' 'mul11_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.33>
ST_14 : Operation 125 [5/6] (3.33ns)   --->   "%mul_i = dmul i64 %add_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 125 'dmul' 'mul_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [5/6] (3.33ns)   --->   "%mul11_i = dmul i64 %add10_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 126 'dmul' 'mul11_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.33>
ST_15 : Operation 127 [4/6] (3.33ns)   --->   "%mul_i = dmul i64 %add_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 127 'dmul' 'mul_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 128 [4/6] (3.33ns)   --->   "%mul11_i = dmul i64 %add10_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 128 'dmul' 'mul11_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.33>
ST_16 : Operation 129 [3/6] (3.33ns)   --->   "%mul_i = dmul i64 %add_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 129 'dmul' 'mul_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [3/6] (3.33ns)   --->   "%mul11_i = dmul i64 %add10_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 130 'dmul' 'mul11_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.33>
ST_17 : Operation 131 [2/6] (3.33ns)   --->   "%mul_i = dmul i64 %add_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 131 'dmul' 'mul_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 132 [2/6] (3.33ns)   --->   "%mul11_i = dmul i64 %add10_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 132 'dmul' 'mul11_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.33>
ST_18 : Operation 133 [1/6] (3.33ns)   --->   "%mul_i = dmul i64 %add_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 133 'dmul' 'mul_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 134 [1/6] (3.33ns)   --->   "%mul11_i = dmul i64 %add10_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 134 'dmul' 'mul11_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.52>
ST_19 : Operation 135 [5/5] (3.52ns)   --->   "%add1_i = dadd i64 %mul_i, i64 0.5" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 135 'dadd' 'add1_i' <Predicate = true> <Delay = 3.52> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [5/5] (3.52ns)   --->   "%add12_i = dadd i64 %mul11_i, i64 0.7" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 136 'dadd' 'add12_i' <Predicate = true> <Delay = 3.52> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.17>
ST_20 : Operation 137 [4/5] (3.17ns)   --->   "%add1_i = dadd i64 %mul_i, i64 0.5" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 137 'dadd' 'add1_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 138 [4/5] (3.17ns)   --->   "%add12_i = dadd i64 %mul11_i, i64 0.7" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 138 'dadd' 'add12_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.17>
ST_21 : Operation 139 [3/5] (3.17ns)   --->   "%add1_i = dadd i64 %mul_i, i64 0.5" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 139 'dadd' 'add1_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 140 [3/5] (3.17ns)   --->   "%add12_i = dadd i64 %mul11_i, i64 0.7" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 140 'dadd' 'add12_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.17>
ST_22 : Operation 141 [2/5] (3.17ns)   --->   "%add1_i = dadd i64 %mul_i, i64 0.5" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 141 'dadd' 'add1_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 142 [2/5] (3.17ns)   --->   "%add12_i = dadd i64 %mul11_i, i64 0.7" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 142 'dadd' 'add12_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.17>
ST_23 : Operation 143 [1/5] (3.17ns)   --->   "%add1_i = dadd i64 %mul_i, i64 0.5" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 143 'dadd' 'add1_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 144 [1/5] (3.17ns)   --->   "%add12_i = dadd i64 %mul11_i, i64 0.7" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 144 'dadd' 'add12_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.68>
ST_24 : Operation 145 [6/6] (3.68ns)   --->   "%mul2_i = dmul i64 %add1_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 145 'dmul' 'mul2_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 146 [6/6] (3.68ns)   --->   "%mul13_i = dmul i64 %add12_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 146 'dmul' 'mul13_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.33>
ST_25 : Operation 147 [5/6] (3.33ns)   --->   "%mul2_i = dmul i64 %add1_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 147 'dmul' 'mul2_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 148 [5/6] (3.33ns)   --->   "%mul13_i = dmul i64 %add12_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 148 'dmul' 'mul13_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.33>
ST_26 : Operation 149 [4/6] (3.33ns)   --->   "%mul2_i = dmul i64 %add1_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 149 'dmul' 'mul2_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 150 [4/6] (3.33ns)   --->   "%mul13_i = dmul i64 %add12_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 150 'dmul' 'mul13_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.33>
ST_27 : Operation 151 [3/6] (3.33ns)   --->   "%mul2_i = dmul i64 %add1_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 151 'dmul' 'mul2_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 152 [3/6] (3.33ns)   --->   "%mul13_i = dmul i64 %add12_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 152 'dmul' 'mul13_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.33>
ST_28 : Operation 153 [2/6] (3.33ns)   --->   "%mul2_i = dmul i64 %add1_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 153 'dmul' 'mul2_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 154 [2/6] (3.33ns)   --->   "%mul13_i = dmul i64 %add12_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 154 'dmul' 'mul13_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.33>
ST_29 : Operation 155 [1/6] (3.33ns)   --->   "%mul2_i = dmul i64 %add1_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 155 'dmul' 'mul2_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 156 [1/6] (3.33ns)   --->   "%mul13_i = dmul i64 %add12_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 156 'dmul' 'mul13_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.52>
ST_30 : Operation 157 [5/5] (3.52ns)   --->   "%add3_i = dadd i64 %mul2_i, i64 0.125" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 157 'dadd' 'add3_i' <Predicate = true> <Delay = 3.52> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 158 [5/5] (3.52ns)   --->   "%add14_i = dadd i64 %mul13_i, i64 0.21" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 158 'dadd' 'add14_i' <Predicate = true> <Delay = 3.52> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.17>
ST_31 : Operation 159 [4/5] (3.17ns)   --->   "%add3_i = dadd i64 %mul2_i, i64 0.125" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 159 'dadd' 'add3_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 160 [4/5] (3.17ns)   --->   "%add14_i = dadd i64 %mul13_i, i64 0.21" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 160 'dadd' 'add14_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.17>
ST_32 : Operation 161 [3/5] (3.17ns)   --->   "%add3_i = dadd i64 %mul2_i, i64 0.125" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 161 'dadd' 'add3_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 162 [3/5] (3.17ns)   --->   "%add14_i = dadd i64 %mul13_i, i64 0.21" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 162 'dadd' 'add14_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.17>
ST_33 : Operation 163 [2/5] (3.17ns)   --->   "%add3_i = dadd i64 %mul2_i, i64 0.125" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 163 'dadd' 'add3_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 164 [2/5] (3.17ns)   --->   "%add14_i = dadd i64 %mul13_i, i64 0.21" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 164 'dadd' 'add14_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.17>
ST_34 : Operation 165 [1/5] (3.17ns)   --->   "%add3_i = dadd i64 %mul2_i, i64 0.125" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 165 'dadd' 'add3_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 166 [1/5] (3.17ns)   --->   "%add14_i = dadd i64 %mul13_i, i64 0.21" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 166 'dadd' 'add14_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.68>
ST_35 : Operation 167 [6/6] (3.68ns)   --->   "%mul4_i = dmul i64 %add3_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 167 'dmul' 'mul4_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 168 [6/6] (3.68ns)   --->   "%mul15_i = dmul i64 %add14_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 168 'dmul' 'mul15_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.33>
ST_36 : Operation 169 [5/6] (3.33ns)   --->   "%mul4_i = dmul i64 %add3_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 169 'dmul' 'mul4_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 170 [5/6] (3.33ns)   --->   "%mul15_i = dmul i64 %add14_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 170 'dmul' 'mul15_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.33>
ST_37 : Operation 171 [4/6] (3.33ns)   --->   "%mul4_i = dmul i64 %add3_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 171 'dmul' 'mul4_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 172 [4/6] (3.33ns)   --->   "%mul15_i = dmul i64 %add14_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 172 'dmul' 'mul15_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.33>
ST_38 : Operation 173 [3/6] (3.33ns)   --->   "%mul4_i = dmul i64 %add3_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 173 'dmul' 'mul4_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 174 [3/6] (3.33ns)   --->   "%mul15_i = dmul i64 %add14_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 174 'dmul' 'mul15_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.33>
ST_39 : Operation 175 [2/6] (3.33ns)   --->   "%mul4_i = dmul i64 %add3_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 175 'dmul' 'mul4_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 176 [2/6] (3.33ns)   --->   "%mul15_i = dmul i64 %add14_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 176 'dmul' 'mul15_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.33>
ST_40 : Operation 177 [1/6] (3.33ns)   --->   "%mul4_i = dmul i64 %add3_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 177 'dmul' 'mul4_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 178 [1/6] (3.33ns)   --->   "%mul15_i = dmul i64 %add14_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 178 'dmul' 'mul15_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.52>
ST_41 : Operation 179 [5/5] (3.52ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 179 'dadd' 'add5_i' <Predicate = true> <Delay = 3.52> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 180 [5/5] (3.52ns)   --->   "%add16_i = dadd i64 %mul15_i, i64 0.33" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 180 'dadd' 'add16_i' <Predicate = true> <Delay = 3.52> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.17>
ST_42 : Operation 181 [4/5] (3.17ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 181 'dadd' 'add5_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 182 [4/5] (3.17ns)   --->   "%add16_i = dadd i64 %mul15_i, i64 0.33" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 182 'dadd' 'add16_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.17>
ST_43 : Operation 183 [3/5] (3.17ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 183 'dadd' 'add5_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 184 [3/5] (3.17ns)   --->   "%add16_i = dadd i64 %mul15_i, i64 0.33" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 184 'dadd' 'add16_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.17>
ST_44 : Operation 185 [2/5] (3.17ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 185 'dadd' 'add5_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 186 [2/5] (3.17ns)   --->   "%add16_i = dadd i64 %mul15_i, i64 0.33" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 186 'dadd' 'add16_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.17>
ST_45 : Operation 187 [1/5] (3.17ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 187 'dadd' 'add5_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 188 [1/5] (3.17ns)   --->   "%add16_i = dadd i64 %mul15_i, i64 0.33" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 188 'dadd' 'add16_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.68>
ST_46 : Operation 189 [6/6] (3.68ns)   --->   "%mul6_i = dmul i64 %add5_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 189 'dmul' 'mul6_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 190 [6/6] (3.68ns)   --->   "%mul17_i = dmul i64 %add16_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 190 'dmul' 'mul17_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.33>
ST_47 : Operation 191 [5/6] (3.33ns)   --->   "%mul6_i = dmul i64 %add5_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 191 'dmul' 'mul6_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 192 [5/6] (3.33ns)   --->   "%mul17_i = dmul i64 %add16_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 192 'dmul' 'mul17_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.33>
ST_48 : Operation 193 [4/6] (3.33ns)   --->   "%mul6_i = dmul i64 %add5_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 193 'dmul' 'mul6_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 194 [4/6] (3.33ns)   --->   "%mul17_i = dmul i64 %add16_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 194 'dmul' 'mul17_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.33>
ST_49 : Operation 195 [3/6] (3.33ns)   --->   "%mul6_i = dmul i64 %add5_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 195 'dmul' 'mul6_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 196 [3/6] (3.33ns)   --->   "%mul17_i = dmul i64 %add16_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 196 'dmul' 'mul17_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.33>
ST_50 : Operation 197 [2/6] (3.33ns)   --->   "%mul6_i = dmul i64 %add5_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 197 'dmul' 'mul6_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 198 [2/6] (3.33ns)   --->   "%mul17_i = dmul i64 %add16_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 198 'dmul' 'mul17_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.33>
ST_51 : Operation 199 [1/6] (3.33ns)   --->   "%mul6_i = dmul i64 %add5_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 199 'dmul' 'mul6_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 200 [1/6] (3.33ns)   --->   "%mul17_i = dmul i64 %add16_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 200 'dmul' 'mul17_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.52>
ST_52 : Operation 201 [5/5] (3.52ns)   --->   "%add7_i = dadd i64 %mul6_i, i64 0.5" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 201 'dadd' 'add7_i' <Predicate = true> <Delay = 3.52> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 202 [5/5] (3.52ns)   --->   "%add18_i = dadd i64 %mul17_i, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 202 'dadd' 'add18_i' <Predicate = true> <Delay = 3.52> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.17>
ST_53 : Operation 203 [4/5] (3.17ns)   --->   "%add7_i = dadd i64 %mul6_i, i64 0.5" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 203 'dadd' 'add7_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 204 [4/5] (3.17ns)   --->   "%add18_i = dadd i64 %mul17_i, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 204 'dadd' 'add18_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.17>
ST_54 : Operation 205 [3/5] (3.17ns)   --->   "%add7_i = dadd i64 %mul6_i, i64 0.5" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 205 'dadd' 'add7_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 206 [3/5] (3.17ns)   --->   "%add18_i = dadd i64 %mul17_i, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 206 'dadd' 'add18_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.17>
ST_55 : Operation 207 [2/5] (3.17ns)   --->   "%add7_i = dadd i64 %mul6_i, i64 0.5" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 207 'dadd' 'add7_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 208 [2/5] (3.17ns)   --->   "%add18_i = dadd i64 %mul17_i, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 208 'dadd' 'add18_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.17>
ST_56 : Operation 209 [1/5] (3.17ns)   --->   "%add7_i = dadd i64 %mul6_i, i64 0.5" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 209 'dadd' 'add7_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 210 [1/5] (3.17ns)   --->   "%add18_i = dadd i64 %mul17_i, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 210 'dadd' 'add18_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.68>
ST_57 : Operation 211 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i64 %d" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:19]   --->   Operation 211 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 212 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln19, i32 52, i32 62" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:19]   --->   Operation 212 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i64 %bitcast_ln19" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:19]   --->   Operation 213 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 214 [1/1] (0.96ns)   --->   "%icmp_ln19 = icmp_ne  i11 %tmp, i11 2047" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:19]   --->   Operation 214 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 215 [1/1] (1.31ns)   --->   "%icmp_ln19_1 = icmp_eq  i52 %trunc_ln19, i52 0" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:19]   --->   Operation 215 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 216 [1/1] (0.14ns)   --->   "%or_ln19 = or i1 %icmp_ln19_1, i1 %icmp_ln19" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:19]   --->   Operation 216 'or' 'or_ln19' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 217 [6/6] (3.68ns)   --->   "%mul8_i = dmul i64 %add7_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 217 'dmul' 'mul8_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 218 [6/6] (3.68ns)   --->   "%mul19_i = dmul i64 %add18_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 218 'dmul' 'mul19_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.33>
ST_58 : Operation 219 [5/6] (3.33ns)   --->   "%mul8_i = dmul i64 %add7_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 219 'dmul' 'mul8_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 220 [5/6] (3.33ns)   --->   "%mul19_i = dmul i64 %add18_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 220 'dmul' 'mul19_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.33>
ST_59 : Operation 221 [4/6] (3.33ns)   --->   "%mul8_i = dmul i64 %add7_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 221 'dmul' 'mul8_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 222 [4/6] (3.33ns)   --->   "%mul19_i = dmul i64 %add18_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 222 'dmul' 'mul19_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.33>
ST_60 : Operation 223 [3/6] (3.33ns)   --->   "%mul8_i = dmul i64 %add7_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 223 'dmul' 'mul8_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 224 [3/6] (3.33ns)   --->   "%mul19_i = dmul i64 %add18_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 224 'dmul' 'mul19_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.33>
ST_61 : Operation 225 [2/6] (3.33ns)   --->   "%mul8_i = dmul i64 %add7_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 225 'dmul' 'mul8_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 226 [2/6] (3.33ns)   --->   "%mul19_i = dmul i64 %add18_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 226 'dmul' 'mul19_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.33>
ST_62 : Operation 227 [1/6] (3.33ns)   --->   "%mul8_i = dmul i64 %add7_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 227 'dmul' 'mul8_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 228 [1/6] (3.33ns)   --->   "%mul19_i = dmul i64 %add18_i, i64 %d" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 228 'dmul' 'mul19_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 0.00>

State 64 <SV = 63> <Delay = 3.17>
ST_64 : Operation 229 [5/5] (3.17ns)   --->   "%add9_i = dadd i64 %mul8_i, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 229 'dadd' 'add9_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.17>
ST_65 : Operation 230 [4/5] (3.17ns)   --->   "%add9_i = dadd i64 %mul8_i, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 230 'dadd' 'add9_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 231 [5/5] (3.17ns)   --->   "%add20_i = dadd i64 %mul19_i, i64 0.125" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 231 'dadd' 'add20_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.17>
ST_66 : Operation 232 [3/5] (3.17ns)   --->   "%add9_i = dadd i64 %mul8_i, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 232 'dadd' 'add9_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 233 [4/5] (3.17ns)   --->   "%add20_i = dadd i64 %mul19_i, i64 0.125" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 233 'dadd' 'add20_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.17>
ST_67 : Operation 234 [2/5] (3.17ns)   --->   "%add9_i = dadd i64 %mul8_i, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 234 'dadd' 'add9_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 235 [3/5] (3.17ns)   --->   "%add20_i = dadd i64 %mul19_i, i64 0.125" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 235 'dadd' 'add20_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.17>
ST_68 : Operation 236 [1/5] (3.17ns)   --->   "%add9_i = dadd i64 %mul8_i, i64 0.25" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:16->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 236 'dadd' 'add9_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 237 [2/5] (3.17ns)   --->   "%add20_i = dadd i64 %mul19_i, i64 0.125" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 237 'dadd' 'add20_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.61>
ST_69 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln15)   --->   "%and_ln15 = and i1 %or_ln19, i1 %tmp_3" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:15->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 238 'and' 'and_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 239 [1/5] (3.17ns)   --->   "%add20_i = dadd i64 %mul19_i, i64 0.125" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:18->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 239 'dadd' 'add20_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 240 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln15 = select i1 %and_ln15, i64 %add9_i, i64 %add20_i" [HLS-benchmarks/DSS/gSumIf/src/g.cpp:15->HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 240 'select' 'select_ln15' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 70 <SV = 69> <Delay = 0.00>

State 71 <SV = 70> <Delay = 3.17>
ST_71 : Operation 241 [1/1] (0.00ns)   --->   "%s_load = load i64 %s" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 241 'load' 's_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 242 [5/5] (3.17ns)   --->   "%s_1 = dadd i64 %s_load, i64 %select_ln15" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 242 'dadd' 's_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 254 [1/1] (0.00ns)   --->   "%s_load_1 = load i64 %s" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:26]   --->   Operation 254 'load' 's_load_1' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_71 : Operation 255 [1/1] (0.00ns)   --->   "%ret_ln26 = ret i64 %s_load_1" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:26]   --->   Operation 255 'ret' 'ret_ln26' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 72 <SV = 71> <Delay = 3.17>
ST_72 : Operation 243 [4/5] (3.17ns)   --->   "%s_1 = dadd i64 %s_load, i64 %select_ln15" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 243 'dadd' 's_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.17>
ST_73 : Operation 244 [3/5] (3.17ns)   --->   "%s_1 = dadd i64 %s_load, i64 %select_ln15" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 244 'dadd' 's_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.17>
ST_74 : Operation 245 [2/5] (3.17ns)   --->   "%s_1 = dadd i64 %s_load, i64 %select_ln15" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 245 'dadd' 's_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.61>
ST_75 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%and_ln19 = and i1 %or_ln19, i1 %tmp_1" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:19]   --->   Operation 246 'and' 'and_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 247 [1/5] (3.17ns)   --->   "%s_1 = dadd i64 %s_load, i64 %select_ln15" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:23]   --->   Operation 247 'dadd' 's_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 248 [1/1] (0.43ns) (out node of the LUT)   --->   "%s_2 = select i1 %and_ln19, i64 %s_1, i64 %s_load" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:19]   --->   Operation 248 'select' 's_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 76 <SV = 75> <Delay = 0.46>
ST_76 : Operation 249 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:14]   --->   Operation 249 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 250 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:14]   --->   Operation 250 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 251 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:17]   --->   Operation 251 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 252 [1/1] (0.46ns)   --->   "%store_ln14 = store i64 %s_2, i64 %s" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:14]   --->   Operation 252 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_76 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.body" [HLS-benchmarks/DSS/gSumIf/src/gSumIf.cpp:17]   --->   Operation 253 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s                      (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111]
i                      (alloca           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln12     (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln15             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln14             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln17                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln17              (icmp             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111100000]
add_ln17               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln17                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln17              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr                 (getelementptr    ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000]
B_addr                 (getelementptr    ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln15             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load                 (load             ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000]
B_load                 (load             ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln18           (bitcast          ) [ 01101111000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln18_1         (bitcast          ) [ 01101111000000000000000000000000000000000000000000000000000000000000000000000]
d                      (dadd             ) [ 01111100111111111111111111111111111111111111111111111111111111100000000000000]
tmp_3                  (dcmp             ) [ 01111100001111111111111111111111111111111111111111111111111111111111110000000]
tmp_1                  (dcmp             ) [ 01111100000111111111111111111111111111111111111111111111111111111111111111110]
add_i                  (dadd             ) [ 01111100000001111110000000000000000000000000000000000000000000000000000000000]
add10_i                (dadd             ) [ 01111100000001111110000000000000000000000000000000000000000000000000000000000]
mul_i                  (dmul             ) [ 01111100000000000001111100000000000000000000000000000000000000000000000000000]
mul11_i                (dmul             ) [ 01111100000000000001111100000000000000000000000000000000000000000000000000000]
add1_i                 (dadd             ) [ 01111100000000000000000011111100000000000000000000000000000000000000000000000]
add12_i                (dadd             ) [ 01111100000000000000000011111100000000000000000000000000000000000000000000000]
mul2_i                 (dmul             ) [ 01111100000000000000000000000011111000000000000000000000000000000000000000000]
mul13_i                (dmul             ) [ 01111100000000000000000000000011111000000000000000000000000000000000000000000]
add3_i                 (dadd             ) [ 01111100000000000000000000000000000111111000000000000000000000000000000000000]
add14_i                (dadd             ) [ 01111100000000000000000000000000000111111000000000000000000000000000000000000]
mul4_i                 (dmul             ) [ 01111100000000000000000000000000000000000111110000000000000000000000000000000]
mul15_i                (dmul             ) [ 01111100000000000000000000000000000000000111110000000000000000000000000000000]
add5_i                 (dadd             ) [ 01111100000000000000000000000000000000000000001111110000000000000000000000000]
add16_i                (dadd             ) [ 01111100000000000000000000000000000000000000001111110000000000000000000000000]
mul6_i                 (dmul             ) [ 01111100000000000000000000000000000000000000000000001111100000000000000000000]
mul17_i                (dmul             ) [ 01111100000000000000000000000000000000000000000000001111100000000000000000000]
add7_i                 (dadd             ) [ 01111100000000000000000000000000000000000000000000000000011111100000000000000]
add18_i                (dadd             ) [ 01111100000000000000000000000000000000000000000000000000011111100000000000000]
bitcast_ln19           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln19             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln19              (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln19_1            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln19                (or               ) [ 01111100000000000000000000000000000000000000000000000000001111111111111111110]
mul8_i                 (dmul             ) [ 01111100000000000000000000000000000000000000000000000000000000011111100000000]
mul19_i                (dmul             ) [ 01111100000000000000000000000000000000000000000000000000000000011111110000000]
add9_i                 (dadd             ) [ 00001000000000000000000000000000000000000000000000000000000000000000010000000]
and_ln15               (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add20_i                (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln15            (select           ) [ 01111100000000000000000000000000000000000000000000000000000000000000001111110]
s_load                 (load             ) [ 00111100000000000000000000000000000000000000000000000000000000000000000011110]
and_ln19               (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
s_1                    (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
s_2                    (select           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000001]
specpipeline_ln14      (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln14 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln17      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln14             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln17                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
s_load_1               (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln26               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="s_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="A_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="B_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="10" slack="0"/>
<pin id="93" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="d/3 add1_i/19 add3_i/30 add5_i/41 add7_i/52 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="1"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i/8 add12_i/19 add14_i/30 add16_i/41 add18_i/52 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="0"/>
<pin id="114" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add10_i/8 add9_i/64 add20_i/65 s_1/71 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="1"/>
<pin id="126" dir="0" index="1" bw="64" slack="6"/>
<pin id="127" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i/13 mul2_i/24 mul4_i/35 mul6_i/46 mul8_i/57 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="1"/>
<pin id="130" dir="0" index="1" bw="64" slack="6"/>
<pin id="131" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul11_i/13 mul13_i/24 mul15_i/35 mul17_i/46 mul19_i/57 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="1"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="60"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/8 tmp_1/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln15_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="10" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln14_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_1_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln17_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="6" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln17_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln17_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln15_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="0"/>
<pin id="171" dir="0" index="1" bw="10" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="bitcast_ln18_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="bitcast_ln18_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="1"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18_1/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="bitcast_ln19_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="50"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/57 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="0" index="3" bw="7" slack="0"/>
<pin id="190" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/57 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln19_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/57 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln19_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/57 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln19_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="52" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/57 "/>
</bind>
</comp>

<comp id="211" class="1004" name="or_ln19_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/57 "/>
</bind>
</comp>

<comp id="217" class="1004" name="and_ln15_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="12"/>
<pin id="219" dir="0" index="1" bw="1" slack="60"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15/69 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln15_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="1"/>
<pin id="224" dir="0" index="2" bw="64" slack="0"/>
<pin id="225" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/69 "/>
</bind>
</comp>

<comp id="228" class="1004" name="s_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="70"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/71 "/>
</bind>
</comp>

<comp id="232" class="1004" name="and_ln19_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="18"/>
<pin id="234" dir="0" index="1" bw="1" slack="65"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/75 "/>
</bind>
</comp>

<comp id="236" class="1004" name="s_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="0" index="2" bw="64" slack="4"/>
<pin id="240" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_2/75 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln14_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="0" index="1" bw="64" slack="75"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/76 "/>
</bind>
</comp>

<comp id="247" class="1004" name="s_load_1_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="70"/>
<pin id="249" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load_1/71 "/>
</bind>
</comp>

<comp id="250" class="1005" name="s_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="258" class="1005" name="i_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="0"/>
<pin id="260" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln17_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="269" class="1005" name="A_addr_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="1"/>
<pin id="271" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="274" class="1005" name="B_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="1"/>
<pin id="276" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="279" class="1005" name="A_load_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="284" class="1005" name="B_load_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="289" class="1005" name="bitcast_ln18_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln18 "/>
</bind>
</comp>

<comp id="294" class="1005" name="bitcast_ln18_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln18_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="d_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_3_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="60"/>
<pin id="311" dir="1" index="1" bw="1" slack="60"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="65"/>
<pin id="316" dir="1" index="1" bw="1" slack="65"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="319" class="1005" name="add_i_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

<comp id="324" class="1005" name="add10_i_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="1"/>
<pin id="326" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add10_i "/>
</bind>
</comp>

<comp id="329" class="1005" name="mul_i_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="1"/>
<pin id="331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="334" class="1005" name="mul11_i_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="1"/>
<pin id="336" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul11_i "/>
</bind>
</comp>

<comp id="339" class="1005" name="add1_i_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="1"/>
<pin id="341" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add1_i "/>
</bind>
</comp>

<comp id="344" class="1005" name="add12_i_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add12_i "/>
</bind>
</comp>

<comp id="349" class="1005" name="mul2_i_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul2_i "/>
</bind>
</comp>

<comp id="354" class="1005" name="mul13_i_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="1"/>
<pin id="356" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul13_i "/>
</bind>
</comp>

<comp id="359" class="1005" name="add3_i_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i "/>
</bind>
</comp>

<comp id="364" class="1005" name="add14_i_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add14_i "/>
</bind>
</comp>

<comp id="369" class="1005" name="mul4_i_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul4_i "/>
</bind>
</comp>

<comp id="374" class="1005" name="mul15_i_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="1"/>
<pin id="376" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul15_i "/>
</bind>
</comp>

<comp id="379" class="1005" name="add5_i_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add5_i "/>
</bind>
</comp>

<comp id="384" class="1005" name="add16_i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add16_i "/>
</bind>
</comp>

<comp id="389" class="1005" name="mul6_i_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="1"/>
<pin id="391" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i "/>
</bind>
</comp>

<comp id="394" class="1005" name="mul17_i_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="1"/>
<pin id="396" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul17_i "/>
</bind>
</comp>

<comp id="399" class="1005" name="add7_i_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add7_i "/>
</bind>
</comp>

<comp id="404" class="1005" name="add18_i_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add18_i "/>
</bind>
</comp>

<comp id="409" class="1005" name="or_ln19_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="12"/>
<pin id="411" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="or_ln19 "/>
</bind>
</comp>

<comp id="415" class="1005" name="mul8_i_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="2"/>
<pin id="417" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="mul8_i "/>
</bind>
</comp>

<comp id="420" class="1005" name="mul19_i_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="3"/>
<pin id="422" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="mul19_i "/>
</bind>
</comp>

<comp id="425" class="1005" name="add9_i_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="1"/>
<pin id="427" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add9_i "/>
</bind>
</comp>

<comp id="430" class="1005" name="select_ln15_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="2"/>
<pin id="432" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="select_ln15 "/>
</bind>
</comp>

<comp id="435" class="1005" name="s_load_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_load "/>
</bind>
</comp>

<comp id="441" class="1005" name="s_2_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="42" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="121"><net_src comp="46" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="148" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="148" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="148" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="173"><net_src comp="157" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="174" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="181"><net_src comp="178" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="198"><net_src comp="182" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="185" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="195" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="56" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="199" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="226"><net_src comp="217" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="111" pin="2"/><net_sink comp="221" pin=2"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="111" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="253"><net_src comp="68" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="261"><net_src comp="72" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="268"><net_src comp="151" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="76" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="277"><net_src comp="89" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="282"><net_src comp="83" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="287"><net_src comp="96" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="292"><net_src comp="174" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="297"><net_src comp="178" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="302"><net_src comp="102" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="308"><net_src comp="299" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="312"><net_src comp="132" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="317"><net_src comp="132" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="322"><net_src comp="106" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="327"><net_src comp="111" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="332"><net_src comp="124" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="337"><net_src comp="128" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="342"><net_src comp="102" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="347"><net_src comp="106" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="352"><net_src comp="124" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="357"><net_src comp="128" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="362"><net_src comp="102" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="367"><net_src comp="106" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="372"><net_src comp="124" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="377"><net_src comp="128" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="382"><net_src comp="102" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="387"><net_src comp="106" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="392"><net_src comp="124" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="397"><net_src comp="128" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="402"><net_src comp="102" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="407"><net_src comp="106" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="412"><net_src comp="211" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="418"><net_src comp="124" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="423"><net_src comp="128" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="428"><net_src comp="111" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="433"><net_src comp="221" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="438"><net_src comp="228" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="444"><net_src comp="236" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="243" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: gSumIf : A | {1 2 }
	Port: gSumIf : B | {1 2 }
  - Chain level:
	State 1
		store_ln15 : 1
		store_ln14 : 1
		i_1 : 1
		icmp_ln17 : 2
		add_ln17 : 2
		br_ln17 : 3
		zext_ln17 : 2
		A_addr : 3
		A_load : 4
		B_addr : 3
		B_load : 4
		store_ln15 : 3
	State 2
	State 3
		d : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
		tmp : 1
		trunc_ln19 : 1
		icmp_ln19 : 2
		icmp_ln19_1 : 2
		or_ln19 : 3
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
		select_ln15 : 1
	State 70
	State 71
		s_1 : 1
		ret_ln26 : 1
	State 72
	State 73
	State 74
	State 75
		s_2 : 1
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_102     |    3    |   457   |   701   |
|   dadd   |     grp_fu_106     |    3    |   457   |   701   |
|          |     grp_fu_111     |    3    |   457   |   701   |
|----------|--------------------|---------|---------|---------|
|   dmul   |     grp_fu_124     |    8    |   373   |   121   |
|          |     grp_fu_128     |    8    |   373   |   121   |
|----------|--------------------|---------|---------|---------|
|  select  | select_ln15_fu_221 |    0    |    0    |    64   |
|          |     s_2_fu_236     |    0    |    0    |    64   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln17_fu_151  |    0    |    0    |    17   |
|   icmp   |  icmp_ln19_fu_199  |    0    |    0    |    18   |
|          | icmp_ln19_1_fu_205 |    0    |    0    |    59   |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln17_fu_157  |    0    |    0    |    17   |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln15_fu_217  |    0    |    0    |    2    |
|          |   and_ln19_fu_232  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln19_fu_211   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|   dcmp   |     grp_fu_132     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |  zext_ln17_fu_163  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_185     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln19_fu_195 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    25   |   2117  |   2590  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    A_addr_reg_269    |   10   |
|    A_load_reg_279    |   64   |
|    B_addr_reg_274    |   10   |
|    B_load_reg_284    |   64   |
|    add10_i_reg_324   |   64   |
|    add12_i_reg_344   |   64   |
|    add14_i_reg_364   |   64   |
|    add16_i_reg_384   |   64   |
|    add18_i_reg_404   |   64   |
|    add1_i_reg_339    |   64   |
|    add3_i_reg_359    |   64   |
|    add5_i_reg_379    |   64   |
|    add7_i_reg_399    |   64   |
|    add9_i_reg_425    |   64   |
|     add_i_reg_319    |   64   |
|bitcast_ln18_1_reg_294|   64   |
| bitcast_ln18_reg_289 |   64   |
|       d_reg_299      |   64   |
|       i_reg_258      |   10   |
|   icmp_ln17_reg_265  |    1   |
|    mul11_i_reg_334   |   64   |
|    mul13_i_reg_354   |   64   |
|    mul15_i_reg_374   |   64   |
|    mul17_i_reg_394   |   64   |
|    mul19_i_reg_420   |   64   |
|    mul2_i_reg_349    |   64   |
|    mul4_i_reg_369    |   64   |
|    mul6_i_reg_389    |   64   |
|    mul8_i_reg_415    |   64   |
|     mul_i_reg_329    |   64   |
|    or_ln19_reg_409   |    1   |
|      s_2_reg_441     |   64   |
|    s_load_reg_435    |   64   |
|       s_reg_250      |   64   |
|  select_ln15_reg_430 |   64   |
|     tmp_1_reg_314    |    1   |
|     tmp_3_reg_309    |    1   |
+----------------------+--------+
|         Total        |  1954  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_96 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_102    |  p0  |   6  |  64  |   384  ||    31   |
|    grp_fu_102    |  p1  |   5  |  64  |   320  ||    14   |
|    grp_fu_106    |  p0  |   5  |  64  |   320  ||    26   |
|    grp_fu_106    |  p1  |   4  |  64  |   256  ||    9    |
|    grp_fu_111    |  p0  |   5  |  64  |   320  ||    26   |
|    grp_fu_111    |  p1  |   4  |  64  |   256  ||    9    |
|    grp_fu_124    |  p0  |   5  |  64  |   320  ||    26   |
|    grp_fu_128    |  p0  |   5  |  64  |   320  ||    26   |
|    grp_fu_132    |  p1  |   2  |  64  |   128  |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  2664  || 6.02929 ||   185   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |    -   |  2117  |  2590  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   185  |
|  Register |    -   |    -   |  1954  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |    6   |  4071  |  2775  |
+-----------+--------+--------+--------+--------+
