<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Dedicated IO 10 Configuration Register - configuration_dedicated_io_10</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Dedicated IO 10 Configuration Register - configuration_dedicated_io_10</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the electrical behavior and direction of Dedicated IO 10</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6</a> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr>
<td align="left">[18:17] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr>
<td align="left">[21:19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RTRIM">Bias trim bits</a> </td></tr>
<tr>
<td align="left">[31:22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull down drive strength - PD_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp52fd5df59afdf65e3564f0c6ad5e89b6"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG"></a></p>
<p>Configuration bits for NMOS pull down drive strength.</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafc27b64ea369abbfaebf128b1e5b39ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gafc27b64ea369abbfaebf128b1e5b39ce">ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafc27b64ea369abbfaebf128b1e5b39ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8233fae1ada2099012b400a29767108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gac8233fae1ada2099012b400a29767108">ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gac8233fae1ada2099012b400a29767108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9258c66bf22635c35f2677e375019a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga9258c66bf22635c35f2677e375019a7d">ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga9258c66bf22635c35f2677e375019a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga481420757e9bc001a07cd26289842250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga481420757e9bc001a07cd26289842250">ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ga481420757e9bc001a07cd26289842250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab62b389669087665ca0d6be71d33840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gaab62b389669087665ca0d6be71d33840">ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:gaab62b389669087665ca0d6be71d33840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c63a177e08ee229db0b5072aeb60c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gaa9c63a177e08ee229db0b5072aeb60c3">ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:gaa9c63a177e08ee229db0b5072aeb60c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fea20238e8ceca34104127e6987ea5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga7fea20238e8ceca34104127e6987ea5e">ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga7fea20238e8ceca34104127e6987ea5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8483f9d0c23ff10c9f2bd57ec8c1807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gaa8483f9d0c23ff10c9f2bd57ec8c1807">ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:gaa8483f9d0c23ff10c9f2bd57ec8c1807"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NMOS slew rate - PD_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp01e2ab445e836f45f768536ea9676f84"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT"></a></p>
<p>Configuration bit for output pull down slew rate control</p>
<p>0 : slow N slew</p>
<p>1 : fast N slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2026ff5e2cb9adf3b5b3b846b25bf1ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga2026ff5e2cb9adf3b5b3b846b25bf1ca">ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga2026ff5e2cb9adf3b5b3b846b25bf1ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga629817cf4671eb565a4dc3664dac6b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga629817cf4671eb565a4dc3664dac6b6a">ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga629817cf4671eb565a4dc3664dac6b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebd9be046b58ddab9c47fba0e2361c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga7ebd9be046b58ddab9c47fba0e2361c5">ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7ebd9be046b58ddab9c47fba0e2361c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099f999a161eee0ea4405f0e7c01d7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga099f999a161eee0ea4405f0e7c01d7de">ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga099f999a161eee0ea4405f0e7c01d7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2e04adc5cdffeb7aef4bb664111323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga3e2e04adc5cdffeb7aef4bb664111323">ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga3e2e04adc5cdffeb7aef4bb664111323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1db4e0c32a61e494daf4480d594565ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga1db4e0c32a61e494daf4480d594565ff">ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1db4e0c32a61e494daf4480d594565ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7303729060a0fa2ba136f686cf95f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gabb7303729060a0fa2ba136f686cf95f7">ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:gabb7303729060a0fa2ba136f686cf95f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e008fb486eb3f2fe35548b484ba01ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga3e008fb486eb3f2fe35548b484ba01ae">ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga3e008fb486eb3f2fe35548b484ba01ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpee0fb1883c38fa6d6fd352549fe4676d"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga12e199bf00e93e5fcd3f1dbafffb0990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga12e199bf00e93e5fcd3f1dbafffb0990">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga12e199bf00e93e5fcd3f1dbafffb0990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e7dd09e75378fb5b6b82d45c61bafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga52e7dd09e75378fb5b6b82d45c61bafa">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga52e7dd09e75378fb5b6b82d45c61bafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa52e15d2b3570c8974c1f9aa1b49d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gaaa52e15d2b3570c8974c1f9aa1b49d14">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaaa52e15d2b3570c8974c1f9aa1b49d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc84f201a5e779f3d5ba6e532c7cef42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gafc84f201a5e779f3d5ba6e532c7cef42">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:gafc84f201a5e779f3d5ba6e532c7cef42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18fd07508fddab25787c04a35eb03258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga18fd07508fddab25787c04a35eb03258">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:ga18fd07508fddab25787c04a35eb03258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c8a2e200dea116a4a9f0ebc2ebabc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga26c8a2e200dea116a4a9f0ebc2ebabc9">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga26c8a2e200dea116a4a9f0ebc2ebabc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43214bab27adb805dfd1f80885aa6cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga43214bab27adb805dfd1f80885aa6cf3">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:ga43214bab27adb805dfd1f80885aa6cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb05071c95970d76be1fed72115b2d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gabdb05071c95970d76be1fed72115b2d6">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:gabdb05071c95970d76be1fed72115b2d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull up drive strength - PU_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd6807c41f5f6335419be9ff3b95084db"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG"></a></p>
<p>Configuration bits for PMOS pull up drive strength</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga97f5f815155edce03efeed5f2b9aa7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga97f5f815155edce03efeed5f2b9aa7cb">ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga97f5f815155edce03efeed5f2b9aa7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692dcc05ed8660e2e85aac72a22a85ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga692dcc05ed8660e2e85aac72a22a85ab">ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga692dcc05ed8660e2e85aac72a22a85ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4630e5abe7dc5e28804e04237af93c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga4630e5abe7dc5e28804e04237af93c33">ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga4630e5abe7dc5e28804e04237af93c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b7e7c551f800d0a36b7fa3f4124814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga59b7e7c551f800d0a36b7fa3f4124814">ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:ga59b7e7c551f800d0a36b7fa3f4124814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb0ff6c60928304c5f0f717d2259bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gacdb0ff6c60928304c5f0f717d2259bc5">ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:gacdb0ff6c60928304c5f0f717d2259bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30fbe39098a0a260a7815336f88fd655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga30fbe39098a0a260a7815336f88fd655">ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga30fbe39098a0a260a7815336f88fd655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62691b409c4baab81baf4ed9ea0cf2c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga62691b409c4baab81baf4ed9ea0cf2c6">ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga62691b409c4baab81baf4ed9ea0cf2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1ff92fa7d3d97b1cdff1074d214180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga1b1ff92fa7d3d97b1cdff1074d214180">ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:ga1b1ff92fa7d3d97b1cdff1074d214180"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PMOS slew rate - PU_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp55c9635000e32014ab6a6c3d0a0f7bec"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT"></a></p>
<p>Configuration bit for output pull up slew rate control</p>
<p>0 : slow P slew</p>
<p>1 : fast P slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga27cc009db9306fa84d11b02780399a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga27cc009db9306fa84d11b02780399a57">ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga27cc009db9306fa84d11b02780399a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5b91f5f5dea93fb1aa91034f81d5eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gaed5b91f5f5dea93fb1aa91034f81d5eb">ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaed5b91f5f5dea93fb1aa91034f81d5eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca293edd33fa521b7a154daaa0602ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gaca293edd33fa521b7a154daaa0602ea4">ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaca293edd33fa521b7a154daaa0602ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf90e532b9d77704eaf4750c9fa5a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gaabf90e532b9d77704eaf4750c9fa5a0a">ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:gaabf90e532b9d77704eaf4750c9fa5a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e5852653f26d1296d6e0bd3f090d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga97e5852653f26d1296d6e0bd3f090d4c">ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga97e5852653f26d1296d6e0bd3f090d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab233534544a7fdfef8dec0a8ebb70bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gab233534544a7fdfef8dec0a8ebb70bde">ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab233534544a7fdfef8dec0a8ebb70bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59eb073495d7ddb8ae42f8280b3a96f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga59eb073495d7ddb8ae42f8280b3a96f0">ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga59eb073495d7ddb8ae42f8280b3a96f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae49b393309b36ce451f76e32f444727b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gae49b393309b36ce451f76e32f444727b">ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:gae49b393309b36ce451f76e32f444727b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_15to14 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7e88b1f6d99baabe9a8c1edae817ea03"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaca6b76db31c0b693f76a322da14765b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gaca6b76db31c0b693f76a322da14765b3">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaca6b76db31c0b693f76a322da14765b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab772d18fd877904948b63156d60981bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gab772d18fd877904948b63156d60981bd">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gab772d18fd877904948b63156d60981bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05544c1f572e0c4c7915eeb3d4459b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga05544c1f572e0c4c7915eeb3d4459b9b">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga05544c1f572e0c4c7915eeb3d4459b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65596fd2d04a9411dc8b3ef92cd58ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga65596fd2d04a9411dc8b3ef92cd58ee5">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:ga65596fd2d04a9411dc8b3ef92cd58ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3acacb8e9ef76716a271213aae3582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gaed3acacb8e9ef76716a271213aae3582">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:gaed3acacb8e9ef76716a271213aae3582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc144a01b8e0b583ebe1807e89b2aa75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gafc144a01b8e0b583ebe1807e89b2aa75">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafc144a01b8e0b583ebe1807e89b2aa75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4987728ba7fc30f1329b576b5162ac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gac4987728ba7fc30f1329b576b5162ac2">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:gac4987728ba7fc30f1329b576b5162ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a44599d8534f0ac54e9f6759e4276df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga1a44599d8534f0ac54e9f6759e4276df">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:ga1a44599d8534f0ac54e9f6759e4276df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Weak pull up signal - WK_PU_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe8e60101d1c38be21a7b00a66ae83e20"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN"></a></p>
<p>Configuration bit for weak pull up enable</p>
<p>0 : weak pull up disable</p>
<p>1 : weak pull up enable</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad4b8bc72b3a093e0157be73897837f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gad4b8bc72b3a093e0157be73897837f32">ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad4b8bc72b3a093e0157be73897837f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab372699c0bbb98f911686d740bfdda9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gaab372699c0bbb98f911686d740bfdda9">ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaab372699c0bbb98f911686d740bfdda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dddfe7b40bc2b0de2ee401640cd08ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga5dddfe7b40bc2b0de2ee401640cd08ae">ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5dddfe7b40bc2b0de2ee401640cd08ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87744925b0f20c1753ad51dc74d24d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gab87744925b0f20c1753ad51dc74d24d9">ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:gab87744925b0f20c1753ad51dc74d24d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7756f1dc5e41b6574526c163be9f509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gab7756f1dc5e41b6574526c163be9f509">ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:gab7756f1dc5e41b6574526c163be9f509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a0237fa703072a1c823757e3473ef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga20a0237fa703072a1c823757e3473ef6">ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga20a0237fa703072a1c823757e3473ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc39ed280aac7c68ce4b78de29ddd60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gabbc39ed280aac7c68ce4b78de29ddd60">ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:gabbc39ed280aac7c68ce4b78de29ddd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab600f77904ac24b09e272748b9a7c580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gab600f77904ac24b09e272748b9a7c580">ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:gab600f77904ac24b09e272748b9a7c580"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LVTTL input buffer enable signal - INPUT_BUF_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1ade8f24d56665b7fe7b12865b59706d"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN"></a></p>
<p>Configuration bits for LVTTL input buffer enable</p>
<p>00 : disable</p>
<p>01 : 1.8V TTL</p>
<p>10 : 2.5V/3.0V TTL</p>
<p>11 : 1.8V TTL</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa7c85c6d27c62d56d7fe639874ae966f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gaa7c85c6d27c62d56d7fe639874ae966f">ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gaa7c85c6d27c62d56d7fe639874ae966f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e8795d04fc96a32ba68d763adb1fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga84e8795d04fc96a32ba68d763adb1fe7">ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga84e8795d04fc96a32ba68d763adb1fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652bd95ca5e94101030804b88221514f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga652bd95ca5e94101030804b88221514f">ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga652bd95ca5e94101030804b88221514f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa76a349ac8fca8da992c8447099dee9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gaa76a349ac8fca8da992c8447099dee9d">ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN_SET_MSK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:gaa76a349ac8fca8da992c8447099dee9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261fd4d6175b29d73931078a92b4bb7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga261fd4d6175b29d73931078a92b4bb7e">ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN_CLR_MSK</a>&#160;&#160;&#160;0xfff9ffff</td></tr>
<tr class="separator:ga261fd4d6175b29d73931078a92b4bb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e737cc433ff7a0457fc1ff858385c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga2e737cc433ff7a0457fc1ff858385c6b">ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga2e737cc433ff7a0457fc1ff858385c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2a1503d08229e6ddf942057b9e801b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gabc2a1503d08229e6ddf942057b9e801b">ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td></tr>
<tr class="separator:gabc2a1503d08229e6ddf942057b9e801b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf374ccba0f103a837f5747fac05be842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gaf374ccba0f103a837f5747fac05be842">ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td></tr>
<tr class="separator:gaf374ccba0f103a837f5747fac05be842"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Bias trim bits - RTRIM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4083dfc66ed3b8860af9b1f0ebccee75"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_10_RTRIM"></a></p>
<p>Configuration bits for bias trim</p>
<p>000 : disable</p>
<p>001 : default</p>
<p>010 : trim low</p>
<p>100 : trim high</p>
<p>others : invalid/reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa0e2b297c4ec04fac2fbbeafeb6623bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gaa0e2b297c4ec04fac2fbbeafeb6623bf">ALT_PINMUX_DCTD_IO_CFG_10_RTRIM_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gaa0e2b297c4ec04fac2fbbeafeb6623bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834e721555d7b2342bff9993ec1d3431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga834e721555d7b2342bff9993ec1d3431">ALT_PINMUX_DCTD_IO_CFG_10_RTRIM_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga834e721555d7b2342bff9993ec1d3431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ff0e2d09d5db1b67f0711f5b07d7df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gac1ff0e2d09d5db1b67f0711f5b07d7df">ALT_PINMUX_DCTD_IO_CFG_10_RTRIM_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gac1ff0e2d09d5db1b67f0711f5b07d7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65e177062f225f8191dc5448ee520ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga65e177062f225f8191dc5448ee520ce8">ALT_PINMUX_DCTD_IO_CFG_10_RTRIM_SET_MSK</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr class="separator:ga65e177062f225f8191dc5448ee520ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaad97ffdaff03a5d4b3652a82faffdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gadaad97ffdaff03a5d4b3652a82faffdd">ALT_PINMUX_DCTD_IO_CFG_10_RTRIM_CLR_MSK</a>&#160;&#160;&#160;0xffc7ffff</td></tr>
<tr class="separator:gadaad97ffdaff03a5d4b3652a82faffdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdfa364449c683ae9f377831c4ee8923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gacdfa364449c683ae9f377831c4ee8923">ALT_PINMUX_DCTD_IO_CFG_10_RTRIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gacdfa364449c683ae9f377831c4ee8923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83af2a18b3733517ae442e49321a21ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga83af2a18b3733517ae442e49321a21ec">ALT_PINMUX_DCTD_IO_CFG_10_RTRIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td></tr>
<tr class="separator:ga83af2a18b3733517ae442e49321a21ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a55f490218a96bc1fd22d4d11ba7f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga9a55f490218a96bc1fd22d4d11ba7f8a">ALT_PINMUX_DCTD_IO_CFG_10_RTRIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td></tr>
<tr class="separator:ga9a55f490218a96bc1fd22d4d11ba7f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to22 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp242b0d82121a455cf45428bafbf63800"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga726945b09bbc8d50361337765f1e27b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga726945b09bbc8d50361337765f1e27b4">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga726945b09bbc8d50361337765f1e27b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02173baf28ee8db99e506c1e1396ea1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga02173baf28ee8db99e506c1e1396ea1e">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga02173baf28ee8db99e506c1e1396ea1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e561e14e13836df1dd0bebd14b9555b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga6e561e14e13836df1dd0bebd14b9555b">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga6e561e14e13836df1dd0bebd14b9555b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b8ec19b772a1c7b9dd8329778cb94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga61b8ec19b772a1c7b9dd8329778cb94d">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22_SET_MSK</a>&#160;&#160;&#160;0xffc00000</td></tr>
<tr class="separator:ga61b8ec19b772a1c7b9dd8329778cb94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d6a0712e01a19203f7fc102e915770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gad8d6a0712e01a19203f7fc102e915770">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22_CLR_MSK</a>&#160;&#160;&#160;0x003fffff</td></tr>
<tr class="separator:gad8d6a0712e01a19203f7fc102e915770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac98e79ce335798c066aed620d56cd00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gaac98e79ce335798c066aed620d56cd00">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaac98e79ce335798c066aed620d56cd00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70352765cac9076871a688b419729481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga70352765cac9076871a688b419729481">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td></tr>
<tr class="separator:ga70352765cac9076871a688b419729481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af76c7a37569a82a357c8904c0a5e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga4af76c7a37569a82a357c8904c0a5e2c">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td></tr>
<tr class="separator:ga4af76c7a37569a82a357c8904c0a5e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10__s">ALT_PINMUX_DCTD_IO_CFG_10_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa116ac9c710fc7a86b33450c1f2f32eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gaa116ac9c710fc7a86b33450c1f2f32eb">ALT_PINMUX_DCTD_IO_CFG_10_RESET</a>&#160;&#160;&#160;0x000d0008</td></tr>
<tr class="separator:gaa116ac9c710fc7a86b33450c1f2f32eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4cc5220bd894fbc1dfe23e759066795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#gac4cc5220bd894fbc1dfe23e759066795">ALT_PINMUX_DCTD_IO_CFG_10_OFST</a>&#160;&#160;&#160;0x128</td></tr>
<tr class="separator:gac4cc5220bd894fbc1dfe23e759066795"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga28965578b73060f4ac11aa4b2a34c6b5"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10__s">ALT_PINMUX_DCTD_IO_CFG_10_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga28965578b73060f4ac11aa4b2a34c6b5">ALT_PINMUX_DCTD_IO_CFG_10_t</a></td></tr>
<tr class="separator:ga28965578b73060f4ac11aa4b2a34c6b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_10_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html">ALT_PINMUX_DCTD_IO_CFG_10</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad2426d2d5502a95765a68309f0dcca5b"></a>uint32_t</td>
<td class="fieldname">
PD_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af956784ee31f95d74bfc5484aad09bcc"></a>uint32_t</td>
<td class="fieldname">
PD_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2ea25bedfd8e3cb652c8c115a2b4d6d9"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to6: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac466502f5d9799a4c3c8bf9670c5b937"></a>uint32_t</td>
<td class="fieldname">
PU_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1c983c8d05c3719599db8587501c0284"></a>uint32_t</td>
<td class="fieldname">
PU_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6c882aa8f08fa696489f746aa23c52d9"></a>const uint32_t</td>
<td class="fieldname">
Reserved_15to14: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9b782ce90e4db6f512a7b68d8d7d5c54"></a>uint32_t</td>
<td class="fieldname">
WK_PU_EN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac8d9252bcf00d22bbe271df64fc968c3"></a>uint32_t</td>
<td class="fieldname">
INPUT_BUF_EN: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad03f3b3ded653073db322bb9b7d351e4"></a>uint32_t</td>
<td class="fieldname">
RTRIM: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RTRIM">Bias trim bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a90c8defbb1ebea8d1b427a955865a3e8"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to22: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gafc27b64ea369abbfaebf128b1e5b39ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac8233fae1ada2099012b400a29767108"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9258c66bf22635c35f2677e375019a7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga481420757e9bc001a07cd26289842250"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaab62b389669087665ca0d6be71d33840"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa9c63a177e08ee229db0b5072aeb60c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7fea20238e8ceca34104127e6987ea5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa8483f9d0c23ff10c9f2bd57ec8c1807"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_10_PD_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2026ff5e2cb9adf3b5b3b846b25bf1ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga629817cf4671eb565a4dc3664dac6b6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7ebd9be046b58ddab9c47fba0e2361c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga099f999a161eee0ea4405f0e7c01d7de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3e2e04adc5cdffeb7aef4bb664111323"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1db4e0c32a61e494daf4480d594565ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabb7303729060a0fa2ba136f686cf95f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3e008fb486eb3f2fe35548b484ba01ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_10_PD_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga12e199bf00e93e5fcd3f1dbafffb0990"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga52e7dd09e75378fb5b6b82d45c61bafa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaa52e15d2b3570c8974c1f9aa1b49d14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafc84f201a5e779f3d5ba6e532c7cef42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga18fd07508fddab25787c04a35eb03258"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga26c8a2e200dea116a4a9f0ebc2ebabc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga43214bab27adb805dfd1f80885aa6cf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gabdb05071c95970d76be1fed72115b2d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_7TO6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga97f5f815155edce03efeed5f2b9aa7cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga692dcc05ed8660e2e85aac72a22a85ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4630e5abe7dc5e28804e04237af93c33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga59b7e7c551f800d0a36b7fa3f4124814"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacdb0ff6c60928304c5f0f717d2259bc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga30fbe39098a0a260a7815336f88fd655"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga62691b409c4baab81baf4ed9ea0cf2c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1b1ff92fa7d3d97b1cdff1074d214180"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_10_PU_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga27cc009db9306fa84d11b02780399a57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaed5b91f5f5dea93fb1aa91034f81d5eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaca293edd33fa521b7a154daaa0602ea4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaabf90e532b9d77704eaf4750c9fa5a0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga97e5852653f26d1296d6e0bd3f090d4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab233534544a7fdfef8dec0a8ebb70bde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga59eb073495d7ddb8ae42f8280b3a96f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae49b393309b36ce451f76e32f444727b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_10_PU_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaca6b76db31c0b693f76a322da14765b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab772d18fd877904948b63156d60981bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga05544c1f572e0c4c7915eeb3d4459b9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga65596fd2d04a9411dc8b3ef92cd58ee5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaed3acacb8e9ef76716a271213aae3582"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafc144a01b8e0b583ebe1807e89b2aa75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac4987728ba7fc30f1329b576b5162ac2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1a44599d8534f0ac54e9f6759e4276df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_15TO14</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad4b8bc72b3a093e0157be73897837f32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaab372699c0bbb98f911686d740bfdda9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5dddfe7b40bc2b0de2ee401640cd08ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab87744925b0f20c1753ad51dc74d24d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab7756f1dc5e41b6574526c163be9f509"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga20a0237fa703072a1c823757e3473ef6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabbc39ed280aac7c68ce4b78de29ddd60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab600f77904ac24b09e272748b9a7c580"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_10_WK_PU_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa7c85c6d27c62d56d7fe639874ae966f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga84e8795d04fc96a32ba68d763adb1fe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga652bd95ca5e94101030804b88221514f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa76a349ac8fca8da992c8447099dee9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN_SET_MSK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga261fd4d6175b29d73931078a92b4bb7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN_CLR_MSK&#160;&#160;&#160;0xfff9ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2e737cc433ff7a0457fc1ff858385c6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabc2a1503d08229e6ddf942057b9e801b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf374ccba0f103a837f5747fac05be842"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_10_INPUT_BUF_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa0e2b297c4ec04fac2fbbeafeb6623bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RTRIM_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RTRIM">ALT_PINMUX_DCTD_IO_CFG_10_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga834e721555d7b2342bff9993ec1d3431"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RTRIM_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RTRIM">ALT_PINMUX_DCTD_IO_CFG_10_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac1ff0e2d09d5db1b67f0711f5b07d7df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RTRIM_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RTRIM">ALT_PINMUX_DCTD_IO_CFG_10_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga65e177062f225f8191dc5448ee520ce8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RTRIM_SET_MSK&#160;&#160;&#160;0x00380000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RTRIM">ALT_PINMUX_DCTD_IO_CFG_10_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadaad97ffdaff03a5d4b3652a82faffdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RTRIM_CLR_MSK&#160;&#160;&#160;0xffc7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RTRIM">ALT_PINMUX_DCTD_IO_CFG_10_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacdfa364449c683ae9f377831c4ee8923"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RTRIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RTRIM">ALT_PINMUX_DCTD_IO_CFG_10_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga83af2a18b3733517ae442e49321a21ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RTRIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RTRIM">ALT_PINMUX_DCTD_IO_CFG_10_RTRIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9a55f490218a96bc1fd22d4d11ba7f8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RTRIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RTRIM">ALT_PINMUX_DCTD_IO_CFG_10_RTRIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga726945b09bbc8d50361337765f1e27b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga02173baf28ee8db99e506c1e1396ea1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6e561e14e13836df1dd0bebd14b9555b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga61b8ec19b772a1c7b9dd8329778cb94d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22_SET_MSK&#160;&#160;&#160;0xffc00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad8d6a0712e01a19203f7fc102e915770"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22_CLR_MSK&#160;&#160;&#160;0x003fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaac98e79ce335798c066aed620d56cd00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga70352765cac9076871a688b419729481"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4af76c7a37569a82a357c8904c0a5e2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_10_RSVD_31TO22</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa116ac9c710fc7a86b33450c1f2f32eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_RESET&#160;&#160;&#160;0x000d0008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html">ALT_PINMUX_DCTD_IO_CFG_10</a> register. </p>

</div>
</div>
<a class="anchor" id="gac4cc5220bd894fbc1dfe23e759066795"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_10_OFST&#160;&#160;&#160;0x128</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html">ALT_PINMUX_DCTD_IO_CFG_10</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga28965578b73060f4ac11aa4b2a34c6b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10__s">ALT_PINMUX_DCTD_IO_CFG_10_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html#ga28965578b73060f4ac11aa4b2a34c6b5">ALT_PINMUX_DCTD_IO_CFG_10_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__10.html">ALT_PINMUX_DCTD_IO_CFG_10</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:46 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
