;
; Dataplane Automated Testing System
;
; Copyright (c) 2015-2016, Intel Corporation.
; Copyright (c) 2016, Viosoft Corporation.
; All rights reserved.
;
; Redistribution and use in source and binary forms, with or without
; modification, are permitted provided that the following conditions
; are met:
;
;   * Redistributions of source code must retain the above copyright
;     notice, this list of conditions and the following disclaimer.
;   * Redistributions in binary form must reproduce the above copyright
;     notice, this list of conditions and the following disclaimer in
;     the documentation and/or other materials provided with the
;     distribution.
;   * Neither the name of Intel Corporation nor the names of its
;     contributors may be used to endorse or promote products derived
;     from this software without specific prior written permission.
;
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
; "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
; LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
; A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
; OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
; SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
; LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
; DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
; THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
; (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
;

[eal options]
-n=4 ; force number of memory channels
no-output=no ; disable DPDK debug output
;eal=-w 0000:00:04.0 -w 0000:00:05.0 -w 0000:00:06.0 -w 0000:00:07.0

[port 0]
name=p0
mac=hardware
[port 1]
name=p1
mac=hardware
[port 2]
name=p2
mac=hardware
[port 3]
name=p3
mac=hardware

[defaults]
mempool size=4K

[global]
start time=5
name=Basic Gen

[core 0s0]
mode=master

[core 1s1]
name=p0
task=0
mode=gen
tx port=p0
bps=1250000000
; Ethernet + IP + UDP
pkt inline=68 05 ca 31 f9 48 68 05 ca 31 f9 40 08 00 45 00 00 1c 00 01 00 00 40 11 76 b8 01 01 01 0b 01 01 01 0c 13 88 13 88 00 08 d4 b5  FFFFFFFF
lat pos=42

[core 2s1]
name=p1
task=0
mode=gen
tx port=p1
bps=1250000000
; Ethernet + IP + UDP
pkt inline=68 05 ca 31 f9 49 68 05 ca 31 f9 41 08 00 45 00 00 1c 00 01 00 00 40 11 72 b6 02 02 02 0b 02 02 02 0c 13 88 13 88 00 08 d0 b3 FFFFFFFF
lat pos=42

[core 3s1]
name=p2
task=0
mode=gen
tx port=p2
bps=1250000000
; Ethernet + IP + UDP
pkt inline=68 05 ca 31 f9 4a 68 05 ca 31 f9 42 08 00 45 00 00 1c 00 01 00 00 40 11 6e b4 03 03 03 0b 03 03 03 0c 13 88 13 88 00 08 cc b1  FFFFFFFF
lat pos=42

[core 4s1]
name=p3
task=0
mode=gen
tx port=p3
bps=1250000000
; Ethernet + IP + UDP
pkt inline=68 05 ca 31 f9 4b 68 05 ca 31 f9 43 08 00 45 00 00 1c 00 01 00 00 40 11 6a b2 04 04 04 0b 04 04 04 0c 13 88 13 88 00 08 c8 af  FFFFFFFF
lat pos=42

[core 5s1]
task=0
mode=lat
;mode=nop
rx port=p0
lat pos=42

[core 6s1]
task=0
mode=lat
;mode=nop
rx port=p1
lat pos=42

[core 7s1]
task=0
mode=lat
;mode=nop
rx port=p2
lat pos=42

[core 8s1]
task=0
mode=lat
;mode=nop
rx port=p3
lat pos=42
