<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub Verilog Monthly Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2022-11-01T02:00:33Z</updated>
  <subtitle>Monthly Trending of Verilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>pConst/basic_verilog</title>
    <updated>2022-11-01T02:00:33Z</updated>
    <id>tag:github.com,2022-11-01:/pConst/basic_verilog</id>
    <link href="https://github.com/pConst/basic_verilog" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Must-have verilog systemverilog modules&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>RapidSilicon/litex_reference_designs</title>
    <updated>2022-11-01T02:00:33Z</updated>
    <id>tag:github.com,2022-11-01:/RapidSilicon/litex_reference_designs</id>
    <link href="https://github.com/RapidSilicon/litex_reference_designs" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Litex Reference Designs provides reference designs created out of IP Catalog using Litex integration capabilities.&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>lnis-uofu/OpenFPGA</title>
    <updated>2022-11-01T02:00:33Z</updated>
    <id>tag:github.com,2022-11-01:/lnis-uofu/OpenFPGA</id>
    <link href="https://github.com/lnis-uofu/OpenFPGA" rel="alternate"></link>
    <summary type="html">&lt;p&gt;An Open-source FPGA IP Generator&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>