{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 11:25:24 2013 " "Info: Processing started: Fri Oct 04 11:25:24 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab6 -c lab6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab6 -c lab6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[9\] LEDR\[9\] 9.258 ns Longest " "Info: Longest tpd from source pin \"SW\[9\]\" to destination pin \"LEDR\[9\]\" is 9.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[9\] 1 PIN PIN_A13 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 11; PIN Node = 'SW\[9\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "lab6.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab6/lab6.bdf" { { 160 16 184 176 "SW\[0\]" "" } { 176 16 184 192 "SW\[1\]" "" } { 192 16 184 208 "SW\[2\]" "" } { 208 16 184 224 "SW\[3\]" "" } { 224 16 184 240 "SW\[4\]" "" } { 240 16 184 256 "SW\[5\]" "" } { 256 16 184 272 "SW\[6\]" "" } { 272 16 184 288 "SW\[7\]" "" } { 288 16 184 304 "SW\[8\]" "" } { 304 16 184 320 "SW\[9\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.214 ns) + CELL(0.150 ns) 4.363 ns decode:inst21\|inst27 2 COMB LCCOMB_X60_Y1_N2 1 " "Info: 2: + IC(3.214 ns) + CELL(0.150 ns) = 4.363 ns; Loc. = LCCOMB_X60_Y1_N2; Fanout = 1; COMB Node = 'decode:inst21\|inst27'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.364 ns" { SW[9] decode:inst21|inst27 } "NODE_NAME" } } { "decode.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab6/decode.bdf" { { 976 688 752 1024 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.117 ns) + CELL(2.778 ns) 9.258 ns LEDR\[9\] 3 PIN PIN_Y13 0 " "Info: 3: + IC(2.117 ns) + CELL(2.778 ns) = 9.258 ns; Loc. = PIN_Y13; Fanout = 0; PIN Node = 'LEDR\[9\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.895 ns" { decode:inst21|inst27 LEDR[9] } "NODE_NAME" } } { "lab6.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab6/lab6.bdf" { { 160 584 760 176 "LEDR\[0\]" "" } { 176 584 760 192 "LEDR\[1\]" "" } { 192 584 760 208 "LEDR\[2\]" "" } { 208 584 760 224 "LEDR\[3\]" "" } { 224 584 760 240 "LEDR\[4\]" "" } { 240 584 760 256 "LEDR\[5\]" "" } { 256 584 760 272 "LEDR\[6\]" "" } { 272 584 760 288 "LEDR\[7\]" "" } { 288 584 760 304 "LEDR\[8\]" "" } { 304 584 760 320 "LEDR\[9\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.927 ns ( 42.42 % ) " "Info: Total cell delay = 3.927 ns ( 42.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.331 ns ( 57.58 % ) " "Info: Total interconnect delay = 5.331 ns ( 57.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.258 ns" { SW[9] decode:inst21|inst27 LEDR[9] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "9.258 ns" { SW[9] {} SW[9]~combout {} decode:inst21|inst27 {} LEDR[9] {} } { 0.000ns 0.000ns 3.214ns 2.117ns } { 0.000ns 0.999ns 0.150ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 11:25:24 2013 " "Info: Processing ended: Fri Oct 04 11:25:24 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
