`timescale 1ps / 1ps
module module_0 (
    output [~  id_1 : id_1] id_2,
    input id_3
);
  output [id_2 : 1] id_4;
endmodule
