	component sopc_2 is
		port (
			botao_export     : in    std_logic                    := 'X';             -- export
			clk_clk          : in    std_logic                    := 'X';             -- clk
			entrada_c_export : in    std_logic_vector(7 downto 0) := (others => 'X'); -- export
			hex0_export      : out   std_logic_vector(7 downto 0);                    -- export
			hex1_export      : out   std_logic_vector(7 downto 0);                    -- export
			hex2_export      : out   std_logic_vector(7 downto 0);                    -- export
			hex3_export      : out   std_logic_vector(7 downto 0);                    -- export
			hex5_export      : out   std_logic_vector(7 downto 0);                    -- export
			hex_4_export     : out   std_logic_vector(7 downto 0);                    -- export
			porta_a_export   : inout std_logic_vector(7 downto 0) := (others => 'X'); -- export
			porta_b_export   : inout std_logic_vector(7 downto 0) := (others => 'X'); -- export
			reset_reset_n    : in    std_logic                    := 'X';             -- reset_n
			saida_c_export   : out   std_logic_vector(7 downto 0);                    -- export
			spi_MISO         : in    std_logic                    := 'X';             -- MISO
			spi_MOSI         : out   std_logic;                                       -- MOSI
			spi_SCLK         : out   std_logic;                                       -- SCLK
			spi_SS_n         : out   std_logic_vector(1 downto 0);                    -- SS_n
			sw_export        : in    std_logic_vector(9 downto 0) := (others => 'X'); -- export
			to_export        : out   std_logic;                                       -- export
			uart_rxd         : in    std_logic                    := 'X';             -- rxd
			uart_txd         : out   std_logic                                        -- txd
		);
	end component sopc_2;

