[dram_structure]
protocol = DDR4
bankgroups = 4
banks_per_group = 4
rows = 32768
columns = 1024
device_width = 4
BL = 16 

[timing]
tCK = 0.416
AL = 0
CL = 40
CWL = 38 # CL-2 according to some MICRON DDR5 SDRAM datasheet
tRCD = 40
tRP = 40
tRAS = 77
tRFC = 710
tRFC2 = 527 # derived from tRFC ratio
tRFC4 = 324 # derived
tREFI = 3900
tRPRE = 1 #?
tWPRE = 1 #?
tRRD_S = 4 #? tRRD = 8 from DRAMSIM2
tRRD_L = 8
tWTR_S = 4  #? tWTR = 6 from DRAMSIM2
tWTR_L = 12
tFAW = 32
tWR = 30
tWR2 = 25
tRTP = 12
tCCD_S = 4
tCCD_L = 8
tCKE = 8
tCKESR = 9
tXS = 576 #?
tXP = 8
tRTRS = 2 

[power]
VDD = 1.2 #didn't model power
IDD0 = 57
IPP0 = 3.0
IDD2P = 25
IDD2N = 37
IDD3P = 43
IDD3N = 52
IDD4W = 150
IDD4R = 168
IDD5AB = 250
IDD6x = 30 

[system]
channel_size = 4096 #?
channels = 16
bus_width = 32
address_mapping = rorababgcoch #wtv. default
queue_structure = PER_BANK
refresh_policy = RANK_LEVEL_STAGGERED
row_buf_policy = CLOSE_PAGE
cmd_queue_size = 32 #originally 8. idk if 32 is right, but should be OK to overprovision
trans_queue_size = 32 

[other]
epoch_period = 1587301
output_level = 1
output_prefix = DDR5_baseline
