// Seed: 295092830
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd12,
    parameter id_4 = 32'd7
) (
    input wor _id_0,
    input wire id_1,
    input wand id_2,
    input tri0 id_3,
    output supply0 _id_4,
    input wire id_5,
    output supply1 id_6,
    input supply1 id_7,
    input wire id_8,
    output wor id_9,
    output wor id_10,
    output wire id_11,
    output tri id_12
);
  parameter id_14 = 1'b0 - (1);
  wire id_15;
  logic [id_4 : 1] id_16;
  ;
  module_0 modCall_1 (
      id_16,
      id_14,
      id_14,
      id_14,
      id_15
  );
  wire [-1 : id_0] id_17;
endmodule
