#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026ec4b179b0 .scope module, "CPU_tb" "CPU_tb" 2 2;
 .timescale 0 0;
v0000026ec4b4bf20_0 .net "ALUout", 63 0, v0000026ec4b0c410_0;  1 drivers
v0000026ec4b4c9c0_0 .var "clock", 0 0;
v0000026ec4b4cd80_0 .net "counter", 63 0, v0000026ec4b43930_0;  1 drivers
v0000026ec4b4c100_0 .net "instruction", 31 0, v0000026ec4b43f70_0;  1 drivers
v0000026ec4b4c1a0_0 .net "memdata", 63 0, v0000026ec4b432f0_0;  1 drivers
v0000026ec4b4c380_0 .net "read1", 63 0, v0000026ec4b46630_0;  1 drivers
v0000026ec4b4b660_0 .net "read2", 63 0, v0000026ec4b47850_0;  1 drivers
S_0000026ec4b17b40 .scope module, "cpu" "cpu" 2 13, 3 18 0, S_0000026ec4b179b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 64 "counter";
    .port_info 2 /OUTPUT 32 "instruction";
    .port_info 3 /OUTPUT 64 "read1";
    .port_info 4 /OUTPUT 64 "read2";
    .port_info 5 /OUTPUT 64 "ALU_out";
    .port_info 6 /OUTPUT 64 "mem_data";
L_0000026ec4b09fe0 .functor AND 1, v0000026ec4b0c4b0_0, v0000026ec4b41920_0, C4<1>, C4<1>;
L_0000026ec4b098e0 .functor OR 1, L_0000026ec4b09fe0, v0000026ec4b41f60_0, C4<0>, C4<0>;
v0000026ec4b475d0_0 .net "ALUCtrl", 3 0, v0000026ec4b0c050_0;  1 drivers
v0000026ec4b47210_0 .net "ALUSrc", 0 0, v0000026ec4b44330_0;  1 drivers
v0000026ec4b46590_0 .net "ALUSrc_id_ex", 0 0, v0000026ec4b428c0_0;  1 drivers
v0000026ec4b47ad0_0 .net "ALU_out", 63 0, v0000026ec4b0c410_0;  alias, 1 drivers
v0000026ec4b46db0_0 .net "ALU_out_ex_mem", 63 0, v0000026ec4b0ccd0_0;  1 drivers
v0000026ec4b46130_0 .net "ALU_out_mem_wb", 63 0, v0000026ec4b44d30_0;  1 drivers
v0000026ec4b473f0_0 .net "AluOP_id_ex", 1 0, v0000026ec4b411a0_0;  1 drivers
v0000026ec4b47b70_0 .net "AluOp", 1 0, v0000026ec4b44510_0;  1 drivers
v0000026ec4b47c10_0 .net "Branch", 0 0, v0000026ec4b446f0_0;  1 drivers
v0000026ec4b46ef0_0 .net "Branch_ex_mem", 0 0, v0000026ec4b0c4b0_0;  1 drivers
v0000026ec4b46f90_0 .net "Branch_id_ex", 0 0, v0000026ec4b42c80_0;  1 drivers
v0000026ec4b464f0_0 .net "Counter_id_ex", 63 0, v0000026ec4b41420_0;  1 drivers
v0000026ec4b47030_0 .net "Counter_if_id", 63 0, v0000026ec4b423c0_0;  1 drivers
v0000026ec4b470d0_0 .net "Instruction_if_id", 31 0, v0000026ec4b420a0_0;  1 drivers
v0000026ec4b466d0_0 .net "RegWrite", 0 0, v0000026ec4b43d90_0;  1 drivers
v0000026ec4b46310_0 .net "RegWrite_ex_mem", 0 0, v0000026ec4b41100_0;  1 drivers
v0000026ec4b46a90_0 .net "RegWrite_id_ex", 0 0, v0000026ec4b41600_0;  1 drivers
v0000026ec4b47cb0_0 .net "RegWrite_mem_wb", 0 0, v0000026ec4b44bf0_0;  1 drivers
v0000026ec4b46770_0 .net "UncBranch", 0 0, v0000026ec4b43e30_0;  1 drivers
v0000026ec4b468b0_0 .net "UncBranch_ex_mem", 0 0, v0000026ec4b41f60_0;  1 drivers
v0000026ec4b46d10_0 .net "UncBranch_id_ex", 0 0, v0000026ec4b42e60_0;  1 drivers
v0000026ec4b46810_0 .net "Zero", 0 0, v0000026ec4b0caf0_0;  1 drivers
v0000026ec4b46950_0 .net "Zero_ex_mem", 0 0, v0000026ec4b41920_0;  1 drivers
v0000026ec4b47530_0 .net *"_ivl_12", 0 0, L_0000026ec4b09fe0;  1 drivers
v0000026ec4b46bd0_0 .net "alu_ctrl_data", 10 0, v0000026ec4b419c0_0;  1 drivers
v0000026ec4b46c70_0 .net "clock", 0 0, v0000026ec4b4c9c0_0;  1 drivers
v0000026ec4b47350_0 .net "counter", 63 0, v0000026ec4b43930_0;  alias, 1 drivers
v0000026ec4b47670_0 .net "en_jump", 0 0, L_0000026ec4b098e0;  1 drivers
v0000026ec4b47710_0 .net "instruction", 31 0, v0000026ec4b43f70_0;  alias, 1 drivers
v0000026ec4b47d50_0 .net "instruction_ex_mem", 31 0, v0000026ec4b0ce10_0;  1 drivers
v0000026ec4b47e90_0 .net "instruction_id_ex", 31 0, v0000026ec4b41380_0;  1 drivers
v0000026ec4b4b3e0_0 .net "instruction_mem_wb", 31 0, v0000026ec4b44830_0;  1 drivers
v0000026ec4b4c240_0 .net "jump_address", 63 0, v0000026ec4b44010_0;  1 drivers
v0000026ec4b4cb00_0 .net "jump_address_ex_mem", 63 0, v0000026ec4b0cc30_0;  1 drivers
v0000026ec4b4b0c0_0 .net "mem_data", 63 0, v0000026ec4b432f0_0;  alias, 1 drivers
v0000026ec4b4b480_0 .net "mem_data_mem_wb", 63 0, v0000026ec4b434d0_0;  1 drivers
v0000026ec4b4c420_0 .net "memtoreg", 0 0, v0000026ec4b439d0_0;  1 drivers
v0000026ec4b4bc00_0 .net "memtoreg_ex_mem", 0 0, v0000026ec4b0c190_0;  1 drivers
v0000026ec4b4c880_0 .net "memtoreg_id_ex", 0 0, v0000026ec4b42780_0;  1 drivers
v0000026ec4b4b5c0_0 .net "memtoreg_mem_wb", 0 0, v0000026ec4b440b0_0;  1 drivers
v0000026ec4b4ce20_0 .net "out_ALUSrc", 63 0, v0000026ec4b43430_0;  1 drivers
v0000026ec4b4bca0_0 .net "out_reg2loc", 4 0, v0000026ec4b463b0_0;  1 drivers
v0000026ec4b4b160_0 .net "read1", 63 0, v0000026ec4b46630_0;  alias, 1 drivers
v0000026ec4b4cec0_0 .net "read1_id_ex", 63 0, v0000026ec4b41560_0;  1 drivers
v0000026ec4b4bb60_0 .net "read2", 63 0, v0000026ec4b47850_0;  alias, 1 drivers
v0000026ec4b4c2e0_0 .net "read2_ex_mem", 63 0, v0000026ec4b0c550_0;  1 drivers
v0000026ec4b4b7a0_0 .net "read2_id_ex", 63 0, v0000026ec4b42dc0_0;  1 drivers
v0000026ec4b4cba0_0 .net "readmem_en", 0 0, v0000026ec4b43c50_0;  1 drivers
v0000026ec4b4b200_0 .net "readmem_en_ex_mem", 0 0, v0000026ec4b0c0f0_0;  1 drivers
v0000026ec4b4cce0_0 .net "readmem_en_id_ex", 0 0, v0000026ec4b421e0_0;  1 drivers
v0000026ec4b4bd40_0 .net "reg2loc", 0 0, v0000026ec4b445b0_0;  1 drivers
v0000026ec4b4bfc0_0 .net "sign_extended_address", 63 0, v0000026ec4b47a30_0;  1 drivers
v0000026ec4b4b340_0 .net "sign_extended_address_id_ex", 63 0, v0000026ec4b41240_0;  1 drivers
v0000026ec4b4b2a0_0 .net "write_data", 63 0, v0000026ec4b441f0_0;  1 drivers
v0000026ec4b4cc40_0 .net "write_reg_ex_mem", 4 0, v0000026ec4b42a00_0;  1 drivers
v0000026ec4b4c560_0 .net "write_reg_id_ex", 4 0, v0000026ec4b42640_0;  1 drivers
v0000026ec4b4bde0_0 .net "write_reg_mem_wb", 4 0, v0000026ec4b43cf0_0;  1 drivers
v0000026ec4b4be80_0 .net "writemem_en", 0 0, v0000026ec4b443d0_0;  1 drivers
v0000026ec4b4c920_0 .net "writemem_en_ex_mem", 0 0, v0000026ec4b0c230_0;  1 drivers
v0000026ec4b4c060_0 .net "writemem_en_id_ex", 0 0, v0000026ec4b42d20_0;  1 drivers
L_0000026ec4b4ba20 .part v0000026ec4b420a0_0, 16, 5;
L_0000026ec4b4c4c0 .part v0000026ec4b420a0_0, 0, 5;
L_0000026ec4b4c600 .part v0000026ec4b420a0_0, 28, 1;
L_0000026ec4b4c6a0 .part v0000026ec4b420a0_0, 5, 5;
L_0000026ec4b4ca60 .part v0000026ec4b420a0_0, 21, 11;
S_0000026ec4ac0a40 .scope module, "ALU" "alu" 3 136, 4 2 0, S_0000026ec4b17b40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctr";
    .port_info 1 /INPUT 64 "A";
    .port_info 2 /INPUT 64 "B";
    .port_info 3 /OUTPUT 64 "Out";
    .port_info 4 /OUTPUT 1 "Zero";
v0000026ec4b0bfb0_0 .net "A", 63 0, v0000026ec4b41560_0;  alias, 1 drivers
v0000026ec4b0c2d0_0 .net "ALUctr", 3 0, v0000026ec4b0c050_0;  alias, 1 drivers
v0000026ec4b0c9b0_0 .net "B", 63 0, v0000026ec4b43430_0;  alias, 1 drivers
v0000026ec4b0c410_0 .var "Out", 63 0;
v0000026ec4b0caf0_0 .var "Zero", 0 0;
E_0000026ec4b0d9c0 .event anyedge, v0000026ec4b0c2d0_0, v0000026ec4b0bfb0_0, v0000026ec4b0c9b0_0, v0000026ec4b0c410_0;
S_0000026ec4ac0bd0 .scope module, "Aluctrl" "aluctrl" 3 140, 5 1 0, S_0000026ec4b17b40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_Op";
    .port_info 1 /INPUT 11 "ALU_INSTRUCTION";
    .port_info 2 /OUTPUT 4 "ALU_Out";
v0000026ec4b0cb90_0 .net "ALU_INSTRUCTION", 10 0, v0000026ec4b419c0_0;  alias, 1 drivers
v0000026ec4b0ceb0_0 .net "ALU_Op", 1 0, v0000026ec4b411a0_0;  alias, 1 drivers
v0000026ec4b0c050_0 .var "ALU_Out", 3 0;
E_0000026ec4b0d200 .event anyedge, v0000026ec4b0ceb0_0, v0000026ec4b0cb90_0;
S_0000026ec4ac0d60 .scope module, "EX_MEM" "ex_mem" 3 157, 6 1 0, S_0000026ec4b17b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 64 "add_result";
    .port_info 3 /INPUT 64 "alu_result";
    .port_info 4 /INPUT 1 "zero";
    .port_info 5 /INPUT 64 "read2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /INPUT 1 "uncBranch";
    .port_info 9 /INPUT 1 "memread";
    .port_info 10 /INPUT 1 "memwrite";
    .port_info 11 /INPUT 1 "regWrite";
    .port_info 12 /INPUT 1 "memtoReg";
    .port_info 13 /OUTPUT 64 "Add_result";
    .port_info 14 /OUTPUT 64 "Alu_result";
    .port_info 15 /OUTPUT 1 "Zero";
    .port_info 16 /OUTPUT 64 "Read2";
    .port_info 17 /OUTPUT 5 "Write_reg";
    .port_info 18 /OUTPUT 1 "Branch";
    .port_info 19 /OUTPUT 1 "UncBranch";
    .port_info 20 /OUTPUT 1 "Memread";
    .port_info 21 /OUTPUT 1 "Memwrite";
    .port_info 22 /OUTPUT 1 "RegWrite";
    .port_info 23 /OUTPUT 1 "MemtoReg";
    .port_info 24 /OUTPUT 32 "Instruction_ex_mem";
v0000026ec4b0cc30_0 .var "Add_result", 63 0;
v0000026ec4b0ccd0_0 .var "Alu_result", 63 0;
v0000026ec4b0c4b0_0 .var "Branch", 0 0;
v0000026ec4b0ce10_0 .var "Instruction_ex_mem", 31 0;
v0000026ec4b0c0f0_0 .var "Memread", 0 0;
v0000026ec4b0c190_0 .var "MemtoReg", 0 0;
v0000026ec4b0c230_0 .var "Memwrite", 0 0;
v0000026ec4b0c550_0 .var "Read2", 63 0;
v0000026ec4b41100_0 .var "RegWrite", 0 0;
v0000026ec4b41f60_0 .var "UncBranch", 0 0;
v0000026ec4b42a00_0 .var "Write_reg", 4 0;
v0000026ec4b41920_0 .var "Zero", 0 0;
v0000026ec4b41ba0_0 .net "add_result", 63 0, v0000026ec4b44010_0;  alias, 1 drivers
v0000026ec4b42be0_0 .net "alu_result", 63 0, v0000026ec4b0c410_0;  alias, 1 drivers
v0000026ec4b42460_0 .net "branch", 0 0, v0000026ec4b42c80_0;  alias, 1 drivers
v0000026ec4b42500_0 .net "clock", 0 0, v0000026ec4b4c9c0_0;  alias, 1 drivers
v0000026ec4b42f00_0 .net "instruction", 31 0, v0000026ec4b41380_0;  alias, 1 drivers
v0000026ec4b425a0_0 .net "memread", 0 0, v0000026ec4b421e0_0;  alias, 1 drivers
v0000026ec4b41c40_0 .net "memtoReg", 0 0, v0000026ec4b42780_0;  alias, 1 drivers
v0000026ec4b42140_0 .net "memwrite", 0 0, v0000026ec4b42d20_0;  alias, 1 drivers
v0000026ec4b414c0_0 .net "read2", 63 0, v0000026ec4b42dc0_0;  alias, 1 drivers
v0000026ec4b42000_0 .net "regWrite", 0 0, v0000026ec4b41600_0;  alias, 1 drivers
v0000026ec4b41060_0 .net "uncBranch", 0 0, v0000026ec4b42e60_0;  alias, 1 drivers
v0000026ec4b41ce0_0 .net "write_reg", 4 0, v0000026ec4b42640_0;  alias, 1 drivers
v0000026ec4b42b40_0 .net "zero", 0 0, v0000026ec4b0caf0_0;  alias, 1 drivers
E_0000026ec4b0d780 .event posedge, v0000026ec4b42500_0;
S_0000026ec4a97130 .scope module, "ID_EX" "id_ex" 3 95, 7 1 0, S_0000026ec4b17b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "read1";
    .port_info 2 /INPUT 64 "read2";
    .port_info 3 /INPUT 64 "sign_extended";
    .port_info 4 /INPUT 32 "instruction";
    .port_info 5 /INPUT 2 "aluop";
    .port_info 6 /INPUT 1 "aluSrc";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /INPUT 1 "uncond_branch";
    .port_info 9 /INPUT 1 "memread";
    .port_info 10 /INPUT 1 "memwrite";
    .port_info 11 /INPUT 1 "regWrite";
    .port_info 12 /INPUT 1 "memtoReg";
    .port_info 13 /INPUT 64 "pc";
    .port_info 14 /OUTPUT 64 "Pc";
    .port_info 15 /OUTPUT 64 "Read1";
    .port_info 16 /OUTPUT 64 "Read2";
    .port_info 17 /OUTPUT 64 "Sign_extended";
    .port_info 18 /OUTPUT 11 "alu_ctrl_data";
    .port_info 19 /OUTPUT 5 "write_reg";
    .port_info 20 /OUTPUT 2 "Aluop";
    .port_info 21 /OUTPUT 1 "ALUSrc";
    .port_info 22 /OUTPUT 1 "Branch";
    .port_info 23 /OUTPUT 1 "Uncond_Branch";
    .port_info 24 /OUTPUT 1 "Memread";
    .port_info 25 /OUTPUT 1 "Memwrite";
    .port_info 26 /OUTPUT 1 "RegWrite";
    .port_info 27 /OUTPUT 1 "MemtoReg";
    .port_info 28 /OUTPUT 32 "Instruction_id_ex";
v0000026ec4b428c0_0 .var "ALUSrc", 0 0;
v0000026ec4b411a0_0 .var "Aluop", 1 0;
v0000026ec4b42c80_0 .var "Branch", 0 0;
v0000026ec4b41380_0 .var "Instruction_id_ex", 31 0;
v0000026ec4b421e0_0 .var "Memread", 0 0;
v0000026ec4b42780_0 .var "MemtoReg", 0 0;
v0000026ec4b42d20_0 .var "Memwrite", 0 0;
v0000026ec4b41420_0 .var "Pc", 63 0;
v0000026ec4b41560_0 .var "Read1", 63 0;
v0000026ec4b42dc0_0 .var "Read2", 63 0;
v0000026ec4b41600_0 .var "RegWrite", 0 0;
v0000026ec4b41240_0 .var "Sign_extended", 63 0;
v0000026ec4b42e60_0 .var "Uncond_Branch", 0 0;
v0000026ec4b42320_0 .net "aluSrc", 0 0, v0000026ec4b44330_0;  alias, 1 drivers
v0000026ec4b419c0_0 .var "alu_ctrl_data", 10 0;
v0000026ec4b412e0_0 .net "aluop", 1 0, v0000026ec4b44510_0;  alias, 1 drivers
v0000026ec4b42280_0 .net "branch", 0 0, v0000026ec4b446f0_0;  alias, 1 drivers
v0000026ec4b416a0_0 .net "clock", 0 0, v0000026ec4b4c9c0_0;  alias, 1 drivers
v0000026ec4b42960_0 .net "instruction", 31 0, v0000026ec4b420a0_0;  alias, 1 drivers
v0000026ec4b41740_0 .net "memread", 0 0, v0000026ec4b43c50_0;  alias, 1 drivers
v0000026ec4b41a60_0 .net "memtoReg", 0 0, v0000026ec4b439d0_0;  alias, 1 drivers
v0000026ec4b42aa0_0 .net "memwrite", 0 0, v0000026ec4b443d0_0;  alias, 1 drivers
v0000026ec4b417e0_0 .net "pc", 63 0, v0000026ec4b423c0_0;  alias, 1 drivers
v0000026ec4b41880_0 .net "read1", 63 0, v0000026ec4b46630_0;  alias, 1 drivers
v0000026ec4b41d80_0 .net "read2", 63 0, v0000026ec4b47850_0;  alias, 1 drivers
v0000026ec4b41b00_0 .net "regWrite", 0 0, v0000026ec4b43d90_0;  alias, 1 drivers
v0000026ec4b41e20_0 .net "sign_extended", 63 0, v0000026ec4b47a30_0;  alias, 1 drivers
v0000026ec4b41ec0_0 .net "uncond_branch", 0 0, v0000026ec4b43e30_0;  alias, 1 drivers
v0000026ec4b42640_0 .var "write_reg", 4 0;
E_0000026ec4b0e000 .event negedge, v0000026ec4b42500_0;
S_0000026ec4a972c0 .scope module, "IF_ID" "if_id" 3 45, 8 1 0, S_0000026ec4b17b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "pc";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 32 "Instruction_if_id";
    .port_info 4 /OUTPUT 64 "Pc";
v0000026ec4b420a0_0 .var "Instruction_if_id", 31 0;
v0000026ec4b423c0_0 .var "Pc", 63 0;
v0000026ec4b426e0_0 .net "clock", 0 0, v0000026ec4b4c9c0_0;  alias, 1 drivers
v0000026ec4b42820_0 .net "instruction", 31 0, v0000026ec4b43f70_0;  alias, 1 drivers
v0000026ec4b43b10_0 .net "pc", 63 0, v0000026ec4b43930_0;  alias, 1 drivers
S_0000026ec4a9f4c0 .scope module, "JumpAdder" "alu" 3 144, 4 2 0, S_0000026ec4b17b40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctr";
    .port_info 1 /INPUT 64 "A";
    .port_info 2 /INPUT 64 "B";
    .port_info 3 /OUTPUT 64 "Out";
    .port_info 4 /OUTPUT 1 "Zero";
v0000026ec4b44790_0 .net "A", 63 0, v0000026ec4b41420_0;  alias, 1 drivers
L_0000026ec4b810a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000026ec4b43a70_0 .net "ALUctr", 3 0, L_0000026ec4b810a8;  1 drivers
v0000026ec4b437f0_0 .net "B", 63 0, v0000026ec4b41240_0;  alias, 1 drivers
v0000026ec4b44010_0 .var "Out", 63 0;
v0000026ec4b43570_0 .var "Zero", 0 0;
E_0000026ec4b0dc40 .event anyedge, v0000026ec4b43a70_0, v0000026ec4b41420_0, v0000026ec4b41240_0, v0000026ec4b41ba0_0;
S_0000026ec4aa5900 .scope module, "MEM_WB" "mem_wb" 3 200, 9 1 0, S_0000026ec4b17b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "read_data";
    .port_info 2 /INPUT 64 "alu_result";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /INPUT 32 "instruction";
    .port_info 5 /INPUT 1 "regWrite";
    .port_info 6 /INPUT 1 "memtoReg";
    .port_info 7 /OUTPUT 32 "Instruction_mem_wb";
    .port_info 8 /OUTPUT 64 "Read_data";
    .port_info 9 /OUTPUT 64 "Alu_result";
    .port_info 10 /OUTPUT 5 "Write_reg";
    .port_info 11 /OUTPUT 1 "RegWrite";
    .port_info 12 /OUTPUT 1 "MemtoReg";
v0000026ec4b44d30_0 .var "Alu_result", 63 0;
v0000026ec4b44830_0 .var "Instruction_mem_wb", 31 0;
v0000026ec4b440b0_0 .var "MemtoReg", 0 0;
v0000026ec4b434d0_0 .var "Read_data", 63 0;
v0000026ec4b44bf0_0 .var "RegWrite", 0 0;
v0000026ec4b43cf0_0 .var "Write_reg", 4 0;
v0000026ec4b43ed0_0 .net "alu_result", 63 0, v0000026ec4b0ccd0_0;  alias, 1 drivers
v0000026ec4b436b0_0 .net "clock", 0 0, v0000026ec4b4c9c0_0;  alias, 1 drivers
v0000026ec4b43250_0 .net "instruction", 31 0, v0000026ec4b0ce10_0;  alias, 1 drivers
v0000026ec4b448d0_0 .net "memtoReg", 0 0, v0000026ec4b0c190_0;  alias, 1 drivers
v0000026ec4b43750_0 .net "read_data", 63 0, v0000026ec4b432f0_0;  alias, 1 drivers
v0000026ec4b43890_0 .net "regWrite", 0 0, v0000026ec4b41100_0;  alias, 1 drivers
v0000026ec4b44c90_0 .net "write_reg", 4 0, v0000026ec4b42a00_0;  alias, 1 drivers
S_0000026ec4aa5a90 .scope module, "PC" "pc" 3 33, 10 3 0, S_0000026ec4b17b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "jump";
    .port_info 2 /INPUT 1 "en_jump";
    .port_info 3 /OUTPUT 64 "counter";
v0000026ec4b44a10_0 .net "clock", 0 0, v0000026ec4b4c9c0_0;  alias, 1 drivers
v0000026ec4b43930_0 .var "counter", 63 0;
v0000026ec4b44f10_0 .net "en_jump", 0 0, L_0000026ec4b098e0;  alias, 1 drivers
v0000026ec4b43390_0 .net "jump", 63 0, v0000026ec4b0cc30_0;  alias, 1 drivers
S_0000026ec4aa5c20 .scope module, "ROM" "rom" 3 37, 11 3 0, S_0000026ec4b17b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "counter";
    .port_info 2 /OUTPUT 32 "instruction";
v0000026ec4b44ab0_0 .net "clock", 0 0, v0000026ec4b4c9c0_0;  alias, 1 drivers
v0000026ec4b44b50_0 .net "counter", 63 0, v0000026ec4b43930_0;  alias, 1 drivers
v0000026ec4b43f70_0 .var "instruction", 31 0;
v0000026ec4b43bb0 .array "instructions", 0 31, 31 0;
S_0000026ec4aa13d0 .scope module, "alusrc_mux" "alusrc_mux" 3 131, 12 1 0, S_0000026ec4b17b40;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "reg2";
    .port_info 1 /INPUT 64 "address";
    .port_info 2 /INPUT 1 "alusrc";
    .port_info 3 /OUTPUT 64 "out";
v0000026ec4b44e70_0 .net "address", 63 0, v0000026ec4b41240_0;  alias, 1 drivers
v0000026ec4b44dd0_0 .net "alusrc", 0 0, v0000026ec4b428c0_0;  alias, 1 drivers
v0000026ec4b43430_0 .var "out", 63 0;
v0000026ec4b43610_0 .net "reg2", 63 0, v0000026ec4b42dc0_0;  alias, 1 drivers
E_0000026ec4b0d900 .event anyedge, v0000026ec4b428c0_0, v0000026ec4b414c0_0, v0000026ec4b41240_0;
S_0000026ec4aa1560 .scope module, "control_unit" "control_unit" 3 78, 13 1 0, S_0000026ec4b17b40;
 .timescale 0 0;
    .port_info 0 /INPUT 11 "Instruction";
    .port_info 1 /OUTPUT 1 "Reg2Loc";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "UncBranch";
    .port_info 9 /OUTPUT 2 "AluOp";
v0000026ec4b44330_0 .var "ALUSrc", 0 0;
v0000026ec4b44510_0 .var "AluOp", 1 0;
v0000026ec4b446f0_0 .var "Branch", 0 0;
v0000026ec4b43070_0 .net "Instruction", 10 0, L_0000026ec4b4ca60;  1 drivers
v0000026ec4b43c50_0 .var "MemRead", 0 0;
v0000026ec4b443d0_0 .var "MemWrite", 0 0;
v0000026ec4b439d0_0 .var "MemtoReg", 0 0;
v0000026ec4b445b0_0 .var "Reg2Loc", 0 0;
v0000026ec4b43d90_0 .var "RegWrite", 0 0;
v0000026ec4b43e30_0 .var "UncBranch", 0 0;
E_0000026ec4b0d240 .event anyedge, v0000026ec4b43070_0;
S_0000026ec4aa16f0 .scope module, "memtoreg_mux" "memtoreg_mux" 3 219, 14 3 0, S_0000026ec4b17b40;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "ALU_result";
    .port_info 1 /INPUT 64 "data";
    .port_info 2 /INPUT 1 "src";
    .port_info 3 /OUTPUT 64 "out";
v0000026ec4b44150_0 .net "ALU_result", 63 0, v0000026ec4b44d30_0;  alias, 1 drivers
v0000026ec4b44470_0 .net "data", 63 0, v0000026ec4b434d0_0;  alias, 1 drivers
v0000026ec4b441f0_0 .var "out", 63 0;
v0000026ec4b44290_0 .net "src", 0 0, v0000026ec4b440b0_0;  alias, 1 drivers
E_0000026ec4b0dcc0 .event anyedge, v0000026ec4b440b0_0, v0000026ec4b44d30_0, v0000026ec4b434d0_0;
S_0000026ec4ad7f90 .scope module, "ram" "ram" 3 189, 15 4 0, S_0000026ec4b17b40;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "address";
    .port_info 1 /INPUT 1 "read_en";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 64 "data_in";
    .port_info 4 /OUTPUT 64 "out";
v0000026ec4b43110_0 .net "address", 63 0, v0000026ec4b0ccd0_0;  alias, 1 drivers
v0000026ec4b44650 .array "data", 0 31, 63 0;
v0000026ec4b44970_0 .net "data_in", 63 0, v0000026ec4b0c550_0;  alias, 1 drivers
v0000026ec4b431b0_0 .var/i "initCount", 31 0;
v0000026ec4b432f0_0 .var "out", 63 0;
v0000026ec4b469f0_0 .net "read_en", 0 0, v0000026ec4b0c0f0_0;  alias, 1 drivers
v0000026ec4b46450_0 .net "write_en", 0 0, v0000026ec4b0c230_0;  alias, 1 drivers
E_0000026ec4b0d740/0 .event anyedge, v0000026ec4b0c230_0, v0000026ec4b0c550_0, v0000026ec4b0ccd0_0, v0000026ec4b0c0f0_0;
v0000026ec4b44650_0 .array/port v0000026ec4b44650, 0;
v0000026ec4b44650_1 .array/port v0000026ec4b44650, 1;
v0000026ec4b44650_2 .array/port v0000026ec4b44650, 2;
v0000026ec4b44650_3 .array/port v0000026ec4b44650, 3;
E_0000026ec4b0d740/1 .event anyedge, v0000026ec4b44650_0, v0000026ec4b44650_1, v0000026ec4b44650_2, v0000026ec4b44650_3;
v0000026ec4b44650_4 .array/port v0000026ec4b44650, 4;
v0000026ec4b44650_5 .array/port v0000026ec4b44650, 5;
v0000026ec4b44650_6 .array/port v0000026ec4b44650, 6;
v0000026ec4b44650_7 .array/port v0000026ec4b44650, 7;
E_0000026ec4b0d740/2 .event anyedge, v0000026ec4b44650_4, v0000026ec4b44650_5, v0000026ec4b44650_6, v0000026ec4b44650_7;
v0000026ec4b44650_8 .array/port v0000026ec4b44650, 8;
v0000026ec4b44650_9 .array/port v0000026ec4b44650, 9;
v0000026ec4b44650_10 .array/port v0000026ec4b44650, 10;
v0000026ec4b44650_11 .array/port v0000026ec4b44650, 11;
E_0000026ec4b0d740/3 .event anyedge, v0000026ec4b44650_8, v0000026ec4b44650_9, v0000026ec4b44650_10, v0000026ec4b44650_11;
v0000026ec4b44650_12 .array/port v0000026ec4b44650, 12;
v0000026ec4b44650_13 .array/port v0000026ec4b44650, 13;
v0000026ec4b44650_14 .array/port v0000026ec4b44650, 14;
v0000026ec4b44650_15 .array/port v0000026ec4b44650, 15;
E_0000026ec4b0d740/4 .event anyedge, v0000026ec4b44650_12, v0000026ec4b44650_13, v0000026ec4b44650_14, v0000026ec4b44650_15;
v0000026ec4b44650_16 .array/port v0000026ec4b44650, 16;
v0000026ec4b44650_17 .array/port v0000026ec4b44650, 17;
v0000026ec4b44650_18 .array/port v0000026ec4b44650, 18;
v0000026ec4b44650_19 .array/port v0000026ec4b44650, 19;
E_0000026ec4b0d740/5 .event anyedge, v0000026ec4b44650_16, v0000026ec4b44650_17, v0000026ec4b44650_18, v0000026ec4b44650_19;
v0000026ec4b44650_20 .array/port v0000026ec4b44650, 20;
v0000026ec4b44650_21 .array/port v0000026ec4b44650, 21;
v0000026ec4b44650_22 .array/port v0000026ec4b44650, 22;
v0000026ec4b44650_23 .array/port v0000026ec4b44650, 23;
E_0000026ec4b0d740/6 .event anyedge, v0000026ec4b44650_20, v0000026ec4b44650_21, v0000026ec4b44650_22, v0000026ec4b44650_23;
v0000026ec4b44650_24 .array/port v0000026ec4b44650, 24;
v0000026ec4b44650_25 .array/port v0000026ec4b44650, 25;
v0000026ec4b44650_26 .array/port v0000026ec4b44650, 26;
v0000026ec4b44650_27 .array/port v0000026ec4b44650, 27;
E_0000026ec4b0d740/7 .event anyedge, v0000026ec4b44650_24, v0000026ec4b44650_25, v0000026ec4b44650_26, v0000026ec4b44650_27;
v0000026ec4b44650_28 .array/port v0000026ec4b44650, 28;
v0000026ec4b44650_29 .array/port v0000026ec4b44650, 29;
v0000026ec4b44650_30 .array/port v0000026ec4b44650, 30;
v0000026ec4b44650_31 .array/port v0000026ec4b44650, 31;
E_0000026ec4b0d740/8 .event anyedge, v0000026ec4b44650_28, v0000026ec4b44650_29, v0000026ec4b44650_30, v0000026ec4b44650_31;
E_0000026ec4b0d740 .event/or E_0000026ec4b0d740/0, E_0000026ec4b0d740/1, E_0000026ec4b0d740/2, E_0000026ec4b0d740/3, E_0000026ec4b0d740/4, E_0000026ec4b0d740/5, E_0000026ec4b0d740/6, E_0000026ec4b0d740/7, E_0000026ec4b0d740/8;
S_0000026ec4ad8120 .scope module, "reg2loc_mux" "reg2loc_mux" 3 55, 16 1 0, S_0000026ec4b17b40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "in_cable";
    .port_info 3 /OUTPUT 5 "out";
v0000026ec4b47f30_0 .net "a", 4 0, L_0000026ec4b4ba20;  1 drivers
v0000026ec4b47490_0 .net "b", 4 0, L_0000026ec4b4c4c0;  1 drivers
v0000026ec4b47170_0 .net "in_cable", 0 0, L_0000026ec4b4c600;  1 drivers
v0000026ec4b463b0_0 .var "out", 4 0;
E_0000026ec4b0dd00 .event anyedge, v0000026ec4b47170_0, v0000026ec4b47f30_0, v0000026ec4b47490_0;
S_0000026ec4ad82b0 .scope module, "regs" "regs" 3 59, 17 4 0, S_0000026ec4b17b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 5 "add1";
    .port_info 2 /INPUT 5 "add2";
    .port_info 3 /INPUT 5 "write_add";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /INPUT 64 "write_data";
    .port_info 6 /OUTPUT 64 "read_1";
    .port_info 7 /OUTPUT 64 "read_2";
v0000026ec4b461d0_0 .net "add1", 4 0, L_0000026ec4b4c6a0;  1 drivers
v0000026ec4b46e50_0 .net "add2", 4 0, v0000026ec4b463b0_0;  alias, 1 drivers
v0000026ec4b47df0_0 .net "clock", 0 0, v0000026ec4b4c9c0_0;  alias, 1 drivers
v0000026ec4b47990_0 .var/i "i", 31 0;
v0000026ec4b46630_0 .var "read_1", 63 0;
v0000026ec4b47850_0 .var "read_2", 63 0;
v0000026ec4b46b30 .array "regs", 0 31, 63 0;
v0000026ec4b46270_0 .var/i "u", 31 0;
v0000026ec4b478f0_0 .net "write_add", 4 0, v0000026ec4b43cf0_0;  alias, 1 drivers
v0000026ec4b477b0_0 .net "write_data", 63 0, v0000026ec4b441f0_0;  alias, 1 drivers
v0000026ec4b46090_0 .net "write_en", 0 0, v0000026ec4b44bf0_0;  alias, 1 drivers
S_0000026ec4b48870 .scope module, "sign_extender" "sign_extender" 3 70, 18 4 0, S_0000026ec4b17b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 64 "out";
v0000026ec4b472b0_0 .net "in", 31 0, v0000026ec4b420a0_0;  alias, 1 drivers
v0000026ec4b47a30_0 .var "out", 63 0;
E_0000026ec4b0d2c0 .event anyedge, v0000026ec4b42960_0, v0000026ec4b41e20_0;
    .scope S_0000026ec4aa5a90;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000026ec4b43930_0, 0, 64;
    %end;
    .thread T_0;
    .scope S_0000026ec4aa5a90;
T_1 ;
    %wait E_0000026ec4b0e000;
    %load/vec4 v0000026ec4b44f10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000026ec4b43930_0;
    %addi 1, 0, 64;
    %assign/vec4 v0000026ec4b43930_0, 0;
T_1.0 ;
    %vpi_call 10 19 "$display", "Counter: %d", v0000026ec4b43930_0 {0 0 0};
    %load/vec4 v0000026ec4b44f10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000026ec4b43390_0;
    %addi 1, 0, 64;
    %assign/vec4 v0000026ec4b43930_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026ec4aa5c20;
T_2 ;
    %vpi_call 11 13 "$readmemb", "instructions.txt", v0000026ec4b43bb0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000026ec4aa5c20;
T_3 ;
    %wait E_0000026ec4b0d780;
    %ix/getv 4, v0000026ec4b44b50_0;
    %load/vec4a v0000026ec4b43bb0, 4;
    %assign/vec4 v0000026ec4b43f70_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026ec4a972c0;
T_4 ;
    %wait E_0000026ec4b0d780;
    %load/vec4 v0000026ec4b43b10_0;
    %store/vec4 v0000026ec4b423c0_0, 0, 64;
    %load/vec4 v0000026ec4b42820_0;
    %store/vec4 v0000026ec4b420a0_0, 0, 32;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026ec4ad8120;
T_5 ;
    %wait E_0000026ec4b0dd00;
    %load/vec4 v0000026ec4b47170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0000026ec4b47f30_0;
    %assign/vec4 v0000026ec4b463b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026ec4b47490_0;
    %assign/vec4 v0000026ec4b463b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000026ec4ad82b0;
T_6 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ec4b46b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ec4b47990_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000026ec4b47990_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000026ec4b47990_0;
    %pad/s 64;
    %ix/getv/s 3, v0000026ec4b47990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ec4b46b30, 0, 4;
    %load/vec4 v0000026ec4b47990_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026ec4b47990_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0000026ec4ad82b0;
T_7 ;
    %wait E_0000026ec4b0e000;
    %load/vec4 v0000026ec4b461d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026ec4b46b30, 4;
    %store/vec4 v0000026ec4b46630_0, 0, 64;
    %load/vec4 v0000026ec4b46e50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026ec4b46b30, 4;
    %store/vec4 v0000026ec4b47850_0, 0, 64;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026ec4ad82b0;
T_8 ;
    %wait E_0000026ec4b0d780;
    %load/vec4 v0000026ec4b46090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000026ec4b477b0_0;
    %load/vec4 v0000026ec4b478f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000026ec4b46b30, 4, 0;
T_8.0 ;
    %vpi_call 17 47 "$display", "-----" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ec4b46270_0, 0, 32;
T_8.2 ;
    %load/vec4 v0000026ec4b46270_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %vpi_call 17 48 "$display", "Reg %d: %d", v0000026ec4b46270_0, &A<v0000026ec4b46b30, v0000026ec4b46270_0 > {0 0 0};
    %load/vec4 v0000026ec4b46270_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026ec4b46270_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026ec4b48870;
T_9 ;
    %wait E_0000026ec4b0d2c0;
    %load/vec4 v0000026ec4b472b0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0000026ec4b472b0_0;
    %parti/s 26, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026ec4b47a30_0, 4, 5;
    %load/vec4 v0000026ec4b47a30_0;
    %parti/s 1, 25, 6;
    %replicate 64;
    %pad/u 38;
    %ix/load 4, 26, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026ec4b47a30_0, 4, 5;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000026ec4b472b0_0;
    %parti/s 8, 24, 6;
    %cmpi/e 180, 0, 8;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0000026ec4b472b0_0;
    %parti/s 19, 5, 4;
    %pad/u 20;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026ec4b47a30_0, 4, 5;
    %load/vec4 v0000026ec4b47a30_0;
    %parti/s 1, 19, 6;
    %replicate 64;
    %pad/u 44;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026ec4b47a30_0, 4, 5;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000026ec4b472b0_0;
    %parti/s 9, 12, 5;
    %pad/u 10;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026ec4b47a30_0, 4, 5;
    %load/vec4 v0000026ec4b47a30_0;
    %parti/s 1, 9, 5;
    %replicate 64;
    %pad/u 54;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026ec4b47a30_0, 4, 5;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000026ec4aa1560;
T_10 ;
    %wait E_0000026ec4b0d240;
    %load/vec4 v0000026ec4b43070_0;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/x;
    %jmp/1 T_10.0, 4;
    %dup/vec4;
    %pushi/vec4 1984, 0, 11;
    %cmp/x;
    %jmp/1 T_10.1, 4;
    %dup/vec4;
    %pushi/vec4 1447, 7, 11;
    %cmp/x;
    %jmp/1 T_10.2, 4;
    %dup/vec4;
    %pushi/vec4 191, 31, 11;
    %cmp/x;
    %jmp/1 T_10.3, 4;
    %dup/vec4;
    %pushi/vec4 1880, 776, 11;
    %cmp/x;
    %jmp/1 T_10.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b445b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b44330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b439d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b43d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b43c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b443d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b446f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026ec4b44510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b43e30_0, 0;
    %jmp T_10.6;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b445b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ec4b44330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ec4b439d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ec4b43d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ec4b43c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b443d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b446f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b43e30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026ec4b44510_0, 0;
    %jmp T_10.6;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ec4b445b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ec4b44330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ec4b439d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b43d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b43c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ec4b443d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b446f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b43e30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026ec4b44510_0, 0;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ec4b445b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b44330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b439d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b43d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b43c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ec4b443d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b446f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b43e30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026ec4b44510_0, 0;
    %jmp T_10.6;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b445b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b44330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b439d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b43d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b43c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b443d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b446f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ec4b43e30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026ec4b44510_0, 0;
    %jmp T_10.6;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b445b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b44330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b439d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ec4b43d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b43c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b443d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b446f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026ec4b44510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b43e30_0, 0;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000026ec4a97130;
T_11 ;
    %wait E_0000026ec4b0e000;
    %load/vec4 v0000026ec4b42960_0;
    %parti/s 11, 21, 6;
    %store/vec4 v0000026ec4b419c0_0, 0, 11;
    %load/vec4 v0000026ec4b42960_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000026ec4b42640_0, 0, 5;
    %load/vec4 v0000026ec4b41880_0;
    %store/vec4 v0000026ec4b41560_0, 0, 64;
    %load/vec4 v0000026ec4b41d80_0;
    %store/vec4 v0000026ec4b42dc0_0, 0, 64;
    %load/vec4 v0000026ec4b41e20_0;
    %store/vec4 v0000026ec4b41240_0, 0, 64;
    %load/vec4 v0000026ec4b417e0_0;
    %store/vec4 v0000026ec4b41420_0, 0, 64;
    %load/vec4 v0000026ec4b412e0_0;
    %store/vec4 v0000026ec4b411a0_0, 0, 2;
    %load/vec4 v0000026ec4b42320_0;
    %store/vec4 v0000026ec4b428c0_0, 0, 1;
    %load/vec4 v0000026ec4b42280_0;
    %store/vec4 v0000026ec4b42c80_0, 0, 1;
    %load/vec4 v0000026ec4b41740_0;
    %store/vec4 v0000026ec4b421e0_0, 0, 1;
    %load/vec4 v0000026ec4b42aa0_0;
    %store/vec4 v0000026ec4b42d20_0, 0, 1;
    %load/vec4 v0000026ec4b41b00_0;
    %store/vec4 v0000026ec4b41600_0, 0, 1;
    %load/vec4 v0000026ec4b41a60_0;
    %store/vec4 v0000026ec4b42780_0, 0, 1;
    %load/vec4 v0000026ec4b41ec0_0;
    %store/vec4 v0000026ec4b42e60_0, 0, 1;
    %load/vec4 v0000026ec4b42960_0;
    %store/vec4 v0000026ec4b41380_0, 0, 32;
    %jmp T_11;
    .thread T_11;
    .scope S_0000026ec4aa13d0;
T_12 ;
    %wait E_0000026ec4b0d900;
    %load/vec4 v0000026ec4b44dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000026ec4b43610_0;
    %assign/vec4 v0000026ec4b43430_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000026ec4b44e70_0;
    %assign/vec4 v0000026ec4b43430_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000026ec4ac0a40;
T_13 ;
    %wait E_0000026ec4b0d9c0;
    %load/vec4 v0000026ec4b0c2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000026ec4b0c410_0, 0;
    %jmp T_13.7;
T_13.0 ;
    %load/vec4 v0000026ec4b0bfb0_0;
    %load/vec4 v0000026ec4b0c9b0_0;
    %and;
    %assign/vec4 v0000026ec4b0c410_0, 0;
    %jmp T_13.7;
T_13.1 ;
    %load/vec4 v0000026ec4b0bfb0_0;
    %load/vec4 v0000026ec4b0c9b0_0;
    %or;
    %assign/vec4 v0000026ec4b0c410_0, 0;
    %jmp T_13.7;
T_13.2 ;
    %load/vec4 v0000026ec4b0bfb0_0;
    %load/vec4 v0000026ec4b0c9b0_0;
    %add;
    %assign/vec4 v0000026ec4b0c410_0, 0;
    %jmp T_13.7;
T_13.3 ;
    %load/vec4 v0000026ec4b0bfb0_0;
    %load/vec4 v0000026ec4b0c9b0_0;
    %sub;
    %assign/vec4 v0000026ec4b0c410_0, 0;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v0000026ec4b0bfb0_0;
    %load/vec4 v0000026ec4b0c9b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_13.8, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_13.9, 8;
T_13.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_13.9, 8;
 ; End of false expr.
    %blend;
T_13.9;
    %assign/vec4 v0000026ec4b0c410_0, 0;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0000026ec4b0bfb0_0;
    %load/vec4 v0000026ec4b0c9b0_0;
    %or;
    %inv;
    %assign/vec4 v0000026ec4b0c410_0, 0;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %load/vec4 v0000026ec4b0c410_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ec4b0caf0_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b0caf0_0, 0;
T_13.11 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000026ec4ac0bd0;
T_14 ;
    %wait E_0000026ec4b0d200;
    %load/vec4 v0000026ec4b0ceb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026ec4b0c050_0, 0, 4;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026ec4b0c050_0, 0, 4;
    %jmp T_14.4;
T_14.1 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000026ec4b0c050_0, 0, 4;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0000026ec4b0cb90_0;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026ec4b0c050_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026ec4b0c050_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026ec4b0c050_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026ec4b0c050_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026ec4b0c050_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000026ec4a9f4c0;
T_15 ;
    %wait E_0000026ec4b0dc40;
    %load/vec4 v0000026ec4b43a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000026ec4b44010_0, 0;
    %jmp T_15.7;
T_15.0 ;
    %load/vec4 v0000026ec4b44790_0;
    %load/vec4 v0000026ec4b437f0_0;
    %and;
    %assign/vec4 v0000026ec4b44010_0, 0;
    %jmp T_15.7;
T_15.1 ;
    %load/vec4 v0000026ec4b44790_0;
    %load/vec4 v0000026ec4b437f0_0;
    %or;
    %assign/vec4 v0000026ec4b44010_0, 0;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v0000026ec4b44790_0;
    %load/vec4 v0000026ec4b437f0_0;
    %add;
    %assign/vec4 v0000026ec4b44010_0, 0;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0000026ec4b44790_0;
    %load/vec4 v0000026ec4b437f0_0;
    %sub;
    %assign/vec4 v0000026ec4b44010_0, 0;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0000026ec4b44790_0;
    %load/vec4 v0000026ec4b437f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_15.8, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_15.9, 8;
T_15.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_15.9, 8;
 ; End of false expr.
    %blend;
T_15.9;
    %assign/vec4 v0000026ec4b44010_0, 0;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0000026ec4b44790_0;
    %load/vec4 v0000026ec4b437f0_0;
    %or;
    %inv;
    %assign/vec4 v0000026ec4b44010_0, 0;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %load/vec4 v0000026ec4b44010_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ec4b43570_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ec4b43570_0, 0;
T_15.11 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000026ec4ac0d60;
T_16 ;
    %wait E_0000026ec4b0d780;
    %load/vec4 v0000026ec4b41ba0_0;
    %store/vec4 v0000026ec4b0cc30_0, 0, 64;
    %load/vec4 v0000026ec4b42be0_0;
    %store/vec4 v0000026ec4b0ccd0_0, 0, 64;
    %load/vec4 v0000026ec4b42b40_0;
    %store/vec4 v0000026ec4b41920_0, 0, 1;
    %load/vec4 v0000026ec4b414c0_0;
    %store/vec4 v0000026ec4b0c550_0, 0, 64;
    %load/vec4 v0000026ec4b41ce0_0;
    %store/vec4 v0000026ec4b42a00_0, 0, 5;
    %load/vec4 v0000026ec4b42460_0;
    %store/vec4 v0000026ec4b0c4b0_0, 0, 1;
    %load/vec4 v0000026ec4b425a0_0;
    %store/vec4 v0000026ec4b0c0f0_0, 0, 1;
    %load/vec4 v0000026ec4b42140_0;
    %store/vec4 v0000026ec4b0c230_0, 0, 1;
    %load/vec4 v0000026ec4b42000_0;
    %store/vec4 v0000026ec4b41100_0, 0, 1;
    %load/vec4 v0000026ec4b41c40_0;
    %store/vec4 v0000026ec4b0c190_0, 0, 1;
    %load/vec4 v0000026ec4b41060_0;
    %store/vec4 v0000026ec4b41f60_0, 0, 1;
    %load/vec4 v0000026ec4b42f00_0;
    %store/vec4 v0000026ec4b0ce10_0, 0, 32;
    %jmp T_16;
    .thread T_16;
    .scope S_0000026ec4ad7f90;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ec4b431b0_0, 0, 32;
T_17.0 ;
    %load/vec4 v0000026ec4b431b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_17.1, 5;
    %load/vec4 v0000026ec4b431b0_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/getv/s 4, v0000026ec4b431b0_0;
    %store/vec4a v0000026ec4b44650, 4, 0;
    %load/vec4 v0000026ec4b431b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026ec4b431b0_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_0000026ec4ad7f90;
T_18 ;
    %wait E_0000026ec4b0d740;
    %load/vec4 v0000026ec4b46450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000026ec4b44970_0;
    %ix/getv 3, v0000026ec4b43110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ec4b44650, 0, 4;
T_18.0 ;
    %load/vec4 v0000026ec4b469f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %ix/getv 4, v0000026ec4b43110_0;
    %load/vec4a v0000026ec4b44650, 4;
    %assign/vec4 v0000026ec4b432f0_0, 0;
T_18.2 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000026ec4aa5900;
T_19 ;
    %wait E_0000026ec4b0e000;
    %load/vec4 v0000026ec4b43750_0;
    %store/vec4 v0000026ec4b434d0_0, 0, 64;
    %load/vec4 v0000026ec4b43ed0_0;
    %store/vec4 v0000026ec4b44d30_0, 0, 64;
    %load/vec4 v0000026ec4b44c90_0;
    %store/vec4 v0000026ec4b43cf0_0, 0, 5;
    %load/vec4 v0000026ec4b43890_0;
    %store/vec4 v0000026ec4b44bf0_0, 0, 1;
    %load/vec4 v0000026ec4b448d0_0;
    %store/vec4 v0000026ec4b440b0_0, 0, 1;
    %load/vec4 v0000026ec4b43250_0;
    %store/vec4 v0000026ec4b44830_0, 0, 32;
    %jmp T_19;
    .thread T_19;
    .scope S_0000026ec4aa16f0;
T_20 ;
    %wait E_0000026ec4b0dcc0;
    %load/vec4 v0000026ec4b44290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0000026ec4b44150_0;
    %assign/vec4 v0000026ec4b441f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000026ec4b44470_0;
    %assign/vec4 v0000026ec4b441f0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000026ec4b179b0;
T_21 ;
    %delay 1, 0;
    %load/vec4 v0000026ec4b4c9c0_0;
    %inv;
    %store/vec4 v0000026ec4b4c9c0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0000026ec4b179b0;
T_22 ;
    %vpi_call 2 20 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026ec4b17b40 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ec4b4c9c0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./ALU_64.v";
    "./Aluctrl.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./MEM_WB.v";
    "./PC.v";
    "./Rom.v";
    "./ALUSrc_mux.v";
    "./control_unit.v";
    "./MemtoReg_mux.v";
    "./Ram.v";
    "./Reg2loc_mux.v";
    "./Regs.v";
    "./Sign_extender.v";
