4:42:23 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Nov 23 16:44:31 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_BUFFERS.v changed - recompiling
File D:\AmigaPCI\U712\U712_CYCLE_TERM.v changed - recompiling
File D:\AmigaPCI\U712\U712_REG_SM.v changed - recompiling
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"D:\AmigaPCI\U712\U712_TOP.v":12:43:12:46|Removing wire TBIn, as there is no assignment to it.
@W: CL157 :"D:\AmigaPCI\U712\U712_TOP.v":12:43:12:46|*Output TBIn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 23 16:44:31 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 23 16:44:31 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 23 16:44:31 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 23 16:44:32 2024

###########################################################]
Pre-mapping Report

# Sat Nov 23 16:44:32 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":12:43:12:46|Tristate driver TBIn (in view: work.U712_TOP(verilog)) on net TBIn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                                Clock                     Clock
Clock                             Frequency     Period        Type                                 Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK40A_derived_clock     186.0 MHz     5.376         derived (from U712_TOP|CLK40_IN)     Autoconstr_clkgroup_0     0    
U712_TOP|CLK40_IN                 186.0 MHz     5.376         inferred                             Autoconstr_clkgroup_0     0    
U712_TOP|CLK80_derived_clock      372.0 MHz     2.688         derived (from U712_TOP|CLK40_IN)     Autoconstr_clkgroup_0     23   
U712_TOP|CLKRAM_derived_clock     372.0 MHz     2.688         derived (from U712_TOP|CLK40_IN)     Autoconstr_clkgroup_0     0    
==================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"d:\amigapci\u712\u712_top.v":12:43:12:46|Tristate driver TBIn (in view: work.U712_TOP(verilog)) on net TBIn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 23 16:44:32 2024

###########################################################]
Map & Optimize Report

# Sat Nov 23 16:44:32 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":12:43:12:46|Tristate driver TBIn (in view: work.U712_TOP(verilog)) on net TBIn (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  35 /        21



@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock U712_TOP|CLK40_IN with period 6.48ns. Please declare a user-defined clock on object "p:CLK40_IN"
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 6.48ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 23 16:44:33 2024
#


Top view:               U712_TOP
Requested Frequency:    154.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.143

                                 Requested     Estimated     Requested     Estimated                 Clock                                Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                 Group                
---------------------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK40_IN                154.3 MHz     NA            6.479         NA            DCM/PLL     inferred                             Autoconstr_clkgroup_0
U712_TOP|CLK80_derived_clock     154.3 MHz     131.2 MHz     6.479         7.622         -1.143      derived (from U712_TOP|CLK40_IN)     Autoconstr_clkgroup_0
===============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  6.479       -1.143  |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival           
Instance                       Reference                        Type           Pin     Net                Time        Slack 
                               Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       -1.143
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       -1.136
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       -1.108
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       0.508 
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       0.557 
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       0.578 
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       0.578 
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       0.613 
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       0.641 
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       0.662 
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required           
Instance                           Reference                        Type           Pin     Net                           Time         Slack 
                                   Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_i_0                      6.479        -1.143
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              6.374        0.459 
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       6.374        0.522 
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              6.374        0.522 
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.479        0.613 
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  6.374        0.641 
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      6.374        2.279 
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   6.374        2.279 
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                6.374        2.279 
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              6.374        2.279 
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.479
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.479

    - Propagation time:                      7.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.143

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                        Net            -        -       1.599     -           6         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.386     2.525       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.896       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.345       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.715       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.115       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.622       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.479
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.479

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.136

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                        Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I1       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.379     2.518       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.889       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.338       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.108       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.615       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.615 is 1.767(23.2%) logic and 5.848(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.479
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.479

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.108

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.STATE_COUNT[4] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR      Q        Out     0.540     0.540       -         
STATE_COUNT[4]                      Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I2       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.351     2.490       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.861       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.309       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.680       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.080       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.587       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.479
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.374

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.508

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.DBR_SYNC[0] / Q
    Ending point:                            U712_REG_SM.STATE_COUNT[4] / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_REG_SM.DBR_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
DBR_SYNC[0]                         Net           -        -       1.599     -           2         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       O        Out     0.449     2.588       -         
N_118_0                             Net           -        -       1.371     -           2         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       I1       In      -         3.959       -         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       O        Out     0.400     4.359       -         
STATE_COUNTc_2_i                    Net           -        -       1.507     -           1         
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.479
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.374

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.522

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net           -        -       1.599     -           6         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       O        Out     0.386     2.525       -         
N_32                                 Net           -        -       1.371     -           3         
U712_REG_SM.DS_EN_RNO                SB_LUT4       I0       In      -         3.896       -         
U712_REG_SM.DS_EN_RNO                SB_LUT4       O        Out     0.449     4.345       -         
DS_EN_0                              Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                    SB_DFFNSR     D        In      -         5.851       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         35 uses

I/O ports: 45
I/O primitives: 24
SB_IO          24 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   U712_TOP|CLK40_IN: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 35 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 35 = 35 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 23 16:44:34 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Nov 23 16:46:06 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"D:\AmigaPCI\U712\U712_TOP.v":12:43:12:46|Removing wire TBIn, as there is no assignment to it.
@W: CL157 :"D:\AmigaPCI\U712\U712_TOP.v":12:43:12:46|*Output TBIn has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 23 16:46:06 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 23 16:46:06 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 23 16:46:06 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 23 16:46:07 2024

###########################################################]
Pre-mapping Report

# Sat Nov 23 16:46:07 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":12:43:12:46|Tristate driver TBIn (in view: work.U712_TOP(verilog)) on net TBIn (in view: work.U712_TOP(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :"d:\amigapci\u712\u712_top.v":12:43:12:46|Tristate driver TBIn (in view: work.U712_TOP(verilog)) on net TBIn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 23 16:46:08 2024

###########################################################]
Map & Optimize Report

# Sat Nov 23 16:46:08 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":12:43:12:46|Tristate driver TBIn (in view: work.U712_TOP(verilog)) on net TBIn (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 23 16:46:09 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 45
I/O primitives: 24
SB_IO          24 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 23 16:46:09 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin CLK40C doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...
Warning: The terminal TBIn_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Nov 23 16:48:01 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 23 16:48:02 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 23 16:48:02 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 23 16:48:02 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 23 16:48:03 2024

###########################################################]
Pre-mapping Report

# Sat Nov 23 16:48:03 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40A_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 23 16:48:03 2024

###########################################################]
Map & Optimize Report

# Sat Nov 23 16:48:04 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40A_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 23 16:48:04 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 23 16:48:04 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin CLK40C doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin CLK40C doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.
4:48:56 PM
