/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 280 192)
	(text "data_split_v2" (rect 5 0 58 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clock" (rect 0 0 20 12)(font "Arial" ))
		(text "clock" (rect 21 27 41 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "reset" (rect 0 0 20 12)(font "Arial" ))
		(text "reset" (rect 21 43 41 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "wr_ena" (rect 0 0 29 12)(font "Arial" ))
		(text "wr_ena" (rect 21 59 50 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "data_in[15..0]" (rect 0 0 51 12)(font "Arial" ))
		(text "data_in[15..0]" (rect 21 75 72 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "mem_upper_lim[14..0]" (rect 0 0 90 12)(font "Arial" ))
		(text "mem_upper_lim[14..0]" (rect 21 91 111 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 264 32)
		(output)
		(text "data_out[15..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "data_out[15..0]" (rect 186 27 243 39)(font "Arial" ))
		(line (pt 264 32)(pt 248 32)(line_width 3))
	)
	(port
		(pt 264 48)
		(output)
		(text "wr_ena_a" (rect 0 0 40 12)(font "Arial" ))
		(text "wr_ena_a" (rect 203 43 243 55)(font "Arial" ))
		(line (pt 264 48)(pt 248 48)(line_width 1))
	)
	(port
		(pt 264 64)
		(output)
		(text "wr_ena_b" (rect 0 0 40 12)(font "Arial" ))
		(text "wr_ena_b" (rect 203 59 243 71)(font "Arial" ))
		(line (pt 264 64)(pt 248 64)(line_width 1))
	)
	(port
		(pt 264 80)
		(output)
		(text "wr_addr_a[14..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "wr_addr_a[14..0]" (rect 175 75 243 87)(font "Arial" ))
		(line (pt 264 80)(pt 248 80)(line_width 3))
	)
	(port
		(pt 264 96)
		(output)
		(text "wr_addr_b[14..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "wr_addr_b[14..0]" (rect 175 91 243 103)(font "Arial" ))
		(line (pt 264 96)(pt 248 96)(line_width 3))
	)
	(port
		(pt 264 112)
		(output)
		(text "limit_a[9..0]" (rect 0 0 44 12)(font "Arial" ))
		(text "limit_a[9..0]" (rect 199 107 243 119)(font "Arial" ))
		(line (pt 264 112)(pt 248 112)(line_width 3))
	)
	(port
		(pt 264 128)
		(output)
		(text "limit_b[9..0]" (rect 0 0 44 12)(font "Arial" ))
		(text "limit_b[9..0]" (rect 199 123 243 135)(font "Arial" ))
		(line (pt 264 128)(pt 248 128)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 248 160)(line_width 1))
	)
)
