<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions,Library/Basic Functions/On Chip Memory,Library/Basic Functions/Bridges and Adaptors,Library,Project,Library/Basic Functions/Bridges and Adaptors/Streaming" />
 <window width="1919" height="1040" x="0" y="0" />
 <hdlexample language="VERILOG" />
 <generation
   testbench_system="NONE"
   simulation="VERILOG"
   block_symbol_file="0"
   greybox="0" />
</preferences>
