# do reg4bits.do 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg4bits
# 
# Top level modules:
# 	reg4bits
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg4bits_vlg_sample_tst
# -- Compiling module reg4bits_vlg_check_tst
# -- Compiling module reg4bits_vlg_vec_tst
# 
# Top level modules:
# 	reg4bits_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.reg4bits_vlg_vec_tst 
# Loading work.reg4bits_vlg_vec_tst
# Loading work.reg4bits
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading work.reg4bits_vlg_sample_tst
# Loading work.reg4bits_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# Loading instances from reg4bits_v.sdo
# Loading timing data from reg4bits_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /reg4bits_vlg_vec_tst File: reg4bits.vwf.vt
# Simulation passed !
# ** Note: $finish    : reg4bits.vwf.vt(287)
#    Time: 1 us  Iteration: 0  Instance: /reg4bits_vlg_vec_tst/tb_out
