{"Source Block": ["hdl/library/common/up_clock_mon.v@50:60@HdlIdDef", "  reg     [31:0]  d_count_hold = 'd0;\n  reg     [32:0]  d_count = 'd0;\n\n  // internal signals\n\n  wire            up_count_toggle_s;\n  wire            d_count_toggle_s;\n\n  // processor reference\n\n  assign up_count_toggle_s = up_count_toggle_m3 ^ up_count_toggle_m2;\n"], "Clone Blocks": [["hdl/library/common/up_clock_mon.v@55:65", "  wire            up_count_toggle_s;\n  wire            d_count_toggle_s;\n\n  // processor reference\n\n  assign up_count_toggle_s = up_count_toggle_m3 ^ up_count_toggle_m2;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_count <= 'd0;\n      up_count_toggle <= 'd0;\n"], ["hdl/library/common/up_clock_mon.v@51:61", "  reg     [32:0]  d_count = 'd0;\n\n  // internal signals\n\n  wire            up_count_toggle_s;\n  wire            d_count_toggle_s;\n\n  // processor reference\n\n  assign up_count_toggle_s = up_count_toggle_m3 ^ up_count_toggle_m2;\n\n"]], "Diff Content": {"Delete": [[55, "  wire            up_count_toggle_s;\n"]], "Add": []}}