
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version S-2021.06-SP5-5 for linux64 - Sep 20, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Initializing gui preferences from file  /home1/std251_4/.synopsys_dc_gui/preferences.tcl
##########################################################################################
# Reading a Verilog RTL File
##########################################################################################
source -e -v ./scr/1_run_syn_setup
## .synopsys_dc.setup file
source -e -v ./.synopsys_dc.setup
#########################################################################################
# User-defined variables for logical library, RTL setup
##########################################################################################
set lib_rvt 	"/tools/dk/SAED32_EDK/lib/stdcell_rvt/db_nldm" 	;#  Logic cell library directory
/tools/dk/SAED32_EDK/lib/stdcell_rvt/db_nldm
set lib_hvt 	"/tools/dk/SAED32_EDK/lib/stdcell_hvt/db_nldm" 	;#  Logic cell library directory
/tools/dk/SAED32_EDK/lib/stdcell_hvt/db_nldm
set lib_lvt 	"/tools/dk/SAED32_EDK/lib/stdcell_lvt/db_nldm" 	;#  Logic cell library directory
/tools/dk/SAED32_EDK/lib/stdcell_lvt/db_nldm
set lib_io 	"/tools/dk/SAED32_EDK/lib/io_std/db_nldm" 	;#  IO library directory
/tools/dk/SAED32_EDK/lib/io_std/db_nldm
set lib_mem 	"/tools/dk/SAED32_EDK/lib/sram/db_nldm" 	;#  Memory library directory
/tools/dk/SAED32_EDK/lib/sram/db_nldm
set lib_pll 	"/tools/dk/SAED32_EDK/lib/pll/db_nldm" 		;#  PLL library directory
/tools/dk/SAED32_EDK/lib/pll/db_nldm
set RTL_path 	"../rtl" 					;#  RTL directory
../rtl
######################################################################
# Search path Settings
######################################################################
set search_path ". $lib_rvt \
		$lib_hvt \
		$lib_lvt \
		$lib_io \
		$lib_mem \
		$lib_pll \
		$RTL_path"
. /tools/dk/SAED32_EDK/lib/stdcell_rvt/db_nldm  /tools/dk/SAED32_EDK/lib/stdcell_hvt/db_nldm  /tools/dk/SAED32_EDK/lib/stdcell_lvt/db_nldm  /tools/dk/SAED32_EDK/lib/io_std/db_nldm  /tools/dk/SAED32_EDK/lib/sram/db_nldm  /tools/dk/SAED32_EDK/lib/pll/db_nldm  ../rtl
##########################################################################################
# Target library setup
##########################################################################################
set target_library "saed32rvt_ss0p95v125c.db"
saed32rvt_ss0p95v125c.db
##########################################################################################
# Link library setup
##########################################################################################
set link_library "* $target_library \
		saed32io_fc_ss0p95v125c_2p25v.db \
		saed32pll_ss0p95v125c_2p25v.db \
		saed32sram_ss0p95v125c.db \
		dw_foundation.sldb"
* saed32rvt_ss0p95v125c.db  saed32io_fc_ss0p95v125c_2p25v.db  saed32pll_ss0p95v125c_2p25v.db  saed32sram_ss0p95v125c.db  dw_foundation.sldb
##########################################################################################
# User setup
##########################################################################################
define_design_lib work -path "./work"
1
set hdlin_enable_rtldrc_info true
true
set hdlin_enable_presto_for_vl true
true
true
true
source -e -v ./scr/2_run_syn_read_verilog
## read verilig rtl files
read_verilog {complex_cal.v complex_add.v complex_mul.v}
Loading db file '/tools/dk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/tools/dk/SAED32_EDK/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db'
Loading db file '/tools/dk/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/tools/dk/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/tools/synopsys_2021/syn/S-2021.06-SP5-5/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys_2021/syn/S-2021.06-SP5-5/libraries/syn/gtech.db'
Loading db file '/tools/synopsys_2021/syn/S-2021.06-SP5-5/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'saed32io_fc_ss0p95v125c_2p25v'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32sram_ss0p95v125c'
  Loading link library 'gtech'
Loading verilog files: '/home1/std251_4/week09/complex_cal/rtl/complex_cal.v' '/home1/std251_4/week09/complex_cal/rtl/complex_add.v' '/home1/std251_4/week09/complex_cal/rtl/complex_mul.v' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home1/std251_4/week09/complex_cal/rtl/complex_cal.v
Compiling source file /home1/std251_4/week09/complex_cal/rtl/complex_add.v
Compiling source file /home1/std251_4/week09/complex_cal/rtl/complex_mul.v

Inferred memory devices in process
	in routine complex_cal line 54 in file
		'/home1/std251_4/week09/complex_cal/rtl/complex_cal.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dout_im_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    dout_vld_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   dout_vld_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    dout_im_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    dout_re_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     dout_re_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /home1/std251_4/week09/complex_cal/rtl/complex_add.v:16: signed to unsigned part selection occurs. (VER-318)
Warning:  /home1/std251_4/week09/complex_cal/rtl/complex_add.v:17: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully.
Current design is now '/home1/std251_4/week09/complex_cal/rtl/complex_cal.db:complex_cal'
Loaded 3 designs.
Current design is 'complex_cal'.
complex_cal complex_add complex_mul
current_design complex_cal
Current design is 'complex_cal'.
{complex_cal}
{complex_cal}
##########################################################################################
# Explicitly Link the Design and Checks Current Design for Connectivity Hierarchy Issues
##########################################################################################
source -e -v ./scr/3_run_syn_link_check
# link design
current_design complex_cal
Current design is 'complex_cal'.
{complex_cal}
link

  Linking design 'complex_cal'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /home1/std251_4/week09/complex_cal/rtl/complex_cal.db, etc
  saed32rvt_ss0p95v125c (library) /tools/dk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32io_fc_ss0p95v125c_2p25v (library) /tools/dk/SAED32_EDK/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db
  saed32pll_ss0p95v125c_2p25v (library) /tools/dk/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db
  saed32sram_ss0p95v125c (library) /tools/dk/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  dw_foundation.sldb (library) /tools/synopsys_2021/syn/S-2021.06-SP5-5/libraries/syn/dw_foundation.sldb

1
# check design
check_design ./rpt/complex_cal.chk_design.rpt
 
****************************************
Report:      ./rpt/complex_cal.chk_design.rpt
Total Count: 0
Severity:    Warning
Message:     In design '', input pin '' of leaf cell '' is not connected to any net.  '' assumed.
Version:     S-2021.06-SP5-5
Date:        Mon May 26 14:48:37 2025
****************************************

No LINT-0 found.
1
# write ddc
write_file -f ddc -hier -output out/unmapped/complex_cal.ddc
Writing ddc file 'out/unmapped/complex_cal.ddc'.
1
# wrtie verilog netlist
write -f verilog -hier -output ./out/unmapped/complex_cal.v
Writing verilog file '/home1/std251_4/week09/complex_cal/syn/out/unmapped/complex_cal.v'.
Warning: Verilog writer has added 2 nets to module complex_add using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 16 nets to module complex_mul using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Module complex_cal contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
1
1
source -e -v ./scr/4_run_syn_constraints
# constraint for timing and area
source -echo -verbose ../Constraint/Constraint.con
###################################
# Constraints file for design mydesign
###################################
## define create clock : 333.33MHz -> 3ns
create_clock -name clk -period 1.0 [get_ports clk]
1
## source_latency : clock generator delay = 700ps
set_clock_latency -source -max 0.7 [get_clocks clk]
1
##network latency
set_clock_latency -max 0.3 [get_clocks clk]
1
##jitter + margin + skew*2 = 40 + 50 + 30*2 = 150ps
set_clock_uncertainty -setup 0.1 [get_clocks clk]
1
##transition time(rise/fall time) = 120ps
set_clock_transition 0.12 [get_clocks clk]  
1
##Input delay 
set_input_delay -max 0.6 -clock clk [get_ports {din_* cal_mode}]
1
##output delay 
set_output_delay -max 0.6 -clock clk [all_outputs]
1
set_driving_cell -library saed32rvt_ss0p95v125c -lib_cell INVX0_RVT [get_ports {din_* cal_mode}]
Warning: Design rule attributes from the driving cell will be set on the port 'din_re_1[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_re_1[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_re_1[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_re_1[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_re_1[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_re_1[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_re_1[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_re_1[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_im_1[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_im_1[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_im_1[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_im_1[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_im_1[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_im_1[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_im_1[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_im_1[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_re_2[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_re_2[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_re_2[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_re_2[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_re_2[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_re_2[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_re_2[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_re_2[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_im_2[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_im_2[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_im_2[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_im_2[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_im_2[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_im_2[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_im_2[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_im_2[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'din_vld'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'cal_mode'. (UID-401)
1
set MAX_INPUT_LOAD [expr {[load_of saed32rvt_ss0p95v125c/NAND2X0_RVT/A1] * 5}]
2.064245
set_max_capacitance $MAX_INPUT_LOAD [get_ports {din_* cal_mode}]
1
set_load -max [expr {$MAX_INPUT_LOAD * 3}] [all_outputs]1
1
1
source -e -v ./scr/5_run_syn_compile
#compile_ultra
#create_auto_path_groups -mode mapped
#compile_ultra -incremental
compile_ultra -no_autoungroup
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.5 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.5 |     *     |
============================================================================

============================================================================
| Flow Information                                                         |
----------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                       |
============================================================================
| Design Information                                      | Value          |
============================================================================
| Number of Scenarios                                     | 0              |
| Leaf Cell Count                                         | 52             |
| Number of User Hierarchies                              | 2              |
| Sequential Cell Count                                   | 34             |
| Macro Count                                             | 0              |
| Number of Power Domains                                 | 0              |
| Design with UPF Data                                    | false          |
============================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'complex_cal'

Loaded alib file './alib-52/saed32rvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'complex_cal'
  Processing 'complex_mul'
 Implement Synthetic for 'complex_mul'.
  Processing 'complex_add'
 Implement Synthetic for 'complex_add'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02    2999.9      1.64      25.4    1389.7                           242285072.0000
    0:00:02    2996.9      1.71      26.0    1389.7                           242235760.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:02    2713.0      1.64      24.8    1062.5                           152908912.0000
  Mapping 'complex_mul_DP_OP_8J1_123_8293_2'
    0:00:02    2700.0      1.63      23.9    1251.0                           162647952.0000
    0:00:02    2710.2      1.57      23.5    1251.0                           164570960.0000
Information: Added key list 'DesignWare' to design 'complex_mul'. (DDB-72)
Information: Added key list 'DesignWare' to design 'complex_add'. (DDB-72)
    0:00:03    3042.1      1.20      18.7      69.0                           207003472.0000
    0:00:03    3042.1      1.20      18.7      69.0                           207003472.0000
    0:00:03    3042.1      1.20      18.7      69.0                           207003472.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
    0:00:03    2999.7      1.20      18.7      61.0                           203753792.0000
    0:00:03    2999.7      1.20      18.7      61.0                           203753792.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:04    2942.0      1.20      18.6      61.0                           194444128.0000
    0:00:04    2937.4      1.19      18.6      61.0                           192875968.0000
    0:00:04    2937.4      1.19      18.6      61.0                           192875968.0000
    0:00:04    2928.0      1.19      18.5      54.3                           189154384.0000
    0:00:04    2928.0      1.19      18.5      54.3                           189154384.0000
    0:00:04    2932.8      1.19      18.5      54.3                           189616544.0000
    0:00:04    2932.8      1.19      18.5      54.3                           189616544.0000
    0:00:04    2936.1      1.19      18.5      54.3                           190681664.0000
    0:00:04    2936.1      1.19      18.5      54.3                           190681664.0000
    0:00:05    2954.2      1.19      18.4      52.6                           191637312.0000
    0:00:05    2954.2      1.19      18.4      52.6                           191637312.0000
    0:00:07    3029.1      1.16      18.1      61.3                           202024880.0000
    0:00:07    3029.1      1.16      18.1      61.3                           202024880.0000
    0:00:08    3067.0      1.16      18.0      62.9                           202851904.0000
    0:00:08    3067.0      1.16      18.0      62.9                           202851904.0000
    0:00:09    3087.1      1.14      17.7      73.1                           204589072.0000
    0:00:09    3087.1      1.14      17.7      73.1                           204589072.0000
    0:00:09    3087.1      1.14      17.7      73.1                           204589072.0000
    0:00:09    3087.1      1.14      17.7      73.1                           204589072.0000
    0:00:10    3087.1      1.14      17.7      73.1                           204589072.0000
    0:00:10    3087.1      1.14      17.7      73.1                           204589072.0000
    0:00:10    3087.1      1.14      17.7      73.1                           204589072.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10    3087.1      1.14      17.7      73.1                           204589072.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:10    3117.3      1.14      17.8      57.9 dout_im_d_reg[5]/D        208308128.0000
    0:00:11    3196.9      1.13      17.8       0.0 dout_re_d_reg[4]/D        217057424.0000
    0:00:11    3206.5      1.13      17.7       0.0                           214751696.0000
    0:00:11    3191.8      1.12      17.6      42.3                           214603856.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    3191.8      1.12      17.6      42.3                           214603856.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:00:12    3021.3      1.14      17.7       0.0 dout_re_d_reg[6]/D        185218816.0000
    0:00:12    3025.1      1.13      17.7       0.0                           187096208.0000
    0:00:13    3047.2      1.13      17.6      13.7                           191547648.0000
    0:00:13    3047.2      1.13      17.6      13.7                           191547648.0000
    0:00:13    3046.7      1.13      17.6      13.7                           191375104.0000
    0:00:13    3046.7      1.13      17.6      13.7                           191375104.0000
    0:00:13    3046.7      1.13      17.6      13.7                           191375104.0000
    0:00:13    3046.7      1.13      17.6      13.7                           191375104.0000
    0:00:13    3046.7      1.13      17.6      13.7                           191375104.0000
    0:00:13    3046.7      1.13      17.6      13.7                           191375104.0000
    0:00:14    3046.7      1.13      17.6      13.7                           191375104.0000
    0:00:14    3046.7      1.13      17.6      13.7                           191375104.0000
    0:00:15    3088.9      1.11      17.2      49.3                           198490128.0000
    0:00:15    3088.9      1.11      17.2      49.3                           198490128.0000
    0:00:16    3085.8      1.10      17.2      75.2                           198745488.0000
    0:00:16    3085.8      1.10      17.2      75.2                           198745488.0000
    0:00:17    3148.1      1.09      17.0      97.9                           208728048.0000
    0:00:17    3148.1      1.09      17.0      97.9                           208728048.0000
    0:00:17    3148.1      1.09      17.0      97.9                           208728048.0000
    0:00:17    3148.1      1.09      17.0      97.9                           208728048.0000
    0:00:17    3148.1      1.09      17.0      97.9                           208728048.0000
    0:00:17    3148.1      1.09      17.0      97.9                           208728048.0000
    0:00:17    3148.1      1.09      17.0      97.9                           208728048.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:17    3148.1      1.09      17.0      97.9                           208728048.0000
    0:00:17    3105.4      1.09      17.0      80.8                           199686448.0000
    0:00:17    3095.7      1.09      17.1      80.8                           199130368.0000
    0:00:17    3095.7      1.09      17.1      80.8                           199130368.0000
    0:00:17    3095.7      1.09      17.1      80.8                           199108272.0000
    0:00:18    3091.7      1.10      17.1      78.7 u_complex_mul/im_1[4]     197532400.0000
    0:00:18    3132.1      1.11      17.4       0.0                           196936096.0000
    0:00:19    3173.5      1.08      16.8      56.7                           206741232.0000
    0:00:19    3173.5      1.08      16.8      56.7                           206741232.0000
    0:00:20    3172.2      1.08      16.8      56.7                           206323504.0000
    0:00:20    3172.2      1.08      16.8      56.7                           206323504.0000
    0:00:20    3172.2      1.08      16.8      56.7                           206323504.0000
    0:00:20    3133.8      1.08      16.8      53.5                           191120432.0000
Loading db file '/tools/dk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/tools/dk/SAED32_EDK/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db'
Loading db file '/tools/dk/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/tools/dk/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#current_design complex_cal
#set_optimize_registers true -design complex_mul
#current_design complex_cal
#compile_ultra -retime -timing
#compile_ultra
#group_path -name INPUTS -from [all_inputs]
#group_path -name OUTPUTS -to [all_outputs]
#group_path -name COMBO -from [all_inputs] -to [all_outputs]
#group_path -name CLK -critical 0.2 -weight 5
#compile_ultra -incremental
source -e -v ./scr/6_run_syn_report
## reports for deisgn and timing, etc.
report_clocks -attributes -skew             		> ./rpt/clocks.rpt
report_area -hierarchy					> ./rpt/area.rpt
report_timing -max 32 -nets -nosplit		 	> ./rpt/timing.rpt
source -e -v ./scr/7_run_syn_write_output## write ddc and gate verilog netlist, etc.
change_names -rules verilog -hierarchy 
1
# write ddc
write -format ddc -hier -o out/mapped/complex_cal.ddc
Writing ddc file 'out/mapped/complex_cal.ddc'.
1
# wrtie verilog netlist
write -f verilog -h -o out/mapped/complex_cal.v
Writing verilog file '/home1/std251_4/week09/complex_cal/syn/out/mapped/complex_cal.v'.
1
write_sdf out/mapped/complex_cal.pre.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home1/std251_4/week09/complex_cal/syn/out/mapped/complex_cal.pre.sdf'. (WT-3)
1
1
1
dc_shell> exit

Memory usage for this session 201 Mbytes.
Memory usage for this session including child processes 201 Mbytes.
CPU usage for this session 22 seconds ( 0.01 hours ).
Elapsed time for this session 28 seconds ( 0.01 hours ).

Thank you...
