xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
vhdtdtfi -lang verilog -prj wall-clock -o /home/ise/xilinks_ise_files/clock/ise/board.tfi -lib work /home/ise/xilinks_ise_files/clock/src/mimas_v2//board.v -module board -template /opt/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj wall-clock -o /home/ise/xilinks_ise_files/clock/ise/board.tfi -lib work /home/ise/xilinks_ise_files/clock/src/mimas_v2//board.v -module board -template /opt/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
xst -intstyle ise -ifn "/home/ise/xilinks_ise_files/clock/ise/board.xst" -ofn "/home/ise/xilinks_ise_files/clock/ise/board.syr" 
