
Force Feedback Yoke.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f944  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000484  0800fad8  0800fad8  0001fad8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ff5c  0800ff5c  00020334  2**0
                  CONTENTS
  4 .ARM          00000000  0800ff5c  0800ff5c  00020334  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ff5c  0800ff5c  00020334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ff5c  0800ff5c  0001ff5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ff60  0800ff60  0001ff60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000334  20000000  0800ff64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020334  2**0
                  CONTENTS
 10 .bss          00000bac  20000334  20000334  00020334  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000ee0  20000ee0  00020334  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020334  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021db6  00000000  00000000  00020364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004b97  00000000  00000000  0004211a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a60  00000000  00000000  00046cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001840  00000000  00000000  00048718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000077af  00000000  00000000  00049f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023bbd  00000000  00000000  00051707  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c1cd0  00000000  00000000  000752c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00136f94  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007d90  00000000  00000000  00136fe4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000334 	.word	0x20000334
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800fabc 	.word	0x0800fabc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000338 	.word	0x20000338
 80001cc:	0800fabc 	.word	0x0800fabc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <FFBInit>:
 */

#include "force_feedback_controller.h"
#include "utilities.h"

void FFBInit(FFBController_t *ffb) {
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	ffb->constantGain = 0;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	f04f 0200 	mov.w	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
	ffb->periodicGain = 0;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	f04f 0200 	mov.w	r2, #0
 8000bbe:	60da      	str	r2, [r3, #12]
	ffb->springGain = 165;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4a0c      	ldr	r2, [pc, #48]	; (8000bf4 <FFBInit+0x4c>)
 8000bc4:	611a      	str	r2, [r3, #16]
	ffb->damperGain = 2;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bcc:	615a      	str	r2, [r3, #20]

	ffb->gain = 1;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8000bd4:	605a      	str	r2, [r3, #4]
	ffb->motorKtConstant = 0.0265;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	4a07      	ldr	r2, [pc, #28]	; (8000bf8 <FFBInit+0x50>)
 8000bda:	601a      	str	r2, [r3, #0]
	ffb->minimumSpringForce = 0.01;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	4a07      	ldr	r2, [pc, #28]	; (8000bfc <FFBInit+0x54>)
 8000be0:	619a      	str	r2, [r3, #24]
	ffb->lockAngle = 90;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4a06      	ldr	r2, [pc, #24]	; (8000c00 <FFBInit+0x58>)
 8000be6:	61da      	str	r2, [r3, #28]
}
 8000be8:	bf00      	nop
 8000bea:	370c      	adds	r7, #12
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	43250000 	.word	0x43250000
 8000bf8:	3cd91687 	.word	0x3cd91687
 8000bfc:	3c23d70a 	.word	0x3c23d70a
 8000c00:	42b40000 	.word	0x42b40000

08000c04 <FFBComputeSpringForce>:
float FFBComputeConstantForce(FFBController_t *ffb, float amount) {
	return ffb->constantGain * amount;
}

float FFBComputeSpringForce(FFBController_t *ffb, float measuredAngle,
		float setPointAngle, float strength) {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	60f8      	str	r0, [r7, #12]
 8000c0c:	ed87 0a02 	vstr	s0, [r7, #8]
 8000c10:	edc7 0a01 	vstr	s1, [r7, #4]
 8000c14:	ed87 1a00 	vstr	s2, [r7]

	float constrainedStrength = ConstrainFloat(strength, -1.0f, 1.0f);
 8000c18:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8000c1c:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 8000c20:	ed97 0a00 	vldr	s0, [r7]
 8000c24:	f000 f9fd 	bl	8001022 <ConstrainFloat>
 8000c28:	ed87 0a04 	vstr	s0, [r7, #16]

	float force = ffb->springGain * (setPointAngle - measuredAngle) *
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	ed93 7a04 	vldr	s14, [r3, #16]
 8000c32:	edd7 6a01 	vldr	s13, [r7, #4]
 8000c36:	edd7 7a02 	vldr	s15, [r7, #8]
 8000c3a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000c3e:	ee27 7a27 	vmul.f32	s14, s14, s15
			ffb->gain * constrainedStrength;
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	edd3 7a01 	vldr	s15, [r3, #4]
	float force = ffb->springGain * (setPointAngle - measuredAngle) *
 8000c48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c4c:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c54:	edc7 7a05 	vstr	s15, [r7, #20]

	//add/subtract minimum spring force based on force direction
	if(force < 0) {
 8000c58:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c64:	d509      	bpl.n	8000c7a <FFBComputeSpringForce+0x76>
		force -= ffb->minimumSpringForce;
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	edd3 7a06 	vldr	s15, [r3, #24]
 8000c6c:	ed97 7a05 	vldr	s14, [r7, #20]
 8000c70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c74:	edc7 7a05 	vstr	s15, [r7, #20]
 8000c78:	e00f      	b.n	8000c9a <FFBComputeSpringForce+0x96>
	}
	else if (force > 0) {
 8000c7a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c7e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c86:	dd08      	ble.n	8000c9a <FFBComputeSpringForce+0x96>
		force += ffb->minimumSpringForce;
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	edd3 7a06 	vldr	s15, [r3, #24]
 8000c8e:	ed97 7a05 	vldr	s14, [r7, #20]
 8000c92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c96:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	return force;
 8000c9a:	697b      	ldr	r3, [r7, #20]
 8000c9c:	ee07 3a90 	vmov	s15, r3
}
 8000ca0:	eeb0 0a67 	vmov.f32	s0, s15
 8000ca4:	3718      	adds	r7, #24
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
	...

08000cac <PIDInit>:

#include "pid.h"

static float Abs(float x);

void PIDInit(PID_t *pid) {
 8000cac:	b480      	push	{r7}
 8000cae:	b083      	sub	sp, #12
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
//	pid->kP = 292;//350;//250;//180;//35;
//	pid->kI = 100;//20;//60;//20;//20;//3;//7;
//	pid->kD = 0.5;//2.2;

	pid->kP = 200;//250;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	4a0b      	ldr	r2, [pc, #44]	; (8000ce4 <PIDInit+0x38>)
 8000cb8:	601a      	str	r2, [r3, #0]
	pid->kI = 400;
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4a0a      	ldr	r2, [pc, #40]	; (8000ce8 <PIDInit+0x3c>)
 8000cbe:	605a      	str	r2, [r3, #4]
	pid->kD = 0.8;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	4a0a      	ldr	r2, [pc, #40]	; (8000cec <PIDInit+0x40>)
 8000cc4:	609a      	str	r2, [r3, #8]

	pid->integral = 0;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	f04f 0200 	mov.w	r2, #0
 8000ccc:	60da      	str	r2, [r3, #12]
	pid->preError = 0;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	f04f 0200 	mov.w	r2, #0
 8000cd4:	611a      	str	r2, [r3, #16]
}
 8000cd6:	bf00      	nop
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	43480000 	.word	0x43480000
 8000ce8:	43c80000 	.word	0x43c80000
 8000cec:	3f4ccccd 	.word	0x3f4ccccd

08000cf0 <ComputePID>:

float ComputePID(PID_t *pid, float setPoint, float actual) {
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b088      	sub	sp, #32
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	60f8      	str	r0, [r7, #12]
 8000cf8:	ed87 0a02 	vstr	s0, [r7, #8]
 8000cfc:	edc7 0a01 	vstr	s1, [r7, #4]
	float error = setPoint - actual;
 8000d00:	ed97 7a02 	vldr	s14, [r7, #8]
 8000d04:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d0c:	edc7 7a06 	vstr	s15, [r7, #24]

	//integrate only if error is large enough
	if(Abs(error) > PID_EPSILON) {
 8000d10:	ed97 0a06 	vldr	s0, [r7, #24]
 8000d14:	f000 f892 	bl	8000e3c <Abs>
 8000d18:	eef0 7a40 	vmov.f32	s15, s0
 8000d1c:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8000e14 <ComputePID+0x124>
 8000d20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d28:	dd0d      	ble.n	8000d46 <ComputePID+0x56>
		pid->integral += error*PID_DT;
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	ed93 7a03 	vldr	s14, [r3, #12]
 8000d30:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d34:	eddf 6a38 	vldr	s13, [pc, #224]	; 8000e18 <ComputePID+0x128>
 8000d38:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000d3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	edc3 7a03 	vstr	s15, [r3, #12]
	}
	//constrain integral
	if(pid->integral > PID_I_MAX) {
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	edd3 7a03 	vldr	s15, [r3, #12]
 8000d4c:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8000e1c <ComputePID+0x12c>
 8000d50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d58:	dd03      	ble.n	8000d62 <ComputePID+0x72>
		pid->integral = PID_I_MAX;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	4a30      	ldr	r2, [pc, #192]	; (8000e20 <ComputePID+0x130>)
 8000d5e:	60da      	str	r2, [r3, #12]
 8000d60:	e00c      	b.n	8000d7c <ComputePID+0x8c>
	}
	else if(pid->integral < PID_I_MIN) {
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	edd3 7a03 	vldr	s15, [r3, #12]
 8000d68:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8000e24 <ComputePID+0x134>
 8000d6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d74:	d502      	bpl.n	8000d7c <ComputePID+0x8c>
		pid->integral = PID_I_MIN;
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	4a2b      	ldr	r2, [pc, #172]	; (8000e28 <ComputePID+0x138>)
 8000d7a:	60da      	str	r2, [r3, #12]
	}

	float derivative = (error - pid->preError)/PID_DT;
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	edd3 7a04 	vldr	s15, [r3, #16]
 8000d82:	ed97 7a06 	vldr	s14, [r7, #24]
 8000d86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000d8a:	eddf 6a23 	vldr	s13, [pc, #140]	; 8000e18 <ComputePID+0x128>
 8000d8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d92:	edc7 7a05 	vstr	s15, [r7, #20]

	float output = pid->kP*error + pid->kI*pid->integral + pid->kD*derivative;
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	ed93 7a00 	vldr	s14, [r3]
 8000d9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8000da0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	edd3 6a01 	vldr	s13, [r3, #4]
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	edd3 7a03 	vldr	s15, [r3, #12]
 8000db0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000db4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	edd3 6a02 	vldr	s13, [r3, #8]
 8000dbe:	edd7 7a05 	vldr	s15, [r7, #20]
 8000dc2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000dc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dca:	edc7 7a07 	vstr	s15, [r7, #28]
	//constrain PID output
	if(output > PID_MAX) {
 8000dce:	edd7 7a07 	vldr	s15, [r7, #28]
 8000dd2:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8000e2c <ComputePID+0x13c>
 8000dd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dde:	dd02      	ble.n	8000de6 <ComputePID+0xf6>
		output = PID_MAX;
 8000de0:	4b13      	ldr	r3, [pc, #76]	; (8000e30 <ComputePID+0x140>)
 8000de2:	61fb      	str	r3, [r7, #28]
 8000de4:	e00a      	b.n	8000dfc <ComputePID+0x10c>
	}
	else if(output < PID_MIN) {
 8000de6:	edd7 7a07 	vldr	s15, [r7, #28]
 8000dea:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8000e34 <ComputePID+0x144>
 8000dee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000df6:	d501      	bpl.n	8000dfc <ComputePID+0x10c>
		output = PID_MIN;
 8000df8:	4b0f      	ldr	r3, [pc, #60]	; (8000e38 <ComputePID+0x148>)
 8000dfa:	61fb      	str	r3, [r7, #28]
	}

	//update previous error for derivative calculation
	pid->preError = error;
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	69ba      	ldr	r2, [r7, #24]
 8000e00:	611a      	str	r2, [r3, #16]

	return output;
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	ee07 3a90 	vmov	s15, r3
}
 8000e08:	eeb0 0a67 	vmov.f32	s0, s15
 8000e0c:	3720      	adds	r7, #32
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	3f19999a 	.word	0x3f19999a
 8000e18:	3c23d70a 	.word	0x3c23d70a
 8000e1c:	447a0000 	.word	0x447a0000
 8000e20:	447a0000 	.word	0x447a0000
 8000e24:	c47a0000 	.word	0xc47a0000
 8000e28:	c47a0000 	.word	0xc47a0000
 8000e2c:	4515f000 	.word	0x4515f000
 8000e30:	4515f000 	.word	0x4515f000
 8000e34:	c515f000 	.word	0xc515f000
 8000e38:	c515f000 	.word	0xc515f000

08000e3c <Abs>:

static float Abs(float x) {
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	ed87 0a01 	vstr	s0, [r7, #4]
	if(x < 0) {
 8000e46:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e52:	d504      	bpl.n	8000e5e <Abs+0x22>
		return -x;
 8000e54:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e58:	eef1 7a67 	vneg.f32	s15, s15
 8000e5c:	e001      	b.n	8000e62 <Abs+0x26>
	}
	else{
		return x;
 8000e5e:	edd7 7a01 	vldr	s15, [r7, #4]
	}
}
 8000e62:	eeb0 0a67 	vmov.f32	s0, s15
 8000e66:	370c      	adds	r7, #12
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr

08000e70 <RotaryEncInit>:
#include "rotary_encoder.h"
#include "utilities.h"

static float RotaryEncCalcSpeed(RotaryEncoder_t *encoder, float deltaTimeMs);

void RotaryEncInit(RotaryEncoder_t *encoder) {
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
	encoder->prevHardCount = 0;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	809a      	strh	r2, [r3, #4]
	encoder->count32 = 0;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
	encoder->speed = 0;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f04f 0200 	mov.w	r2, #0
 8000e8a:	60da      	str	r2, [r3, #12]
	encoder->prevSpeedCount = 0;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2200      	movs	r2, #0
 8000e90:	609a      	str	r2, [r3, #8]
	encoder->dtCounter = 0;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2200      	movs	r2, #0
 8000e96:	611a      	str	r2, [r3, #16]
	encoder->prevDt = 0;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	615a      	str	r2, [r3, #20]
}
 8000e9e:	bf00      	nop
 8000ea0:	370c      	adds	r7, #12
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr

08000eaa <RotaryEncSetCount>:

void RotaryEncSetCount(RotaryEncoder_t *encoder, int32_t count) {
 8000eaa:	b480      	push	{r7}
 8000eac:	b083      	sub	sp, #12
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	6078      	str	r0, [r7, #4]
 8000eb2:	6039      	str	r1, [r7, #0]
	encoder->count32 = count;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	683a      	ldr	r2, [r7, #0]
 8000eb8:	601a      	str	r2, [r3, #0]
}
 8000eba:	bf00      	nop
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <RotaryEncGetCount>:

int32_t RotaryEncGetCount(RotaryEncoder_t *encoder) {
 8000ec6:	b480      	push	{r7}
 8000ec8:	b083      	sub	sp, #12
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	6078      	str	r0, [r7, #4]
	return encoder->count32;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
	...

08000ee0 <RotaryEncUpdate>:
	return encoder->speed;
}


void RotaryEncUpdate(RotaryEncoder_t *encoder, uint16_t newCount,
		float deltaTimeMs) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b088      	sub	sp, #32
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	460b      	mov	r3, r1
 8000eea:	ed87 0a01 	vstr	s0, [r7, #4]
 8000eee:	817b      	strh	r3, [r7, #10]

	//for speed calculation
	int32_t prevCount32 = encoder->count32;
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	61fb      	str	r3, [r7, #28]

	//find change in count
	int32_t deltaCount = (int32_t)newCount - encoder->prevHardCount;
 8000ef6:	897b      	ldrh	r3, [r7, #10]
 8000ef8:	68fa      	ldr	r2, [r7, #12]
 8000efa:	8892      	ldrh	r2, [r2, #4]
 8000efc:	1a9b      	subs	r3, r3, r2
 8000efe:	61bb      	str	r3, [r7, #24]

	//newCount did not wrap around
	if(Abs(deltaCount) < ENC_COUNT_WRAP_THRESHOLD) {
 8000f00:	69b8      	ldr	r0, [r7, #24]
 8000f02:	f000 f8b7 	bl	8001074 <Abs>
 8000f06:	4603      	mov	r3, r0
 8000f08:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	dc06      	bgt.n	8000f1e <RotaryEncUpdate+0x3e>
		encoder->count32 += deltaCount;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	681a      	ldr	r2, [r3, #0]
 8000f14:	69bb      	ldr	r3, [r7, #24]
 8000f16:	441a      	add	r2, r3
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	e01d      	b.n	8000f5a <RotaryEncUpdate+0x7a>
	}
	//newCount wrapped around
	else {
		//newCount underflow
		if(encoder->prevHardCount < newCount){
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	889b      	ldrh	r3, [r3, #4]
 8000f22:	897a      	ldrh	r2, [r7, #10]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d90d      	bls.n	8000f44 <RotaryEncUpdate+0x64>
			encoder->count32 -= (int32_t)0xFFFF + encoder->prevHardCount -
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	681a      	ldr	r2, [r3, #0]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	889b      	ldrh	r3, [r3, #4]
 8000f30:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8000f34:	33ff      	adds	r3, #255	; 0xff
 8000f36:	8979      	ldrh	r1, [r7, #10]
 8000f38:	1a5b      	subs	r3, r3, r1
					newCount + 1;
 8000f3a:	3301      	adds	r3, #1
			encoder->count32 -= (int32_t)0xFFFF + encoder->prevHardCount -
 8000f3c:	1ad2      	subs	r2, r2, r3
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	e00a      	b.n	8000f5a <RotaryEncUpdate+0x7a>
		}
		//newCount overflow
		else {
			encoder->count32 += (int32_t)0xFFFF - encoder->prevHardCount + 1 +
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	889b      	ldrh	r3, [r3, #4]
 8000f4c:	f5c3 3180 	rsb	r1, r3, #65536	; 0x10000
 8000f50:	897b      	ldrh	r3, [r7, #10]
 8000f52:	440b      	add	r3, r1
 8000f54:	441a      	add	r2, r3
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	601a      	str	r2, [r3, #0]

	//TODO: switch to UnwrapAtThreshold16 function
//	encoder->count32 += UnwrapAtThreshold16(newCount, encoder->prevHardCount,
//			ENC_COUNT_WRAP_THRESHOLD);

	int32_t speedDeltaCount = encoder->count32 - encoder->prevSpeedCount;
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	617b      	str	r3, [r7, #20]
	encoder->dtCounter += ENC_UPDATE_TIME_STEP;
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	691b      	ldr	r3, [r3, #16]
 8000f6a:	1d5a      	adds	r2, r3, #5
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	611a      	str	r2, [r3, #16]
	if(speedDeltaCount >= ENC_UPDATE_SPEED_MIN_COUNT_DELTA &&
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	2b02      	cmp	r3, #2
 8000f74:	dd23      	ble.n	8000fbe <RotaryEncUpdate+0xde>
			encoder->dtCounter >=
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	691b      	ldr	r3, [r3, #16]
	if(speedDeltaCount >= ENC_UPDATE_SPEED_MIN_COUNT_DELTA &&
 8000f7a:	2b7c      	cmp	r3, #124	; 0x7c
 8000f7c:	d91f      	bls.n	8000fbe <RotaryEncUpdate+0xde>
			ENC_UPDATE_TIME_STEP*ENC_UPDATE_SPEED_SAMPLES) {

		//calculate and update speed
		encoder->speed = speedDeltaCount /
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	ee07 3a90 	vmov	s15, r3
 8000f84:	eef8 6ae7 	vcvt.f32.s32	s13, s15
				(encoder->dtCounter * ENC_UPDATE_MS_SCALE);
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	691b      	ldr	r3, [r3, #16]
 8000f8c:	ee07 3a90 	vmov	s15, r3
 8000f90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f94:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8000fec <RotaryEncUpdate+0x10c>
 8000f98:	ee27 7a87 	vmul.f32	s14, s15, s14
		encoder->speed = speedDeltaCount /
 8000f9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	edc3 7a03 	vstr	s15, [r3, #12]
		encoder->prevDt = encoder->dtCounter;
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	691a      	ldr	r2, [r3, #16]
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	615a      	str	r2, [r3, #20]
		encoder->dtCounter = 0;
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	611a      	str	r2, [r3, #16]
		encoder->prevSpeedCount = encoder->count32;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	e00f      	b.n	8000fde <RotaryEncUpdate+0xfe>
	}
	else if(encoder->dtCounter >= 500) {
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	691b      	ldr	r3, [r3, #16]
 8000fc2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000fc6:	d30a      	bcc.n	8000fde <RotaryEncUpdate+0xfe>
		encoder->speed = 0;
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	f04f 0200 	mov.w	r2, #0
 8000fce:	60da      	str	r2, [r3, #12]
		encoder->prevSpeedCount = encoder->count32;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	609a      	str	r2, [r3, #8]
		encoder->dtCounter = 0;
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	2200      	movs	r2, #0
 8000fdc:	611a      	str	r2, [r3, #16]
//	}



	//update previous hardware count
	encoder->prevHardCount = newCount;
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	897a      	ldrh	r2, [r7, #10]
 8000fe2:	809a      	strh	r2, [r3, #4]
}
 8000fe4:	bf00      	nop
 8000fe6:	3720      	adds	r7, #32
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	3dcccccd 	.word	0x3dcccccd

08000ff0 <Constrain>:
 *      Author: Jennyston
 */

#include "utilities.h"

int32_t Constrain(int32_t value, int32_t min, int32_t max) {
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	607a      	str	r2, [r7, #4]
	if(value < min) {
 8000ffc:	68fa      	ldr	r2, [r7, #12]
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	429a      	cmp	r2, r3
 8001002:	da01      	bge.n	8001008 <Constrain+0x18>
		return min;
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	e006      	b.n	8001016 <Constrain+0x26>
	}
	else if(value > max) {
 8001008:	68fa      	ldr	r2, [r7, #12]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	429a      	cmp	r2, r3
 800100e:	dd01      	ble.n	8001014 <Constrain+0x24>
		return max;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	e000      	b.n	8001016 <Constrain+0x26>
	}
	else {
		return value;
 8001014:	68fb      	ldr	r3, [r7, #12]
	}
}
 8001016:	4618      	mov	r0, r3
 8001018:	3714      	adds	r7, #20
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <ConstrainFloat>:

float ConstrainFloat(float value, float min, float max) {
 8001022:	b480      	push	{r7}
 8001024:	b085      	sub	sp, #20
 8001026:	af00      	add	r7, sp, #0
 8001028:	ed87 0a03 	vstr	s0, [r7, #12]
 800102c:	edc7 0a02 	vstr	s1, [r7, #8]
 8001030:	ed87 1a01 	vstr	s2, [r7, #4]
	if(value < min) {
 8001034:	ed97 7a03 	vldr	s14, [r7, #12]
 8001038:	edd7 7a02 	vldr	s15, [r7, #8]
 800103c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001044:	d501      	bpl.n	800104a <ConstrainFloat+0x28>
		return min;
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	e00b      	b.n	8001062 <ConstrainFloat+0x40>
	}
	else if(value > max) {
 800104a:	ed97 7a03 	vldr	s14, [r7, #12]
 800104e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001052:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800105a:	dd01      	ble.n	8001060 <ConstrainFloat+0x3e>
		return max;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	e000      	b.n	8001062 <ConstrainFloat+0x40>
	}
	else {
		return value;
 8001060:	68fb      	ldr	r3, [r7, #12]
	}
}
 8001062:	ee07 3a90 	vmov	s15, r3
 8001066:	eeb0 0a67 	vmov.f32	s0, s15
 800106a:	3714      	adds	r7, #20
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr

08001074 <Abs>:
			return 0xFFFF - (int32_t)currentCount + newCount + 1;
		}
	}
}

int32_t Abs(int32_t x) {
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
	return x > 0 ? x : -x;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2b00      	cmp	r3, #0
 8001080:	bfb8      	it	lt
 8001082:	425b      	neglt	r3, r3
}
 8001084:	4618      	mov	r0, r3
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr

08001090 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001098:	1d39      	adds	r1, r7, #4
 800109a:	f04f 33ff 	mov.w	r3, #4294967295
 800109e:	2201      	movs	r2, #1
 80010a0:	4803      	ldr	r0, [pc, #12]	; (80010b0 <__io_putchar+0x20>)
 80010a2:	f007 f85d 	bl	8008160 <HAL_UART_Transmit>
  return ch;
 80010a6:	687b      	ldr	r3, [r7, #4]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	20000538 	.word	0x20000538

080010b4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	if(htim == &htim6) {
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	4a0d      	ldr	r2, [pc, #52]	; (80010f4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80010c0:	4293      	cmp	r3, r2
 80010c2:	d10a      	bne.n	80010da <HAL_TIM_PeriodElapsedCallback+0x26>
		RotaryEncUpdate(&encoder, __HAL_TIM_GET_COUNTER(&htim4), 0.5);
 80010c4:	4b0c      	ldr	r3, [pc, #48]	; (80010f8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80010d0:	4619      	mov	r1, r3
 80010d2:	480a      	ldr	r0, [pc, #40]	; (80010fc <HAL_TIM_PeriodElapsedCallback+0x48>)
 80010d4:	f7ff ff04 	bl	8000ee0 <RotaryEncUpdate>
	}
	else if(htim == &htim7) {
		MotorControllerUpdate(&controller, 2);
		//testCurrent = MotorControllerGetCurrent(&controller);
	}
}
 80010d8:	e008      	b.n	80010ec <HAL_TIM_PeriodElapsedCallback+0x38>
	else if(htim == &htim7) {
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a08      	ldr	r2, [pc, #32]	; (8001100 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d104      	bne.n	80010ec <HAL_TIM_PeriodElapsedCallback+0x38>
		MotorControllerUpdate(&controller, 2);
 80010e2:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80010e6:	4807      	ldr	r0, [pc, #28]	; (8001104 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80010e8:	f000 fcca 	bl	8001a80 <MotorControllerUpdate>
}
 80010ec:	bf00      	nop
 80010ee:	3708      	adds	r7, #8
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	200004a0 	.word	0x200004a0
 80010f8:	20000454 	.word	0x20000454
 80010fc:	200005c0 	.word	0x200005c0
 8001100:	200004ec 	.word	0x200004ec
 8001104:	2000064c 	.word	0x2000064c

08001108 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001108:	b590      	push	{r4, r7, lr}
 800110a:	b099      	sub	sp, #100	; 0x64
 800110c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800110e:	f001 fb0f 	bl	8002730 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001112:	f000 f973 	bl	80013fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001116:	f000 fbd5 	bl	80018c4 <MX_GPIO_Init>
  MX_I2C1_Init();
 800111a:	f000 f9d5 	bl	80014c8 <MX_I2C1_Init>
  MX_SPI1_Init();
 800111e:	f000 fa11 	bl	8001544 <MX_SPI1_Init>
  MX_TIM4_Init();
 8001122:	f000 fadd 	bl	80016e0 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001126:	f000 fb9d 	bl	8001864 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 800112a:	f00b fadd 	bl	800c6e8 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 800112e:	f000 fa47 	bl	80015c0 <MX_TIM1_Init>
  MX_TIM6_Init();
 8001132:	f000 fb2b 	bl	800178c <MX_TIM6_Init>
  MX_TIM7_Init();
 8001136:	f000 fb5f 	bl	80017f8 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  GameHID_t gameHID = {
 800113a:	2300      	movs	r3, #0
 800113c:	873b      	strh	r3, [r7, #56]	; 0x38
 800113e:	2300      	movs	r3, #0
 8001140:	877b      	strh	r3, [r7, #58]	; 0x3a
 8001142:	2300      	movs	r3, #0
 8001144:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
		  .joyX = 0,
		  .joyY = 0,
		  .joyB1 = 0
  };

  PIDInit(&positionPid);
 8001148:	4892      	ldr	r0, [pc, #584]	; (8001394 <main+0x28c>)
 800114a:	f7ff fdaf 	bl	8000cac <PIDInit>
  RotaryEncInit(&encoder);
 800114e:	4892      	ldr	r0, [pc, #584]	; (8001398 <main+0x290>)
 8001150:	f7ff fe8e 	bl	8000e70 <RotaryEncInit>

  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001154:	213c      	movs	r1, #60	; 0x3c
 8001156:	4891      	ldr	r0, [pc, #580]	; (800139c <main+0x294>)
 8001158:	f006 f822 	bl	80071a0 <HAL_TIM_Encoder_Start>

  PIDInit(&currentPid);
 800115c:	4890      	ldr	r0, [pc, #576]	; (80013a0 <main+0x298>)
 800115e:	f7ff fda5 	bl	8000cac <PIDInit>
  currentPid.kP = 3580;
 8001162:	4b8f      	ldr	r3, [pc, #572]	; (80013a0 <main+0x298>)
 8001164:	4a8f      	ldr	r2, [pc, #572]	; (80013a4 <main+0x29c>)
 8001166:	601a      	str	r2, [r3, #0]
  currentPid.kI = 0;
 8001168:	4b8d      	ldr	r3, [pc, #564]	; (80013a0 <main+0x298>)
 800116a:	f04f 0200 	mov.w	r2, #0
 800116e:	605a      	str	r2, [r3, #4]
  currentPid.kD = 0;
 8001170:	4b8b      	ldr	r3, [pc, #556]	; (80013a0 <main+0x298>)
 8001172:	f04f 0200 	mov.w	r2, #0
 8001176:	609a      	str	r2, [r3, #8]
  CurrentSenseInit(&currentSense, &hi2c1);
 8001178:	498b      	ldr	r1, [pc, #556]	; (80013a8 <main+0x2a0>)
 800117a:	488c      	ldr	r0, [pc, #560]	; (80013ac <main+0x2a4>)
 800117c:	f001 f83a 	bl	80021f4 <CurrentSenseInit>

  GPIO_t gpioMotorReverse;
  GPIOInit(&gpioMotorReverse, MOTOR_FORWARD_GPIO_Port, MOTOR_FORWARD_Pin);
 8001180:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001184:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001188:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800118c:	4618      	mov	r0, r3
 800118e:	f001 fa68 	bl	8002662 <GPIOInit>

  GPIO_t gpioMotorForward;
  GPIOInit(&gpioMotorForward, MOTOR_REVERSE_GPIO_Port, MOTOR_REVERSE_Pin);
 8001192:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001196:	f44f 7280 	mov.w	r2, #256	; 0x100
 800119a:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800119e:	4618      	mov	r0, r3
 80011a0:	f001 fa5f 	bl	8002662 <GPIOInit>

  MotorInit(&motor, &htim1, TIM_CHANNEL_3, gpioMotorReverse, gpioMotorForward);
 80011a4:	aa01      	add	r2, sp, #4
 80011a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011aa:	e893 0003 	ldmia.w	r3, {r0, r1}
 80011ae:	e882 0003 	stmia.w	r2, {r0, r1}
 80011b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011b4:	9300      	str	r3, [sp, #0]
 80011b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011b8:	2208      	movs	r2, #8
 80011ba:	497d      	ldr	r1, [pc, #500]	; (80013b0 <main+0x2a8>)
 80011bc:	487d      	ldr	r0, [pc, #500]	; (80013b4 <main+0x2ac>)
 80011be:	f001 f90f 	bl	80023e0 <MotorInit>
  //MotorSetOffset(&motor, MOTOR_OFFSET);
  MotorStartPWM(&motor);
 80011c2:	487c      	ldr	r0, [pc, #496]	; (80013b4 <main+0x2ac>)
 80011c4:	f001 f938 	bl	8002438 <MotorStartPWM>

  FFBInit(&ffb);
 80011c8:	487b      	ldr	r0, [pc, #492]	; (80013b8 <main+0x2b0>)
 80011ca:	f7ff fced 	bl	8000ba8 <FFBInit>

  HAL_TIM_Base_Start_IT(&htim1);
 80011ce:	4878      	ldr	r0, [pc, #480]	; (80013b0 <main+0x2a8>)
 80011d0:	f005 fd7e 	bl	8006cd0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 80011d4:	4879      	ldr	r0, [pc, #484]	; (80013bc <main+0x2b4>)
 80011d6:	f005 fd7b 	bl	8006cd0 <HAL_TIM_Base_Start_IT>

  while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET){}
 80011da:	bf00      	nop
 80011dc:	2101      	movs	r1, #1
 80011de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011e2:	f001 fdbb 	bl	8002d5c <HAL_GPIO_ReadPin>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d0f7      	beq.n	80011dc <main+0xd4>

  //Home motor
  GPIO_t homeSensorGpio;
  GPIOInit(&homeSensorGpio, HOME_SENSOR_GPIO_Port, HOME_SENSOR_Pin);
 80011ec:	f107 0320 	add.w	r3, r7, #32
 80011f0:	2202      	movs	r2, #2
 80011f2:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80011f6:	4618      	mov	r0, r3
 80011f8:	f001 fa33 	bl	8002662 <GPIOInit>
  HomeSensorInit(&homeSensor, homeSensorGpio);
 80011fc:	f107 0320 	add.w	r3, r7, #32
 8001200:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001204:	486e      	ldr	r0, [pc, #440]	; (80013c0 <main+0x2b8>)
 8001206:	f000 ff99 	bl	800213c <HomeSensorInit>
  HomeSensorHome(&homeSensor, &motor);
 800120a:	496a      	ldr	r1, [pc, #424]	; (80013b4 <main+0x2ac>)
 800120c:	486c      	ldr	r0, [pc, #432]	; (80013c0 <main+0x2b8>)
 800120e:	f000 ffa9 	bl	8002164 <HomeSensorHome>
//  while(1) {
//	  printf("%d\r\n", (int)RotaryEncGetCount(&encoder));
//  }

  //Reset encoder count after homing
  HAL_Delay(500);
 8001212:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001216:	f001 faf1 	bl	80027fc <HAL_Delay>
  RotaryEncSetCount(&encoder, ENCODER_HOME_OFFSET);
 800121a:	f06f 0131 	mvn.w	r1, #49	; 0x31
 800121e:	485e      	ldr	r0, [pc, #376]	; (8001398 <main+0x290>)
 8001220:	f7ff fe43 	bl	8000eaa <RotaryEncSetCount>

  printf("Homing complete\r\n");
 8001224:	4867      	ldr	r0, [pc, #412]	; (80013c4 <main+0x2bc>)
 8001226:	f00c fb97 	bl	800d958 <puts>

  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 800122a:	2201      	movs	r2, #1
 800122c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001230:	4865      	ldr	r0, [pc, #404]	; (80013c8 <main+0x2c0>)
 8001232:	f001 fdab 	bl	8002d8c <HAL_GPIO_WritePin>

  MotorControllerInit_t controllerInit = {
 8001236:	f107 0308 	add.w	r3, r7, #8
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	605a      	str	r2, [r3, #4]
 8001240:	609a      	str	r2, [r3, #8]
 8001242:	60da      	str	r2, [r3, #12]
 8001244:	611a      	str	r2, [r3, #16]
 8001246:	615a      	str	r2, [r3, #20]
 8001248:	4b5a      	ldr	r3, [pc, #360]	; (80013b4 <main+0x2ac>)
 800124a:	60bb      	str	r3, [r7, #8]
 800124c:	4b52      	ldr	r3, [pc, #328]	; (8001398 <main+0x290>)
 800124e:	60fb      	str	r3, [r7, #12]
 8001250:	4b56      	ldr	r3, [pc, #344]	; (80013ac <main+0x2a4>)
 8001252:	613b      	str	r3, [r7, #16]
 8001254:	4b4f      	ldr	r3, [pc, #316]	; (8001394 <main+0x28c>)
 8001256:	61bb      	str	r3, [r7, #24]
 8001258:	4b51      	ldr	r3, [pc, #324]	; (80013a0 <main+0x298>)
 800125a:	61fb      	str	r3, [r7, #28]
		  .encoder = &encoder,
		  .currentSensor = &currentSense,
		  .positionPid = &positionPid,
		  .currentPid = &currentPid,
  };
  MotorControllerInit(&controller, controllerInit);
 800125c:	466c      	mov	r4, sp
 800125e:	f107 0314 	add.w	r3, r7, #20
 8001262:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001266:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800126a:	f107 0308 	add.w	r3, r7, #8
 800126e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001270:	4856      	ldr	r0, [pc, #344]	; (80013cc <main+0x2c4>)
 8001272:	f000 fbce 	bl	8001a12 <MotorControllerInit>
  HAL_TIM_Base_Start_IT(&htim7);
 8001276:	4856      	ldr	r0, [pc, #344]	; (80013d0 <main+0x2c8>)
 8001278:	f005 fd2a 	bl	8006cd0 <HAL_TIM_Base_Start_IT>
//
//	  MotorControllerSetPower(&controller, motorPower);
//  }

  MotorLogger_t mLogger;
  MotorLoggerInit(&mLogger, &controller);
 800127c:	1d3b      	adds	r3, r7, #4
 800127e:	4953      	ldr	r1, [pc, #332]	; (80013cc <main+0x2c4>)
 8001280:	4618      	mov	r0, r3
 8001282:	f001 fa1d 	bl	80026c0 <MotorLoggerInit>
  //for(;;){}
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  for(uint8_t i = 0; i < 64; i++) {
 8001286:	2300      	movs	r3, #0
 8001288:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800128c:	e00a      	b.n	80012a4 <main+0x19c>
	  txBuffer[i] = i;
 800128e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001292:	4950      	ldr	r1, [pc, #320]	; (80013d4 <main+0x2cc>)
 8001294:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8001298:	54ca      	strb	r2, [r1, r3]
  for(uint8_t i = 0; i < 64; i++) {
 800129a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800129e:	3301      	adds	r3, #1
 80012a0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80012a4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80012a8:	2b3f      	cmp	r3, #63	; 0x3f
 80012aa:	d9f0      	bls.n	800128e <main+0x186>
  }

  while(1) {
	  if(flag_rx == 1){
 80012ac:	4b4a      	ldr	r3, [pc, #296]	; (80013d8 <main+0x2d0>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d162      	bne.n	800137a <main+0x272>
		  if(report_buffer[0] == 1){
 80012b4:	4b49      	ldr	r3, [pc, #292]	; (80013dc <main+0x2d4>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d106      	bne.n	80012ca <main+0x1c2>
			  HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_SET);
 80012bc:	2201      	movs	r2, #1
 80012be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012c2:	4841      	ldr	r0, [pc, #260]	; (80013c8 <main+0x2c0>)
 80012c4:	f001 fd62 	bl	8002d8c <HAL_GPIO_WritePin>
 80012c8:	e009      	b.n	80012de <main+0x1d6>
		  }
		  else if(report_buffer[0] == 2) {
 80012ca:	4b44      	ldr	r3, [pc, #272]	; (80013dc <main+0x2d4>)
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d105      	bne.n	80012de <main+0x1d6>
			  HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_RESET);
 80012d2:	2200      	movs	r2, #0
 80012d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012d8:	483b      	ldr	r0, [pc, #236]	; (80013c8 <main+0x2c0>)
 80012da:	f001 fd57 	bl	8002d8c <HAL_GPIO_WritePin>
		  }



		  flag_rx = 0;
 80012de:	4b3e      	ldr	r3, [pc, #248]	; (80013d8 <main+0x2d0>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	701a      	strb	r2, [r3, #0]
//				  ((report_buffer[1] & 0xFF) << 8) |
//				  ((report_buffer[2] & 0xFF) << 16) |
//				  ((report_buffer[3] & 0xFF) << 24));

		  //TODO: Add support for multiple force types
		  float *strength = (float *)report_buffer;
 80012e4:	4b3d      	ldr	r3, [pc, #244]	; (80013dc <main+0x2d4>)
 80012e6:	64bb      	str	r3, [r7, #72]	; 0x48

		  float angle = (RotaryEncGetCount(&encoder)/200.0f) * 90.0f;
 80012e8:	482b      	ldr	r0, [pc, #172]	; (8001398 <main+0x290>)
 80012ea:	f7ff fdec 	bl	8000ec6 <RotaryEncGetCount>
 80012ee:	ee07 0a90 	vmov	s15, r0
 80012f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f6:	eddf 6a3a 	vldr	s13, [pc, #232]	; 80013e0 <main+0x2d8>
 80012fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012fe:	ed9f 7a39 	vldr	s14, [pc, #228]	; 80013e4 <main+0x2dc>
 8001302:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001306:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

		  float motorPower = FFBComputeSpringForce(&ffb,
 800130a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800130c:	edd3 7a00 	vldr	s15, [r3]
 8001310:	ed9f 1a35 	vldr	s2, [pc, #212]	; 80013e8 <main+0x2e0>
 8001314:	eef0 0a67 	vmov.f32	s1, s15
 8001318:	ed97 0a11 	vldr	s0, [r7, #68]	; 0x44
 800131c:	4826      	ldr	r0, [pc, #152]	; (80013b8 <main+0x2b0>)
 800131e:	f7ff fc71 	bl	8000c04 <FFBComputeSpringForce>
 8001322:	ed87 0a10 	vstr	s0, [r7, #64]	; 0x40
				  angle, *strength, 0.0f);
		  MotorControllerSetPower(&controller, motorPower);
 8001326:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800132a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800132e:	ee17 1a90 	vmov	r1, s15
 8001332:	4826      	ldr	r0, [pc, #152]	; (80013cc <main+0x2c4>)
 8001334:	f000 fb91 	bl	8001a5a <MotorControllerSetPower>

		  int16_t aileron = (int16_t)Constrain(((
				  RotaryEncGetCount(&encoder)/200.0f) *
 8001338:	4817      	ldr	r0, [pc, #92]	; (8001398 <main+0x290>)
 800133a:	f7ff fdc4 	bl	8000ec6 <RotaryEncGetCount>
 800133e:	ee07 0a90 	vmov	s15, r0
 8001342:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001346:	eddf 6a26 	vldr	s13, [pc, #152]	; 80013e0 <main+0x2d8>
 800134a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800134e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80013ec <main+0x2e4>
 8001352:	ee67 7a87 	vmul.f32	s15, s15, s14
		  int16_t aileron = (int16_t)Constrain(((
 8001356:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800135a:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800135e:	4924      	ldr	r1, [pc, #144]	; (80013f0 <main+0x2e8>)
 8001360:	ee17 0a90 	vmov	r0, s15
 8001364:	f7ff fe44 	bl	8000ff0 <Constrain>
 8001368:	4603      	mov	r3, r0
 800136a:	b21b      	sxth	r3, r3
 800136c:	807b      	strh	r3, [r7, #2]
				  32767), -32767, 32767);

		  USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, (uint8_t *)&aileron, 2);
 800136e:	1cbb      	adds	r3, r7, #2
 8001370:	2202      	movs	r2, #2
 8001372:	4619      	mov	r1, r3
 8001374:	481f      	ldr	r0, [pc, #124]	; (80013f4 <main+0x2ec>)
 8001376:	f00a f84f 	bl	800b418 <USBD_CUSTOM_HID_SendReport>
	  }

	  if(flag == 1) {
 800137a:	4b1f      	ldr	r3, [pc, #124]	; (80013f8 <main+0x2f0>)
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d194      	bne.n	80012ac <main+0x1a4>
		  USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, txBuffer, 64);
 8001382:	2240      	movs	r2, #64	; 0x40
 8001384:	4913      	ldr	r1, [pc, #76]	; (80013d4 <main+0x2cc>)
 8001386:	481b      	ldr	r0, [pc, #108]	; (80013f4 <main+0x2ec>)
 8001388:	f00a f846 	bl	800b418 <USBD_CUSTOM_HID_SendReport>

		  flag = 0;
 800138c:	4b1a      	ldr	r3, [pc, #104]	; (80013f8 <main+0x2f0>)
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
	  if(flag_rx == 1){
 8001392:	e78b      	b.n	80012ac <main+0x1a4>
 8001394:	200005dc 	.word	0x200005dc
 8001398:	200005c0 	.word	0x200005c0
 800139c:	20000454 	.word	0x20000454
 80013a0:	200005f0 	.word	0x200005f0
 80013a4:	455fc000 	.word	0x455fc000
 80013a8:	20000350 	.word	0x20000350
 80013ac:	200005d8 	.word	0x200005d8
 80013b0:	20000408 	.word	0x20000408
 80013b4:	20000604 	.word	0x20000604
 80013b8:	20000624 	.word	0x20000624
 80013bc:	200004a0 	.word	0x200004a0
 80013c0:	20000644 	.word	0x20000644
 80013c4:	0800fad8 	.word	0x0800fad8
 80013c8:	48001000 	.word	0x48001000
 80013cc:	2000064c 	.word	0x2000064c
 80013d0:	200004ec 	.word	0x200004ec
 80013d4:	20000670 	.word	0x20000670
 80013d8:	200006f1 	.word	0x200006f1
 80013dc:	200006b0 	.word	0x200006b0
 80013e0:	43480000 	.word	0x43480000
 80013e4:	42b40000 	.word	0x42b40000
 80013e8:	00000000 	.word	0x00000000
 80013ec:	46fffe00 	.word	0x46fffe00
 80013f0:	ffff8001 	.word	0xffff8001
 80013f4:	20000704 	.word	0x20000704
 80013f8:	200006f0 	.word	0x200006f0

080013fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b09e      	sub	sp, #120	; 0x78
 8001400:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001402:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001406:	2228      	movs	r2, #40	; 0x28
 8001408:	2100      	movs	r1, #0
 800140a:	4618      	mov	r0, r3
 800140c:	f00b fdc4 	bl	800cf98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001410:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
 800141e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001420:	463b      	mov	r3, r7
 8001422:	223c      	movs	r2, #60	; 0x3c
 8001424:	2100      	movs	r1, #0
 8001426:	4618      	mov	r0, r3
 8001428:	f00b fdb6 	bl	800cf98 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800142c:	2303      	movs	r3, #3
 800142e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001430:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001434:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001436:	2300      	movs	r3, #0
 8001438:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800143a:	2301      	movs	r3, #1
 800143c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800143e:	2310      	movs	r3, #16
 8001440:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001442:	2302      	movs	r3, #2
 8001444:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001446:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800144a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800144c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001450:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001452:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001456:	4618      	mov	r0, r3
 8001458:	f003 ff14 	bl	8005284 <HAL_RCC_OscConfig>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001462:	f000 fad1 	bl	8001a08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001466:	230f      	movs	r3, #15
 8001468:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800146a:	2302      	movs	r3, #2
 800146c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800146e:	2300      	movs	r3, #0
 8001470:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001472:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001476:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001478:	2300      	movs	r3, #0
 800147a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800147c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001480:	2101      	movs	r1, #1
 8001482:	4618      	mov	r0, r3
 8001484:	f004 ff3c 	bl	8006300 <HAL_RCC_ClockConfig>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800148e:	f000 fabb 	bl	8001a08 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 8001492:	4b0c      	ldr	r3, [pc, #48]	; (80014c4 <SystemClock_Config+0xc8>)
 8001494:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001496:	2300      	movs	r3, #0
 8001498:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800149a:	2300      	movs	r3, #0
 800149c:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 800149e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014a2:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80014a4:	2300      	movs	r3, #0
 80014a6:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014a8:	463b      	mov	r3, r7
 80014aa:	4618      	mov	r0, r3
 80014ac:	f005 f95e 	bl	800676c <HAL_RCCEx_PeriphCLKConfig>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80014b6:	f000 faa7 	bl	8001a08 <Error_Handler>
  }
}
 80014ba:	bf00      	nop
 80014bc:	3778      	adds	r7, #120	; 0x78
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	00021021 	.word	0x00021021

080014c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014cc:	4b1b      	ldr	r3, [pc, #108]	; (800153c <MX_I2C1_Init+0x74>)
 80014ce:	4a1c      	ldr	r2, [pc, #112]	; (8001540 <MX_I2C1_Init+0x78>)
 80014d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 80014d2:	4b1a      	ldr	r3, [pc, #104]	; (800153c <MX_I2C1_Init+0x74>)
 80014d4:	f240 220b 	movw	r2, #523	; 0x20b
 80014d8:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80014da:	4b18      	ldr	r3, [pc, #96]	; (800153c <MX_I2C1_Init+0x74>)
 80014dc:	2200      	movs	r2, #0
 80014de:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014e0:	4b16      	ldr	r3, [pc, #88]	; (800153c <MX_I2C1_Init+0x74>)
 80014e2:	2201      	movs	r2, #1
 80014e4:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014e6:	4b15      	ldr	r3, [pc, #84]	; (800153c <MX_I2C1_Init+0x74>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80014ec:	4b13      	ldr	r3, [pc, #76]	; (800153c <MX_I2C1_Init+0x74>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014f2:	4b12      	ldr	r3, [pc, #72]	; (800153c <MX_I2C1_Init+0x74>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014f8:	4b10      	ldr	r3, [pc, #64]	; (800153c <MX_I2C1_Init+0x74>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014fe:	4b0f      	ldr	r3, [pc, #60]	; (800153c <MX_I2C1_Init+0x74>)
 8001500:	2200      	movs	r2, #0
 8001502:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001504:	480d      	ldr	r0, [pc, #52]	; (800153c <MX_I2C1_Init+0x74>)
 8001506:	f001 fc59 	bl	8002dbc <HAL_I2C_Init>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001510:	f000 fa7a 	bl	8001a08 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001514:	2100      	movs	r1, #0
 8001516:	4809      	ldr	r0, [pc, #36]	; (800153c <MX_I2C1_Init+0x74>)
 8001518:	f002 f95c 	bl	80037d4 <HAL_I2CEx_ConfigAnalogFilter>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001522:	f000 fa71 	bl	8001a08 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001526:	2100      	movs	r1, #0
 8001528:	4804      	ldr	r0, [pc, #16]	; (800153c <MX_I2C1_Init+0x74>)
 800152a:	f002 f99e 	bl	800386a <HAL_I2CEx_ConfigDigitalFilter>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001534:	f000 fa68 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	20000350 	.word	0x20000350
 8001540:	40005400 	.word	0x40005400

08001544 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001548:	4b1b      	ldr	r3, [pc, #108]	; (80015b8 <MX_SPI1_Init+0x74>)
 800154a:	4a1c      	ldr	r2, [pc, #112]	; (80015bc <MX_SPI1_Init+0x78>)
 800154c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800154e:	4b1a      	ldr	r3, [pc, #104]	; (80015b8 <MX_SPI1_Init+0x74>)
 8001550:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001554:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001556:	4b18      	ldr	r3, [pc, #96]	; (80015b8 <MX_SPI1_Init+0x74>)
 8001558:	2200      	movs	r2, #0
 800155a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800155c:	4b16      	ldr	r3, [pc, #88]	; (80015b8 <MX_SPI1_Init+0x74>)
 800155e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001562:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001564:	4b14      	ldr	r3, [pc, #80]	; (80015b8 <MX_SPI1_Init+0x74>)
 8001566:	2200      	movs	r2, #0
 8001568:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800156a:	4b13      	ldr	r3, [pc, #76]	; (80015b8 <MX_SPI1_Init+0x74>)
 800156c:	2200      	movs	r2, #0
 800156e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001570:	4b11      	ldr	r3, [pc, #68]	; (80015b8 <MX_SPI1_Init+0x74>)
 8001572:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001576:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001578:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <MX_SPI1_Init+0x74>)
 800157a:	2208      	movs	r2, #8
 800157c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800157e:	4b0e      	ldr	r3, [pc, #56]	; (80015b8 <MX_SPI1_Init+0x74>)
 8001580:	2200      	movs	r2, #0
 8001582:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001584:	4b0c      	ldr	r3, [pc, #48]	; (80015b8 <MX_SPI1_Init+0x74>)
 8001586:	2200      	movs	r2, #0
 8001588:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800158a:	4b0b      	ldr	r3, [pc, #44]	; (80015b8 <MX_SPI1_Init+0x74>)
 800158c:	2200      	movs	r2, #0
 800158e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001590:	4b09      	ldr	r3, [pc, #36]	; (80015b8 <MX_SPI1_Init+0x74>)
 8001592:	2207      	movs	r2, #7
 8001594:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001596:	4b08      	ldr	r3, [pc, #32]	; (80015b8 <MX_SPI1_Init+0x74>)
 8001598:	2200      	movs	r2, #0
 800159a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800159c:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <MX_SPI1_Init+0x74>)
 800159e:	2208      	movs	r2, #8
 80015a0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015a2:	4805      	ldr	r0, [pc, #20]	; (80015b8 <MX_SPI1_Init+0x74>)
 80015a4:	f005 fa92 	bl	8006acc <HAL_SPI_Init>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80015ae:	f000 fa2b 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015b2:	bf00      	nop
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	200003a4 	.word	0x200003a4
 80015bc:	40013000 	.word	0x40013000

080015c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b096      	sub	sp, #88	; 0x58
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015c6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	605a      	str	r2, [r3, #4]
 80015d0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
 80015da:	605a      	str	r2, [r3, #4]
 80015dc:	609a      	str	r2, [r3, #8]
 80015de:	60da      	str	r2, [r3, #12]
 80015e0:	611a      	str	r2, [r3, #16]
 80015e2:	615a      	str	r2, [r3, #20]
 80015e4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015e6:	1d3b      	adds	r3, r7, #4
 80015e8:	222c      	movs	r2, #44	; 0x2c
 80015ea:	2100      	movs	r1, #0
 80015ec:	4618      	mov	r0, r3
 80015ee:	f00b fcd3 	bl	800cf98 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015f2:	4b39      	ldr	r3, [pc, #228]	; (80016d8 <MX_TIM1_Init+0x118>)
 80015f4:	4a39      	ldr	r2, [pc, #228]	; (80016dc <MX_TIM1_Init+0x11c>)
 80015f6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80015f8:	4b37      	ldr	r3, [pc, #220]	; (80016d8 <MX_TIM1_Init+0x118>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015fe:	4b36      	ldr	r3, [pc, #216]	; (80016d8 <MX_TIM1_Init+0x118>)
 8001600:	2200      	movs	r2, #0
 8001602:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2400-1;
 8001604:	4b34      	ldr	r3, [pc, #208]	; (80016d8 <MX_TIM1_Init+0x118>)
 8001606:	f640 125f 	movw	r2, #2399	; 0x95f
 800160a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800160c:	4b32      	ldr	r3, [pc, #200]	; (80016d8 <MX_TIM1_Init+0x118>)
 800160e:	2200      	movs	r2, #0
 8001610:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001612:	4b31      	ldr	r3, [pc, #196]	; (80016d8 <MX_TIM1_Init+0x118>)
 8001614:	2200      	movs	r2, #0
 8001616:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001618:	4b2f      	ldr	r3, [pc, #188]	; (80016d8 <MX_TIM1_Init+0x118>)
 800161a:	2280      	movs	r2, #128	; 0x80
 800161c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800161e:	482e      	ldr	r0, [pc, #184]	; (80016d8 <MX_TIM1_Init+0x118>)
 8001620:	f005 fbc0 	bl	8006da4 <HAL_TIM_PWM_Init>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800162a:	f000 f9ed 	bl	8001a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800162e:	2300      	movs	r3, #0
 8001630:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001632:	2300      	movs	r3, #0
 8001634:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001636:	2300      	movs	r3, #0
 8001638:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800163a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800163e:	4619      	mov	r1, r3
 8001640:	4825      	ldr	r0, [pc, #148]	; (80016d8 <MX_TIM1_Init+0x118>)
 8001642:	f006 fc23 	bl	8007e8c <HAL_TIMEx_MasterConfigSynchronization>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800164c:	f000 f9dc 	bl	8001a08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001650:	2360      	movs	r3, #96	; 0x60
 8001652:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001654:	2300      	movs	r3, #0
 8001656:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001658:	2300      	movs	r3, #0
 800165a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800165c:	2300      	movs	r3, #0
 800165e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001660:	2300      	movs	r3, #0
 8001662:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001664:	2300      	movs	r3, #0
 8001666:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001668:	2300      	movs	r3, #0
 800166a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800166c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001670:	2208      	movs	r2, #8
 8001672:	4619      	mov	r1, r3
 8001674:	4818      	ldr	r0, [pc, #96]	; (80016d8 <MX_TIM1_Init+0x118>)
 8001676:	f005 ff41 	bl	80074fc <HAL_TIM_PWM_ConfigChannel>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001680:	f000 f9c2 	bl	8001a08 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001684:	2300      	movs	r3, #0
 8001686:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001688:	2300      	movs	r3, #0
 800168a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800168c:	2300      	movs	r3, #0
 800168e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001690:	2300      	movs	r3, #0
 8001692:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001694:	2300      	movs	r3, #0
 8001696:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001698:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800169c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800169e:	2300      	movs	r3, #0
 80016a0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80016a2:	2300      	movs	r3, #0
 80016a4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80016a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016aa:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80016ac:	2300      	movs	r3, #0
 80016ae:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016b0:	2300      	movs	r3, #0
 80016b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016b4:	1d3b      	adds	r3, r7, #4
 80016b6:	4619      	mov	r1, r3
 80016b8:	4807      	ldr	r0, [pc, #28]	; (80016d8 <MX_TIM1_Init+0x118>)
 80016ba:	f006 fc67 	bl	8007f8c <HAL_TIMEx_ConfigBreakDeadTime>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 80016c4:	f000 f9a0 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80016c8:	4803      	ldr	r0, [pc, #12]	; (80016d8 <MX_TIM1_Init+0x118>)
 80016ca:	f000 fb9b 	bl	8001e04 <HAL_TIM_MspPostInit>

}
 80016ce:	bf00      	nop
 80016d0:	3758      	adds	r7, #88	; 0x58
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000408 	.word	0x20000408
 80016dc:	40012c00 	.word	0x40012c00

080016e0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08c      	sub	sp, #48	; 0x30
 80016e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80016e6:	f107 030c 	add.w	r3, r7, #12
 80016ea:	2224      	movs	r2, #36	; 0x24
 80016ec:	2100      	movs	r1, #0
 80016ee:	4618      	mov	r0, r3
 80016f0:	f00b fc52 	bl	800cf98 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f4:	463b      	mov	r3, r7
 80016f6:	2200      	movs	r2, #0
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	605a      	str	r2, [r3, #4]
 80016fc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80016fe:	4b21      	ldr	r3, [pc, #132]	; (8001784 <MX_TIM4_Init+0xa4>)
 8001700:	4a21      	ldr	r2, [pc, #132]	; (8001788 <MX_TIM4_Init+0xa8>)
 8001702:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001704:	4b1f      	ldr	r3, [pc, #124]	; (8001784 <MX_TIM4_Init+0xa4>)
 8001706:	2200      	movs	r2, #0
 8001708:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800170a:	4b1e      	ldr	r3, [pc, #120]	; (8001784 <MX_TIM4_Init+0xa4>)
 800170c:	2200      	movs	r2, #0
 800170e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001710:	4b1c      	ldr	r3, [pc, #112]	; (8001784 <MX_TIM4_Init+0xa4>)
 8001712:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001716:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001718:	4b1a      	ldr	r3, [pc, #104]	; (8001784 <MX_TIM4_Init+0xa4>)
 800171a:	2200      	movs	r2, #0
 800171c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800171e:	4b19      	ldr	r3, [pc, #100]	; (8001784 <MX_TIM4_Init+0xa4>)
 8001720:	2280      	movs	r2, #128	; 0x80
 8001722:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001724:	2303      	movs	r3, #3
 8001726:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001728:	2300      	movs	r3, #0
 800172a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800172c:	2301      	movs	r3, #1
 800172e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001730:	2300      	movs	r3, #0
 8001732:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8001734:	2304      	movs	r3, #4
 8001736:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001738:	2300      	movs	r3, #0
 800173a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800173c:	2301      	movs	r3, #1
 800173e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001740:	2300      	movs	r3, #0
 8001742:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 4;
 8001744:	2304      	movs	r3, #4
 8001746:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001748:	f107 030c 	add.w	r3, r7, #12
 800174c:	4619      	mov	r1, r3
 800174e:	480d      	ldr	r0, [pc, #52]	; (8001784 <MX_TIM4_Init+0xa4>)
 8001750:	f005 fc80 	bl	8007054 <HAL_TIM_Encoder_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800175a:	f000 f955 	bl	8001a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800175e:	2300      	movs	r3, #0
 8001760:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001762:	2300      	movs	r3, #0
 8001764:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001766:	463b      	mov	r3, r7
 8001768:	4619      	mov	r1, r3
 800176a:	4806      	ldr	r0, [pc, #24]	; (8001784 <MX_TIM4_Init+0xa4>)
 800176c:	f006 fb8e 	bl	8007e8c <HAL_TIMEx_MasterConfigSynchronization>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001776:	f000 f947 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800177a:	bf00      	nop
 800177c:	3730      	adds	r7, #48	; 0x30
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20000454 	.word	0x20000454
 8001788:	40000800 	.word	0x40000800

0800178c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001792:	1d3b      	adds	r3, r7, #4
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800179c:	4b14      	ldr	r3, [pc, #80]	; (80017f0 <MX_TIM6_Init+0x64>)
 800179e:	4a15      	ldr	r2, [pc, #84]	; (80017f4 <MX_TIM6_Init+0x68>)
 80017a0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 24-1;
 80017a2:	4b13      	ldr	r3, [pc, #76]	; (80017f0 <MX_TIM6_Init+0x64>)
 80017a4:	2217      	movs	r2, #23
 80017a6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017a8:	4b11      	ldr	r3, [pc, #68]	; (80017f0 <MX_TIM6_Init+0x64>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 80017ae:	4b10      	ldr	r3, [pc, #64]	; (80017f0 <MX_TIM6_Init+0x64>)
 80017b0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80017b4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017b6:	4b0e      	ldr	r3, [pc, #56]	; (80017f0 <MX_TIM6_Init+0x64>)
 80017b8:	2280      	movs	r2, #128	; 0x80
 80017ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80017bc:	480c      	ldr	r0, [pc, #48]	; (80017f0 <MX_TIM6_Init+0x64>)
 80017be:	f005 fa30 	bl	8006c22 <HAL_TIM_Base_Init>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80017c8:	f000 f91e 	bl	8001a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017cc:	2300      	movs	r3, #0
 80017ce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017d0:	2300      	movs	r3, #0
 80017d2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80017d4:	1d3b      	adds	r3, r7, #4
 80017d6:	4619      	mov	r1, r3
 80017d8:	4805      	ldr	r0, [pc, #20]	; (80017f0 <MX_TIM6_Init+0x64>)
 80017da:	f006 fb57 	bl	8007e8c <HAL_TIMEx_MasterConfigSynchronization>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80017e4:	f000 f910 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80017e8:	bf00      	nop
 80017ea:	3710      	adds	r7, #16
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	200004a0 	.word	0x200004a0
 80017f4:	40001000 	.word	0x40001000

080017f8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017fe:	1d3b      	adds	r3, r7, #4
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
 8001804:	605a      	str	r2, [r3, #4]
 8001806:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001808:	4b14      	ldr	r3, [pc, #80]	; (800185c <MX_TIM7_Init+0x64>)
 800180a:	4a15      	ldr	r2, [pc, #84]	; (8001860 <MX_TIM7_Init+0x68>)
 800180c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 48-1;
 800180e:	4b13      	ldr	r3, [pc, #76]	; (800185c <MX_TIM7_Init+0x64>)
 8001810:	222f      	movs	r2, #47	; 0x2f
 8001812:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001814:	4b11      	ldr	r3, [pc, #68]	; (800185c <MX_TIM7_Init+0x64>)
 8001816:	2200      	movs	r2, #0
 8001818:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 2000-1;
 800181a:	4b10      	ldr	r3, [pc, #64]	; (800185c <MX_TIM7_Init+0x64>)
 800181c:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001820:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001822:	4b0e      	ldr	r3, [pc, #56]	; (800185c <MX_TIM7_Init+0x64>)
 8001824:	2280      	movs	r2, #128	; 0x80
 8001826:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001828:	480c      	ldr	r0, [pc, #48]	; (800185c <MX_TIM7_Init+0x64>)
 800182a:	f005 f9fa 	bl	8006c22 <HAL_TIM_Base_Init>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001834:	f000 f8e8 	bl	8001a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001838:	2300      	movs	r3, #0
 800183a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800183c:	2300      	movs	r3, #0
 800183e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001840:	1d3b      	adds	r3, r7, #4
 8001842:	4619      	mov	r1, r3
 8001844:	4805      	ldr	r0, [pc, #20]	; (800185c <MX_TIM7_Init+0x64>)
 8001846:	f006 fb21 	bl	8007e8c <HAL_TIMEx_MasterConfigSynchronization>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001850:	f000 f8da 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001854:	bf00      	nop
 8001856:	3710      	adds	r7, #16
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	200004ec 	.word	0x200004ec
 8001860:	40001400 	.word	0x40001400

08001864 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001868:	4b14      	ldr	r3, [pc, #80]	; (80018bc <MX_USART1_UART_Init+0x58>)
 800186a:	4a15      	ldr	r2, [pc, #84]	; (80018c0 <MX_USART1_UART_Init+0x5c>)
 800186c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800186e:	4b13      	ldr	r3, [pc, #76]	; (80018bc <MX_USART1_UART_Init+0x58>)
 8001870:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001874:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001876:	4b11      	ldr	r3, [pc, #68]	; (80018bc <MX_USART1_UART_Init+0x58>)
 8001878:	2200      	movs	r2, #0
 800187a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800187c:	4b0f      	ldr	r3, [pc, #60]	; (80018bc <MX_USART1_UART_Init+0x58>)
 800187e:	2200      	movs	r2, #0
 8001880:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001882:	4b0e      	ldr	r3, [pc, #56]	; (80018bc <MX_USART1_UART_Init+0x58>)
 8001884:	2200      	movs	r2, #0
 8001886:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001888:	4b0c      	ldr	r3, [pc, #48]	; (80018bc <MX_USART1_UART_Init+0x58>)
 800188a:	220c      	movs	r2, #12
 800188c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800188e:	4b0b      	ldr	r3, [pc, #44]	; (80018bc <MX_USART1_UART_Init+0x58>)
 8001890:	2200      	movs	r2, #0
 8001892:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001894:	4b09      	ldr	r3, [pc, #36]	; (80018bc <MX_USART1_UART_Init+0x58>)
 8001896:	2200      	movs	r2, #0
 8001898:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800189a:	4b08      	ldr	r3, [pc, #32]	; (80018bc <MX_USART1_UART_Init+0x58>)
 800189c:	2200      	movs	r2, #0
 800189e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018a0:	4b06      	ldr	r3, [pc, #24]	; (80018bc <MX_USART1_UART_Init+0x58>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80018a6:	4805      	ldr	r0, [pc, #20]	; (80018bc <MX_USART1_UART_Init+0x58>)
 80018a8:	f006 fc0c 	bl	80080c4 <HAL_UART_Init>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80018b2:	f000 f8a9 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000538 	.word	0x20000538
 80018c0:	40013800 	.word	0x40013800

080018c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b08c      	sub	sp, #48	; 0x30
 80018c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ca:	f107 031c 	add.w	r3, r7, #28
 80018ce:	2200      	movs	r2, #0
 80018d0:	601a      	str	r2, [r3, #0]
 80018d2:	605a      	str	r2, [r3, #4]
 80018d4:	609a      	str	r2, [r3, #8]
 80018d6:	60da      	str	r2, [r3, #12]
 80018d8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018da:	4b49      	ldr	r3, [pc, #292]	; (8001a00 <MX_GPIO_Init+0x13c>)
 80018dc:	695b      	ldr	r3, [r3, #20]
 80018de:	4a48      	ldr	r2, [pc, #288]	; (8001a00 <MX_GPIO_Init+0x13c>)
 80018e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018e4:	6153      	str	r3, [r2, #20]
 80018e6:	4b46      	ldr	r3, [pc, #280]	; (8001a00 <MX_GPIO_Init+0x13c>)
 80018e8:	695b      	ldr	r3, [r3, #20]
 80018ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018ee:	61bb      	str	r3, [r7, #24]
 80018f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018f2:	4b43      	ldr	r3, [pc, #268]	; (8001a00 <MX_GPIO_Init+0x13c>)
 80018f4:	695b      	ldr	r3, [r3, #20]
 80018f6:	4a42      	ldr	r2, [pc, #264]	; (8001a00 <MX_GPIO_Init+0x13c>)
 80018f8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80018fc:	6153      	str	r3, [r2, #20]
 80018fe:	4b40      	ldr	r3, [pc, #256]	; (8001a00 <MX_GPIO_Init+0x13c>)
 8001900:	695b      	ldr	r3, [r3, #20]
 8001902:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001906:	617b      	str	r3, [r7, #20]
 8001908:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800190a:	4b3d      	ldr	r3, [pc, #244]	; (8001a00 <MX_GPIO_Init+0x13c>)
 800190c:	695b      	ldr	r3, [r3, #20]
 800190e:	4a3c      	ldr	r2, [pc, #240]	; (8001a00 <MX_GPIO_Init+0x13c>)
 8001910:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001914:	6153      	str	r3, [r2, #20]
 8001916:	4b3a      	ldr	r3, [pc, #232]	; (8001a00 <MX_GPIO_Init+0x13c>)
 8001918:	695b      	ldr	r3, [r3, #20]
 800191a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800191e:	613b      	str	r3, [r7, #16]
 8001920:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001922:	4b37      	ldr	r3, [pc, #220]	; (8001a00 <MX_GPIO_Init+0x13c>)
 8001924:	695b      	ldr	r3, [r3, #20]
 8001926:	4a36      	ldr	r2, [pc, #216]	; (8001a00 <MX_GPIO_Init+0x13c>)
 8001928:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800192c:	6153      	str	r3, [r2, #20]
 800192e:	4b34      	ldr	r3, [pc, #208]	; (8001a00 <MX_GPIO_Init+0x13c>)
 8001930:	695b      	ldr	r3, [r3, #20]
 8001932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001936:	60fb      	str	r3, [r7, #12]
 8001938:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800193a:	4b31      	ldr	r3, [pc, #196]	; (8001a00 <MX_GPIO_Init+0x13c>)
 800193c:	695b      	ldr	r3, [r3, #20]
 800193e:	4a30      	ldr	r2, [pc, #192]	; (8001a00 <MX_GPIO_Init+0x13c>)
 8001940:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001944:	6153      	str	r3, [r2, #20]
 8001946:	4b2e      	ldr	r3, [pc, #184]	; (8001a00 <MX_GPIO_Init+0x13c>)
 8001948:	695b      	ldr	r3, [r3, #20]
 800194a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800194e:	60bb      	str	r3, [r7, #8]
 8001950:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001952:	4b2b      	ldr	r3, [pc, #172]	; (8001a00 <MX_GPIO_Init+0x13c>)
 8001954:	695b      	ldr	r3, [r3, #20]
 8001956:	4a2a      	ldr	r2, [pc, #168]	; (8001a00 <MX_GPIO_Init+0x13c>)
 8001958:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800195c:	6153      	str	r3, [r2, #20]
 800195e:	4b28      	ldr	r3, [pc, #160]	; (8001a00 <MX_GPIO_Init+0x13c>)
 8001960:	695b      	ldr	r3, [r3, #20]
 8001962:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001966:	607b      	str	r3, [r7, #4]
 8001968:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 800196a:	2200      	movs	r2, #0
 800196c:	f64f 7108 	movw	r1, #65288	; 0xff08
 8001970:	4824      	ldr	r0, [pc, #144]	; (8001a04 <MX_GPIO_Init+0x140>)
 8001972:	f001 fa0b 	bl	8002d8c <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOTOR_REVERSE_Pin|MOTOR_FORWARD_Pin, GPIO_PIN_RESET);
 8001976:	2200      	movs	r2, #0
 8001978:	f44f 7140 	mov.w	r1, #768	; 0x300
 800197c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001980:	f001 fa04 	bl	8002d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8001984:	2337      	movs	r3, #55	; 0x37
 8001986:	61fb      	str	r3, [r7, #28]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001988:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800198c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198e:	2300      	movs	r3, #0
 8001990:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001992:	f107 031c 	add.w	r3, r7, #28
 8001996:	4619      	mov	r1, r3
 8001998:	481a      	ldr	r0, [pc, #104]	; (8001a04 <MX_GPIO_Init+0x140>)
 800199a:	f001 f865 	bl	8002a68 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 800199e:	f64f 7308 	movw	r3, #65288	; 0xff08
 80019a2:	61fb      	str	r3, [r7, #28]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a4:	2301      	movs	r3, #1
 80019a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ac:	2300      	movs	r3, #0
 80019ae:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019b0:	f107 031c 	add.w	r3, r7, #28
 80019b4:	4619      	mov	r1, r3
 80019b6:	4813      	ldr	r0, [pc, #76]	; (8001a04 <MX_GPIO_Init+0x140>)
 80019b8:	f001 f856 	bl	8002a68 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin HOME_SENSOR_Pin */
  GPIO_InitStruct.Pin = B1_Pin|HOME_SENSOR_Pin;
 80019bc:	2303      	movs	r3, #3
 80019be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019c0:	2300      	movs	r3, #0
 80019c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c4:	2300      	movs	r3, #0
 80019c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c8:	f107 031c 	add.w	r3, r7, #28
 80019cc:	4619      	mov	r1, r3
 80019ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019d2:	f001 f849 	bl	8002a68 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_REVERSE_Pin MOTOR_FORWARD_Pin */
  GPIO_InitStruct.Pin = MOTOR_REVERSE_Pin|MOTOR_FORWARD_Pin;
 80019d6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80019da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019dc:	2301      	movs	r3, #1
 80019de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e0:	2300      	movs	r3, #0
 80019e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e4:	2300      	movs	r3, #0
 80019e6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e8:	f107 031c 	add.w	r3, r7, #28
 80019ec:	4619      	mov	r1, r3
 80019ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019f2:	f001 f839 	bl	8002a68 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019f6:	bf00      	nop
 80019f8:	3730      	adds	r7, #48	; 0x30
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40021000 	.word	0x40021000
 8001a04:	48001000 	.word	0x48001000

08001a08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a0c:	b672      	cpsid	i
}
 8001a0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a10:	e7fe      	b.n	8001a10 <Error_Handler+0x8>

08001a12 <MotorControllerInit>:

static void MotorControllerCurrentUpdate(MotorController_t *controller,
		float deltaTime);

void MotorControllerInit(MotorController_t *controller,
		MotorControllerInit_t init) {
 8001a12:	b084      	sub	sp, #16
 8001a14:	b4b0      	push	{r4, r5, r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	f107 001c 	add.w	r0, r7, #28
 8001a20:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	controller->init = init;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	461d      	mov	r5, r3
 8001a28:	f107 041c 	add.w	r4, r7, #28
 8001a2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a30:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a34:	e885 0003 	stmia.w	r5, {r0, r1}
//	controller->init.encoder = encoder;
//
//	controller->init.positionPid = positionPid;
//	controller->init.currentPid = currentPid;

	controller->mode = MOTOR_CONTROL_POWER;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f883 2020 	strb.w	r2, [r3, #32]
	controller->currentSetPoint = 0;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f04f 0200 	mov.w	r2, #0
 8001a46:	61da      	str	r2, [r3, #28]
	controller->positionSetPoint = 0;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	619a      	str	r2, [r3, #24]
}
 8001a4e:	bf00      	nop
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bcb0      	pop	{r4, r5, r7}
 8001a56:	b004      	add	sp, #16
 8001a58:	4770      	bx	lr

08001a5a <MotorControllerSetPower>:

void MotorControllerSetPower(MotorController_t *controller, int32_t power) {
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b082      	sub	sp, #8
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
 8001a62:	6039      	str	r1, [r7, #0]
	controller->mode = MOTOR_CONTROL_POWER;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2200      	movs	r2, #0
 8001a68:	f883 2020 	strb.w	r2, [r3, #32]
	MotorSetPower(controller->init.motor, power);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	6839      	ldr	r1, [r7, #0]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f000 fdc3 	bl	80025fe <MotorSetPower>
}
 8001a78:	bf00      	nop
 8001a7a:	3708      	adds	r7, #8
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <MotorControllerUpdate>:

float MotorControllerGetSpeed(MotorController_t *controller) {
	return RotaryEncGetSpeed(controller->init.encoder);
}

void MotorControllerUpdate(MotorController_t *controller, float deltaTime) {
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	ed87 0a00 	vstr	s0, [r7]
	if(controller->mode == MOTOR_CONTROL_POSITION) {
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d105      	bne.n	8001aa2 <MotorControllerUpdate+0x22>
		MotorControllerPositionUpdate(controller, deltaTime);
 8001a96:	ed97 0a00 	vldr	s0, [r7]
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f000 f80f 	bl	8001abe <MotorControllerPositionUpdate>
	}
	else if(controller->mode == MOTOR_CONTROL_CURRENT) {
		MotorControllerCurrentUpdate(controller, deltaTime);
	}
}
 8001aa0:	e009      	b.n	8001ab6 <MotorControllerUpdate+0x36>
	else if(controller->mode == MOTOR_CONTROL_CURRENT) {
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001aa8:	2b02      	cmp	r3, #2
 8001aaa:	d104      	bne.n	8001ab6 <MotorControllerUpdate+0x36>
		MotorControllerCurrentUpdate(controller, deltaTime);
 8001aac:	ed97 0a00 	vldr	s0, [r7]
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f000 f811 	bl	8001ad8 <MotorControllerCurrentUpdate>
}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <MotorControllerPositionUpdate>:

//TODO: implement
static void MotorControllerPositionUpdate(MotorController_t *controller,
		float deltaTime) {
 8001abe:	b480      	push	{r7}
 8001ac0:	b083      	sub	sp, #12
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
 8001ac6:	ed87 0a00 	vstr	s0, [r7]

}
 8001aca:	bf00      	nop
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
	...

08001ad8 <MotorControllerCurrentUpdate>:

static void MotorControllerCurrentUpdate(MotorController_t *controller,
		float deltaTime) {
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	ed87 0a00 	vstr	s0, [r7]
	float actualCurrent = CurrentSenseGetCurrent(
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f000 fba5 	bl	8002238 <CurrentSenseGetCurrent>
 8001aee:	ed87 0a03 	vstr	s0, [r7, #12]
			controller->init.currentSensor);

	//determine actual current direction
	if(MotorGetDirection(controller->init.motor) == DIR_FORWARD) {
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4618      	mov	r0, r3
 8001af8:	f000 fceb 	bl	80024d2 <MotorGetDirection>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d00d      	beq.n	8001b1e <MotorControllerCurrentUpdate+0x46>
		//do nothing
	}
	else if(MotorGetDirection(controller->init.motor) == DIR_REVERSE) {
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f000 fce3 	bl	80024d2 <MotorGetDirection>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d105      	bne.n	8001b1e <MotorControllerCurrentUpdate+0x46>
		//flip actual current direction
		actualCurrent *= -1;
 8001b12:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b16:	eef1 7a67 	vneg.f32	s15, s15
 8001b1a:	edc7 7a03 	vstr	s15, [r7, #12]
	}

	//calculate PID for motor output power
	int32_t motorPower = ComputePID(controller->init.currentPid,
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	695a      	ldr	r2, [r3, #20]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	edd3 7a07 	vldr	s15, [r3, #28]
 8001b28:	edd7 0a03 	vldr	s1, [r7, #12]
 8001b2c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b30:	4610      	mov	r0, r2
 8001b32:	f7ff f8dd 	bl	8000cf0 <ComputePID>
 8001b36:	eef0 7a40 	vmov.f32	s15, s0
 8001b3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b3e:	ee17 3a90 	vmov	r3, s15
 8001b42:	60bb      	str	r3, [r7, #8]
			controller->currentSetPoint, actualCurrent);
	MotorSetPower(controller->init.motor, motorPower);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	68b9      	ldr	r1, [r7, #8]
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f000 fd57 	bl	80025fe <MotorSetPower>

	testCurrent = actualCurrent;
 8001b50:	4a03      	ldr	r2, [pc, #12]	; (8001b60 <MotorControllerCurrentUpdate+0x88>)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	6013      	str	r3, [r2, #0]
}
 8001b56:	bf00      	nop
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	200006f4 	.word	0x200006f4

08001b64 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b6a:	4b0f      	ldr	r3, [pc, #60]	; (8001ba8 <HAL_MspInit+0x44>)
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	4a0e      	ldr	r2, [pc, #56]	; (8001ba8 <HAL_MspInit+0x44>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	6193      	str	r3, [r2, #24]
 8001b76:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <HAL_MspInit+0x44>)
 8001b78:	699b      	ldr	r3, [r3, #24]
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	607b      	str	r3, [r7, #4]
 8001b80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b82:	4b09      	ldr	r3, [pc, #36]	; (8001ba8 <HAL_MspInit+0x44>)
 8001b84:	69db      	ldr	r3, [r3, #28]
 8001b86:	4a08      	ldr	r2, [pc, #32]	; (8001ba8 <HAL_MspInit+0x44>)
 8001b88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b8c:	61d3      	str	r3, [r2, #28]
 8001b8e:	4b06      	ldr	r3, [pc, #24]	; (8001ba8 <HAL_MspInit+0x44>)
 8001b90:	69db      	ldr	r3, [r3, #28]
 8001b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b96:	603b      	str	r3, [r7, #0]
 8001b98:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b9a:	2007      	movs	r0, #7
 8001b9c:	f000 ff22 	bl	80029e4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ba0:	bf00      	nop
 8001ba2:	3708      	adds	r7, #8
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	40021000 	.word	0x40021000

08001bac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b08a      	sub	sp, #40	; 0x28
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb4:	f107 0314 	add.w	r3, r7, #20
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	605a      	str	r2, [r3, #4]
 8001bbe:	609a      	str	r2, [r3, #8]
 8001bc0:	60da      	str	r2, [r3, #12]
 8001bc2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a17      	ldr	r2, [pc, #92]	; (8001c28 <HAL_I2C_MspInit+0x7c>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d127      	bne.n	8001c1e <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bce:	4b17      	ldr	r3, [pc, #92]	; (8001c2c <HAL_I2C_MspInit+0x80>)
 8001bd0:	695b      	ldr	r3, [r3, #20]
 8001bd2:	4a16      	ldr	r2, [pc, #88]	; (8001c2c <HAL_I2C_MspInit+0x80>)
 8001bd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bd8:	6153      	str	r3, [r2, #20]
 8001bda:	4b14      	ldr	r3, [pc, #80]	; (8001c2c <HAL_I2C_MspInit+0x80>)
 8001bdc:	695b      	ldr	r3, [r3, #20]
 8001bde:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001be2:	613b      	str	r3, [r7, #16]
 8001be4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001be6:	23c0      	movs	r3, #192	; 0xc0
 8001be8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bea:	2312      	movs	r3, #18
 8001bec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001bf6:	2304      	movs	r3, #4
 8001bf8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bfa:	f107 0314 	add.w	r3, r7, #20
 8001bfe:	4619      	mov	r1, r3
 8001c00:	480b      	ldr	r0, [pc, #44]	; (8001c30 <HAL_I2C_MspInit+0x84>)
 8001c02:	f000 ff31 	bl	8002a68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c06:	4b09      	ldr	r3, [pc, #36]	; (8001c2c <HAL_I2C_MspInit+0x80>)
 8001c08:	69db      	ldr	r3, [r3, #28]
 8001c0a:	4a08      	ldr	r2, [pc, #32]	; (8001c2c <HAL_I2C_MspInit+0x80>)
 8001c0c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c10:	61d3      	str	r3, [r2, #28]
 8001c12:	4b06      	ldr	r3, [pc, #24]	; (8001c2c <HAL_I2C_MspInit+0x80>)
 8001c14:	69db      	ldr	r3, [r3, #28]
 8001c16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c1e:	bf00      	nop
 8001c20:	3728      	adds	r7, #40	; 0x28
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	40005400 	.word	0x40005400
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	48000400 	.word	0x48000400

08001c34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08a      	sub	sp, #40	; 0x28
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3c:	f107 0314 	add.w	r3, r7, #20
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	609a      	str	r2, [r3, #8]
 8001c48:	60da      	str	r2, [r3, #12]
 8001c4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a17      	ldr	r2, [pc, #92]	; (8001cb0 <HAL_SPI_MspInit+0x7c>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d128      	bne.n	8001ca8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c56:	4b17      	ldr	r3, [pc, #92]	; (8001cb4 <HAL_SPI_MspInit+0x80>)
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	4a16      	ldr	r2, [pc, #88]	; (8001cb4 <HAL_SPI_MspInit+0x80>)
 8001c5c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c60:	6193      	str	r3, [r2, #24]
 8001c62:	4b14      	ldr	r3, [pc, #80]	; (8001cb4 <HAL_SPI_MspInit+0x80>)
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c6a:	613b      	str	r3, [r7, #16]
 8001c6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c6e:	4b11      	ldr	r3, [pc, #68]	; (8001cb4 <HAL_SPI_MspInit+0x80>)
 8001c70:	695b      	ldr	r3, [r3, #20]
 8001c72:	4a10      	ldr	r2, [pc, #64]	; (8001cb4 <HAL_SPI_MspInit+0x80>)
 8001c74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c78:	6153      	str	r3, [r2, #20]
 8001c7a:	4b0e      	ldr	r3, [pc, #56]	; (8001cb4 <HAL_SPI_MspInit+0x80>)
 8001c7c:	695b      	ldr	r3, [r3, #20]
 8001c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8001c86:	23e0      	movs	r3, #224	; 0xe0
 8001c88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c92:	2303      	movs	r3, #3
 8001c94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c96:	2305      	movs	r3, #5
 8001c98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c9a:	f107 0314 	add.w	r3, r7, #20
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ca4:	f000 fee0 	bl	8002a68 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001ca8:	bf00      	nop
 8001caa:	3728      	adds	r7, #40	; 0x28
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	40013000 	.word	0x40013000
 8001cb4:	40021000 	.word	0x40021000

08001cb8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b085      	sub	sp, #20
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a0a      	ldr	r2, [pc, #40]	; (8001cf0 <HAL_TIM_PWM_MspInit+0x38>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d10b      	bne.n	8001ce2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cca:	4b0a      	ldr	r3, [pc, #40]	; (8001cf4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001ccc:	699b      	ldr	r3, [r3, #24]
 8001cce:	4a09      	ldr	r2, [pc, #36]	; (8001cf4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001cd0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001cd4:	6193      	str	r3, [r2, #24]
 8001cd6:	4b07      	ldr	r3, [pc, #28]	; (8001cf4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001cde:	60fb      	str	r3, [r7, #12]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001ce2:	bf00      	nop
 8001ce4:	3714      	adds	r7, #20
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	40012c00 	.word	0x40012c00
 8001cf4:	40021000 	.word	0x40021000

08001cf8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08a      	sub	sp, #40	; 0x28
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d00:	f107 0314 	add.w	r3, r7, #20
 8001d04:	2200      	movs	r2, #0
 8001d06:	601a      	str	r2, [r3, #0]
 8001d08:	605a      	str	r2, [r3, #4]
 8001d0a:	609a      	str	r2, [r3, #8]
 8001d0c:	60da      	str	r2, [r3, #12]
 8001d0e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a17      	ldr	r2, [pc, #92]	; (8001d74 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d128      	bne.n	8001d6c <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d1a:	4b17      	ldr	r3, [pc, #92]	; (8001d78 <HAL_TIM_Encoder_MspInit+0x80>)
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	4a16      	ldr	r2, [pc, #88]	; (8001d78 <HAL_TIM_Encoder_MspInit+0x80>)
 8001d20:	f043 0304 	orr.w	r3, r3, #4
 8001d24:	61d3      	str	r3, [r2, #28]
 8001d26:	4b14      	ldr	r3, [pc, #80]	; (8001d78 <HAL_TIM_Encoder_MspInit+0x80>)
 8001d28:	69db      	ldr	r3, [r3, #28]
 8001d2a:	f003 0304 	and.w	r3, r3, #4
 8001d2e:	613b      	str	r3, [r7, #16]
 8001d30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d32:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <HAL_TIM_Encoder_MspInit+0x80>)
 8001d34:	695b      	ldr	r3, [r3, #20]
 8001d36:	4a10      	ldr	r2, [pc, #64]	; (8001d78 <HAL_TIM_Encoder_MspInit+0x80>)
 8001d38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001d3c:	6153      	str	r3, [r2, #20]
 8001d3e:	4b0e      	ldr	r3, [pc, #56]	; (8001d78 <HAL_TIM_Encoder_MspInit+0x80>)
 8001d40:	695b      	ldr	r3, [r3, #20]
 8001d42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001d4a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001d4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d50:	2302      	movs	r3, #2
 8001d52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d60:	f107 0314 	add.w	r3, r7, #20
 8001d64:	4619      	mov	r1, r3
 8001d66:	4805      	ldr	r0, [pc, #20]	; (8001d7c <HAL_TIM_Encoder_MspInit+0x84>)
 8001d68:	f000 fe7e 	bl	8002a68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001d6c:	bf00      	nop
 8001d6e:	3728      	adds	r7, #40	; 0x28
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	40000800 	.word	0x40000800
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	48000c00 	.word	0x48000c00

08001d80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a1a      	ldr	r2, [pc, #104]	; (8001df8 <HAL_TIM_Base_MspInit+0x78>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d114      	bne.n	8001dbc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001d92:	4b1a      	ldr	r3, [pc, #104]	; (8001dfc <HAL_TIM_Base_MspInit+0x7c>)
 8001d94:	69db      	ldr	r3, [r3, #28]
 8001d96:	4a19      	ldr	r2, [pc, #100]	; (8001dfc <HAL_TIM_Base_MspInit+0x7c>)
 8001d98:	f043 0310 	orr.w	r3, r3, #16
 8001d9c:	61d3      	str	r3, [r2, #28]
 8001d9e:	4b17      	ldr	r3, [pc, #92]	; (8001dfc <HAL_TIM_Base_MspInit+0x7c>)
 8001da0:	69db      	ldr	r3, [r3, #28]
 8001da2:	f003 0310 	and.w	r3, r3, #16
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001daa:	2200      	movs	r2, #0
 8001dac:	2100      	movs	r1, #0
 8001dae:	2036      	movs	r0, #54	; 0x36
 8001db0:	f000 fe23 	bl	80029fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001db4:	2036      	movs	r0, #54	; 0x36
 8001db6:	f000 fe3c 	bl	8002a32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8001dba:	e018      	b.n	8001dee <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a0f      	ldr	r2, [pc, #60]	; (8001e00 <HAL_TIM_Base_MspInit+0x80>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d113      	bne.n	8001dee <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001dc6:	4b0d      	ldr	r3, [pc, #52]	; (8001dfc <HAL_TIM_Base_MspInit+0x7c>)
 8001dc8:	69db      	ldr	r3, [r3, #28]
 8001dca:	4a0c      	ldr	r2, [pc, #48]	; (8001dfc <HAL_TIM_Base_MspInit+0x7c>)
 8001dcc:	f043 0320 	orr.w	r3, r3, #32
 8001dd0:	61d3      	str	r3, [r2, #28]
 8001dd2:	4b0a      	ldr	r3, [pc, #40]	; (8001dfc <HAL_TIM_Base_MspInit+0x7c>)
 8001dd4:	69db      	ldr	r3, [r3, #28]
 8001dd6:	f003 0320 	and.w	r3, r3, #32
 8001dda:	60bb      	str	r3, [r7, #8]
 8001ddc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001dde:	2200      	movs	r2, #0
 8001de0:	2100      	movs	r1, #0
 8001de2:	2037      	movs	r0, #55	; 0x37
 8001de4:	f000 fe09 	bl	80029fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001de8:	2037      	movs	r0, #55	; 0x37
 8001dea:	f000 fe22 	bl	8002a32 <HAL_NVIC_EnableIRQ>
}
 8001dee:	bf00      	nop
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40001000 	.word	0x40001000
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	40001400 	.word	0x40001400

08001e04 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b088      	sub	sp, #32
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e0c:	f107 030c 	add.w	r3, r7, #12
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]
 8001e1a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a12      	ldr	r2, [pc, #72]	; (8001e6c <HAL_TIM_MspPostInit+0x68>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d11d      	bne.n	8001e62 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e26:	4b12      	ldr	r3, [pc, #72]	; (8001e70 <HAL_TIM_MspPostInit+0x6c>)
 8001e28:	695b      	ldr	r3, [r3, #20]
 8001e2a:	4a11      	ldr	r2, [pc, #68]	; (8001e70 <HAL_TIM_MspPostInit+0x6c>)
 8001e2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e30:	6153      	str	r3, [r2, #20]
 8001e32:	4b0f      	ldr	r3, [pc, #60]	; (8001e70 <HAL_TIM_MspPostInit+0x6c>)
 8001e34:	695b      	ldr	r3, [r3, #20]
 8001e36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e3a:	60bb      	str	r3, [r7, #8]
 8001e3c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = MOTOR_PWM_Pin;
 8001e3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e42:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e44:	2302      	movs	r3, #2
 8001e46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001e50:	2306      	movs	r3, #6
 8001e52:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MOTOR_PWM_GPIO_Port, &GPIO_InitStruct);
 8001e54:	f107 030c 	add.w	r3, r7, #12
 8001e58:	4619      	mov	r1, r3
 8001e5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e5e:	f000 fe03 	bl	8002a68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001e62:	bf00      	nop
 8001e64:	3720      	adds	r7, #32
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	40012c00 	.word	0x40012c00
 8001e70:	40021000 	.word	0x40021000

08001e74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b08a      	sub	sp, #40	; 0x28
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e7c:	f107 0314 	add.w	r3, r7, #20
 8001e80:	2200      	movs	r2, #0
 8001e82:	601a      	str	r2, [r3, #0]
 8001e84:	605a      	str	r2, [r3, #4]
 8001e86:	609a      	str	r2, [r3, #8]
 8001e88:	60da      	str	r2, [r3, #12]
 8001e8a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a17      	ldr	r2, [pc, #92]	; (8001ef0 <HAL_UART_MspInit+0x7c>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d127      	bne.n	8001ee6 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e96:	4b17      	ldr	r3, [pc, #92]	; (8001ef4 <HAL_UART_MspInit+0x80>)
 8001e98:	699b      	ldr	r3, [r3, #24]
 8001e9a:	4a16      	ldr	r2, [pc, #88]	; (8001ef4 <HAL_UART_MspInit+0x80>)
 8001e9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ea0:	6193      	str	r3, [r2, #24]
 8001ea2:	4b14      	ldr	r3, [pc, #80]	; (8001ef4 <HAL_UART_MspInit+0x80>)
 8001ea4:	699b      	ldr	r3, [r3, #24]
 8001ea6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001eaa:	613b      	str	r3, [r7, #16]
 8001eac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eae:	4b11      	ldr	r3, [pc, #68]	; (8001ef4 <HAL_UART_MspInit+0x80>)
 8001eb0:	695b      	ldr	r3, [r3, #20]
 8001eb2:	4a10      	ldr	r2, [pc, #64]	; (8001ef4 <HAL_UART_MspInit+0x80>)
 8001eb4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001eb8:	6153      	str	r3, [r2, #20]
 8001eba:	4b0e      	ldr	r3, [pc, #56]	; (8001ef4 <HAL_UART_MspInit+0x80>)
 8001ebc:	695b      	ldr	r3, [r3, #20]
 8001ebe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ec2:	60fb      	str	r3, [r7, #12]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001ec6:	2330      	movs	r3, #48	; 0x30
 8001ec8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eca:	2302      	movs	r3, #2
 8001ecc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ed6:	2307      	movs	r3, #7
 8001ed8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001eda:	f107 0314 	add.w	r3, r7, #20
 8001ede:	4619      	mov	r1, r3
 8001ee0:	4805      	ldr	r0, [pc, #20]	; (8001ef8 <HAL_UART_MspInit+0x84>)
 8001ee2:	f000 fdc1 	bl	8002a68 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001ee6:	bf00      	nop
 8001ee8:	3728      	adds	r7, #40	; 0x28
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	40013800 	.word	0x40013800
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	48000800 	.word	0x48000800

08001efc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f00:	e7fe      	b.n	8001f00 <NMI_Handler+0x4>

08001f02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f02:	b480      	push	{r7}
 8001f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f06:	e7fe      	b.n	8001f06 <HardFault_Handler+0x4>

08001f08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f0c:	e7fe      	b.n	8001f0c <MemManage_Handler+0x4>

08001f0e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f12:	e7fe      	b.n	8001f12 <BusFault_Handler+0x4>

08001f14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f18:	e7fe      	b.n	8001f18 <UsageFault_Handler+0x4>

08001f1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f1e:	bf00      	nop
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f2c:	bf00      	nop
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr

08001f36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f36:	b480      	push	{r7}
 8001f38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr

08001f44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f48:	f000 fc38 	bl	80027bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f4c:	bf00      	nop
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001f54:	4802      	ldr	r0, [pc, #8]	; (8001f60 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8001f56:	f001 fdcc 	bl	8003af2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8001f5a:	bf00      	nop
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	20000bc8 	.word	0x20000bc8

08001f64 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles Timer 6 interrupt and DAC underrun interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f68:	4802      	ldr	r0, [pc, #8]	; (8001f74 <TIM6_DAC_IRQHandler+0x10>)
 8001f6a:	f005 f9a7 	bl	80072bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f6e:	bf00      	nop
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	200004a0 	.word	0x200004a0

08001f78 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001f7c:	4802      	ldr	r0, [pc, #8]	; (8001f88 <TIM7_IRQHandler+0x10>)
 8001f7e:	f005 f99d 	bl	80072bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001f82:	bf00      	nop
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	200004ec 	.word	0x200004ec

08001f8c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  return 1;
 8001f90:	2301      	movs	r3, #1
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <_kill>:

int _kill(int pid, int sig)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fa6:	f00a ffcd 	bl	800cf44 <__errno>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2216      	movs	r2, #22
 8001fae:	601a      	str	r2, [r3, #0]
  return -1;
 8001fb0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <_exit>:

void _exit (int status)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fc4:	f04f 31ff 	mov.w	r1, #4294967295
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	f7ff ffe7 	bl	8001f9c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fce:	e7fe      	b.n	8001fce <_exit+0x12>

08001fd0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b086      	sub	sp, #24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	60b9      	str	r1, [r7, #8]
 8001fda:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fdc:	2300      	movs	r3, #0
 8001fde:	617b      	str	r3, [r7, #20]
 8001fe0:	e00a      	b.n	8001ff8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fe2:	f3af 8000 	nop.w
 8001fe6:	4601      	mov	r1, r0
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	1c5a      	adds	r2, r3, #1
 8001fec:	60ba      	str	r2, [r7, #8]
 8001fee:	b2ca      	uxtb	r2, r1
 8001ff0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	617b      	str	r3, [r7, #20]
 8001ff8:	697a      	ldr	r2, [r7, #20]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	dbf0      	blt.n	8001fe2 <_read+0x12>
  }

  return len;
 8002000:	687b      	ldr	r3, [r7, #4]
}
 8002002:	4618      	mov	r0, r3
 8002004:	3718      	adds	r7, #24
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}

0800200a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800200a:	b580      	push	{r7, lr}
 800200c:	b086      	sub	sp, #24
 800200e:	af00      	add	r7, sp, #0
 8002010:	60f8      	str	r0, [r7, #12]
 8002012:	60b9      	str	r1, [r7, #8]
 8002014:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002016:	2300      	movs	r3, #0
 8002018:	617b      	str	r3, [r7, #20]
 800201a:	e009      	b.n	8002030 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	1c5a      	adds	r2, r3, #1
 8002020:	60ba      	str	r2, [r7, #8]
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	4618      	mov	r0, r3
 8002026:	f7ff f833 	bl	8001090 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	3301      	adds	r3, #1
 800202e:	617b      	str	r3, [r7, #20]
 8002030:	697a      	ldr	r2, [r7, #20]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	429a      	cmp	r2, r3
 8002036:	dbf1      	blt.n	800201c <_write+0x12>
  }
  return len;
 8002038:	687b      	ldr	r3, [r7, #4]
}
 800203a:	4618      	mov	r0, r3
 800203c:	3718      	adds	r7, #24
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <_close>:

int _close(int file)
{
 8002042:	b480      	push	{r7}
 8002044:	b083      	sub	sp, #12
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800204a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800204e:	4618      	mov	r0, r3
 8002050:	370c      	adds	r7, #12
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr

0800205a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800205a:	b480      	push	{r7}
 800205c:	b083      	sub	sp, #12
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
 8002062:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800206a:	605a      	str	r2, [r3, #4]
  return 0;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	370c      	adds	r7, #12
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr

0800207a <_isatty>:

int _isatty(int file)
{
 800207a:	b480      	push	{r7}
 800207c:	b083      	sub	sp, #12
 800207e:	af00      	add	r7, sp, #0
 8002080:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002082:	2301      	movs	r3, #1
}
 8002084:	4618      	mov	r0, r3
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002090:	b480      	push	{r7}
 8002092:	b085      	sub	sp, #20
 8002094:	af00      	add	r7, sp, #0
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3714      	adds	r7, #20
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
	...

080020ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b086      	sub	sp, #24
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020b4:	4a14      	ldr	r2, [pc, #80]	; (8002108 <_sbrk+0x5c>)
 80020b6:	4b15      	ldr	r3, [pc, #84]	; (800210c <_sbrk+0x60>)
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020c0:	4b13      	ldr	r3, [pc, #76]	; (8002110 <_sbrk+0x64>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d102      	bne.n	80020ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020c8:	4b11      	ldr	r3, [pc, #68]	; (8002110 <_sbrk+0x64>)
 80020ca:	4a12      	ldr	r2, [pc, #72]	; (8002114 <_sbrk+0x68>)
 80020cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020ce:	4b10      	ldr	r3, [pc, #64]	; (8002110 <_sbrk+0x64>)
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4413      	add	r3, r2
 80020d6:	693a      	ldr	r2, [r7, #16]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d207      	bcs.n	80020ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020dc:	f00a ff32 	bl	800cf44 <__errno>
 80020e0:	4603      	mov	r3, r0
 80020e2:	220c      	movs	r2, #12
 80020e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020e6:	f04f 33ff 	mov.w	r3, #4294967295
 80020ea:	e009      	b.n	8002100 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020ec:	4b08      	ldr	r3, [pc, #32]	; (8002110 <_sbrk+0x64>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020f2:	4b07      	ldr	r3, [pc, #28]	; (8002110 <_sbrk+0x64>)
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4413      	add	r3, r2
 80020fa:	4a05      	ldr	r2, [pc, #20]	; (8002110 <_sbrk+0x64>)
 80020fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020fe:	68fb      	ldr	r3, [r7, #12]
}
 8002100:	4618      	mov	r0, r3
 8002102:	3718      	adds	r7, #24
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}
 8002108:	2000a000 	.word	0x2000a000
 800210c:	00000400 	.word	0x00000400
 8002110:	200006f8 	.word	0x200006f8
 8002114:	20000ee0 	.word	0x20000ee0

08002118 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800211c:	4b06      	ldr	r3, [pc, #24]	; (8002138 <SystemInit+0x20>)
 800211e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002122:	4a05      	ldr	r2, [pc, #20]	; (8002138 <SystemInit+0x20>)
 8002124:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002128:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800212c:	bf00      	nop
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	e000ed00 	.word	0xe000ed00

0800213c <HomeSensorInit>:
 *      Author: Jennyston
 */

#include "devices/home_sensor.h"

void HomeSensorInit(HomeSensor_t *homeSensor, GPIO_t gpio) {
 800213c:	b480      	push	{r7}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	1d3b      	adds	r3, r7, #4
 8002146:	e883 0006 	stmia.w	r3, {r1, r2}
	homeSensor->gpio = gpio;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	461a      	mov	r2, r3
 800214e:	1d3b      	adds	r3, r7, #4
 8002150:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002154:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8002158:	bf00      	nop
 800215a:	3714      	adds	r7, #20
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr

08002164 <HomeSensorHome>:

void HomeSensorHome(HomeSensor_t *homeSensor, Motor_t *motor) {
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
//	//get motor spinning
//	MotorSetPower(motor, HOME_MOTOR_MAX_SPEED);
//	HAL_Delay(1000);

	//run motor at max speed and find home position
	MotorSetPower(motor, HOME_MOTOR_MAX_SPEED);
 800216e:	f44f 61af 	mov.w	r1, #1400	; 0x578
 8002172:	6838      	ldr	r0, [r7, #0]
 8002174:	f000 fa43 	bl	80025fe <MotorSetPower>
	while(GPIOGetState(&(homeSensor->gpio)) == GPIO_LOW) {
 8002178:	bf00      	nop
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4618      	mov	r0, r3
 800217e:	f000 fa83 	bl	8002688 <GPIOGetState>
 8002182:	4603      	mov	r3, r0
 8002184:	2b01      	cmp	r3, #1
 8002186:	d0f8      	beq.n	800217a <HomeSensorHome+0x16>
		//wait (do nothing)
	}

	//dead time
	MotorSetPower(motor, 0);
 8002188:	2100      	movs	r1, #0
 800218a:	6838      	ldr	r0, [r7, #0]
 800218c:	f000 fa37 	bl	80025fe <MotorSetPower>
	HAL_Delay(500);
 8002190:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002194:	f000 fb32 	bl	80027fc <HAL_Delay>

	//home position has been found, back off slowly
	MotorSetPower(motor, -HOME_MOTOR_MIN_SPEED);
 8002198:	4915      	ldr	r1, [pc, #84]	; (80021f0 <HomeSensorHome+0x8c>)
 800219a:	6838      	ldr	r0, [r7, #0]
 800219c:	f000 fa2f 	bl	80025fe <MotorSetPower>
	while(GPIOGetState(&(homeSensor->gpio)) == GPIO_HIGH) {
 80021a0:	bf00      	nop
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f000 fa6f 	bl	8002688 <GPIOGetState>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d0f8      	beq.n	80021a2 <HomeSensorHome+0x3e>
		//wait (do nothing)
	}
	HAL_Delay(250);
 80021b0:	20fa      	movs	r0, #250	; 0xfa
 80021b2:	f000 fb23 	bl	80027fc <HAL_Delay>

	//dead time
	MotorSetPower(motor, 0);
 80021b6:	2100      	movs	r1, #0
 80021b8:	6838      	ldr	r0, [r7, #0]
 80021ba:	f000 fa20 	bl	80025fe <MotorSetPower>
	HAL_Delay(500);
 80021be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80021c2:	f000 fb1b 	bl	80027fc <HAL_Delay>

	//move forward back to home position slowly
	MotorSetPower(motor, HOME_MOTOR_MIN_SPEED);
 80021c6:	f240 414c 	movw	r1, #1100	; 0x44c
 80021ca:	6838      	ldr	r0, [r7, #0]
 80021cc:	f000 fa17 	bl	80025fe <MotorSetPower>
	while(GPIOGetState(&(homeSensor->gpio)) == GPIO_LOW) {
 80021d0:	bf00      	nop
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4618      	mov	r0, r3
 80021d6:	f000 fa57 	bl	8002688 <GPIOGetState>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d0f8      	beq.n	80021d2 <HomeSensorHome+0x6e>
		//wait (do nothing)
	}

	MotorSetPower(motor, 0);
 80021e0:	2100      	movs	r1, #0
 80021e2:	6838      	ldr	r0, [r7, #0]
 80021e4:	f000 fa0b 	bl	80025fe <MotorSetPower>

	//done
}
 80021e8:	bf00      	nop
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	fffffbb4 	.word	0xfffffbb4

080021f4 <CurrentSenseInit>:

//private function forward declarations
static void Ina219WriteRegister(Ina219_t *cSense, Ina219Reg reg, uint16_t data);
static uint16_t Ina219ReadRegister(Ina219_t *cSense, Ina219Reg reg);

void CurrentSenseInit(Ina219_t *cSense, I2C_HandleTypeDef *hi2c) {
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	6039      	str	r1, [r7, #0]
	cSense->hi2c = hi2c;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	683a      	ldr	r2, [r7, #0]
 8002202:	601a      	str	r2, [r3, #0]

	//uint16_t test = Ina219ReadRegister(cSense, INA219_CONFIG);

	//Soft reset INA219
	Ina219WriteRegister(cSense, INA219_CONFIG, 0b1000000000000000);
 8002204:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002208:	2100      	movs	r1, #0
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f000 f840 	bl	8002290 <Ina219WriteRegister>
	HAL_Delay(5);
 8002210:	2005      	movs	r0, #5
 8002212:	f000 faf3 	bl	80027fc <HAL_Delay>
	 * PGA: +/- 320mV
	 * BADC: 12-bit
	 * SADC: 2 samples
	 * Operating Mode: Shunt and bus, continuous
	 */
	Ina219WriteRegister(cSense, INA219_CONFIG, 0b0001100111001111);
 8002216:	f641 12cf 	movw	r2, #6607	; 0x19cf
 800221a:	2100      	movs	r1, #0
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f000 f837 	bl	8002290 <Ina219WriteRegister>

	//Calibration
	Ina219WriteRegister(cSense, INA219_CALIBRATION, 4096);
 8002222:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002226:	2105      	movs	r1, #5
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f000 f831 	bl	8002290 <Ina219WriteRegister>

}
 800222e:	bf00      	nop
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
	...

08002238 <CurrentSenseGetCurrent>:

float CurrentSenseGetCurrent(Ina219_t *cSense) {
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]

	//Ensure sensor calibration did not reset as recommended by Adafruit
	//Ina219WriteRegister(cSense, INA219_CALIBRATION, 4096);

	//Ina219WriteRegister(cSense, INA219_CONFIG, 0b0001100110011111);
	Ina219WriteRegister(cSense, INA219_CONFIG, 0b0001100111001111);
 8002240:	f641 12cf 	movw	r2, #6607	; 0x19cf
 8002244:	2100      	movs	r1, #0
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f000 f822 	bl	8002290 <Ina219WriteRegister>


	//Calibration
	Ina219WriteRegister(cSense, INA219_CALIBRATION, 4096);
 800224c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002250:	2105      	movs	r1, #5
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f000 f81c 	bl	8002290 <Ina219WriteRegister>

	uint16_t rawData = Ina219ReadRegister(cSense, INA219_CURRENT);
 8002258:	2104      	movs	r1, #4
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f000 f869 	bl	8002332 <Ina219ReadRegister>
 8002260:	4603      	mov	r3, r0
 8002262:	81bb      	strh	r3, [r7, #12]
	int16_t data = *(int16_t *)&rawData;
 8002264:	f107 030c 	add.w	r3, r7, #12
 8002268:	881b      	ldrh	r3, [r3, #0]
 800226a:	81fb      	strh	r3, [r7, #14]
	return data * 0.0001f;
 800226c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002270:	ee07 3a90 	vmov	s15, r3
 8002274:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002278:	ed9f 7a04 	vldr	s14, [pc, #16]	; 800228c <CurrentSenseGetCurrent+0x54>
 800227c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002280:	eeb0 0a67 	vmov.f32	s0, s15
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	38d1b717 	.word	0x38d1b717

08002290 <Ina219WriteRegister>:

static void Ina219WriteRegister(Ina219_t *cSense, Ina219Reg reg,
		uint16_t data) {
 8002290:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002294:	b089      	sub	sp, #36	; 0x24
 8002296:	af02      	add	r7, sp, #8
 8002298:	6078      	str	r0, [r7, #4]
 800229a:	460b      	mov	r3, r1
 800229c:	70fb      	strb	r3, [r7, #3]
 800229e:	4613      	mov	r3, r2
 80022a0:	803b      	strh	r3, [r7, #0]
 80022a2:	466b      	mov	r3, sp
 80022a4:	461e      	mov	r6, r3
	//Prepare data for transmit
	const uint8_t TX_DATA_LENGTH = 3;
 80022a6:	2303      	movs	r3, #3
 80022a8:	74fb      	strb	r3, [r7, #19]
	uint8_t txData[TX_DATA_LENGTH];
 80022aa:	7cfb      	ldrb	r3, [r7, #19]
 80022ac:	3b01      	subs	r3, #1
 80022ae:	617b      	str	r3, [r7, #20]
 80022b0:	7cfb      	ldrb	r3, [r7, #19]
 80022b2:	2200      	movs	r2, #0
 80022b4:	4698      	mov	r8, r3
 80022b6:	4691      	mov	r9, r2
 80022b8:	f04f 0200 	mov.w	r2, #0
 80022bc:	f04f 0300 	mov.w	r3, #0
 80022c0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022c4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80022c8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80022cc:	7cfb      	ldrb	r3, [r7, #19]
 80022ce:	2200      	movs	r2, #0
 80022d0:	461c      	mov	r4, r3
 80022d2:	4615      	mov	r5, r2
 80022d4:	f04f 0200 	mov.w	r2, #0
 80022d8:	f04f 0300 	mov.w	r3, #0
 80022dc:	00eb      	lsls	r3, r5, #3
 80022de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022e2:	00e2      	lsls	r2, r4, #3
 80022e4:	7cfb      	ldrb	r3, [r7, #19]
 80022e6:	3307      	adds	r3, #7
 80022e8:	08db      	lsrs	r3, r3, #3
 80022ea:	00db      	lsls	r3, r3, #3
 80022ec:	ebad 0d03 	sub.w	sp, sp, r3
 80022f0:	ab02      	add	r3, sp, #8
 80022f2:	3300      	adds	r3, #0
 80022f4:	60fb      	str	r3, [r7, #12]
	txData[0] = (uint8_t)reg;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	78fa      	ldrb	r2, [r7, #3]
 80022fa:	701a      	strb	r2, [r3, #0]
	txData[1] = (uint8_t)((data >> 8) & 0xFF);
 80022fc:	883b      	ldrh	r3, [r7, #0]
 80022fe:	0a1b      	lsrs	r3, r3, #8
 8002300:	b29b      	uxth	r3, r3
 8002302:	b2da      	uxtb	r2, r3
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	705a      	strb	r2, [r3, #1]
	txData[2] = (uint8_t)(data & 0xFF);
 8002308:	883b      	ldrh	r3, [r7, #0]
 800230a:	b2da      	uxtb	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	709a      	strb	r2, [r3, #2]

	//Transmit register address with provided data
	HAL_I2C_Master_Transmit(cSense->hi2c, INA219_ADDR, txData, TX_DATA_LENGTH,
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6818      	ldr	r0, [r3, #0]
 8002314:	7cfb      	ldrb	r3, [r7, #19]
 8002316:	b29b      	uxth	r3, r3
 8002318:	f04f 32ff 	mov.w	r2, #4294967295
 800231c:	9200      	str	r2, [sp, #0]
 800231e:	68fa      	ldr	r2, [r7, #12]
 8002320:	2180      	movs	r1, #128	; 0x80
 8002322:	f000 fddb 	bl	8002edc <HAL_I2C_Master_Transmit>
 8002326:	46b5      	mov	sp, r6
			HAL_MAX_DELAY);
}
 8002328:	bf00      	nop
 800232a:	371c      	adds	r7, #28
 800232c:	46bd      	mov	sp, r7
 800232e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08002332 <Ina219ReadRegister>:

static uint16_t Ina219ReadRegister(Ina219_t *cSense, Ina219Reg reg) {
 8002332:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002336:	b089      	sub	sp, #36	; 0x24
 8002338:	af02      	add	r7, sp, #8
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	460b      	mov	r3, r1
 800233e:	70fb      	strb	r3, [r7, #3]
 8002340:	466b      	mov	r3, sp
 8002342:	461e      	mov	r6, r3
	const int RX_DATA_LENGTH = 2;
 8002344:	2302      	movs	r3, #2
 8002346:	613b      	str	r3, [r7, #16]
	uint8_t buffer[RX_DATA_LENGTH];
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	3b01      	subs	r3, #1
 800234c:	617b      	str	r3, [r7, #20]
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	2200      	movs	r2, #0
 8002352:	4698      	mov	r8, r3
 8002354:	4691      	mov	r9, r2
 8002356:	f04f 0200 	mov.w	r2, #0
 800235a:	f04f 0300 	mov.w	r3, #0
 800235e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002362:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002366:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	2200      	movs	r2, #0
 800236e:	461c      	mov	r4, r3
 8002370:	4615      	mov	r5, r2
 8002372:	f04f 0200 	mov.w	r2, #0
 8002376:	f04f 0300 	mov.w	r3, #0
 800237a:	00eb      	lsls	r3, r5, #3
 800237c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002380:	00e2      	lsls	r2, r4, #3
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	3307      	adds	r3, #7
 8002386:	08db      	lsrs	r3, r3, #3
 8002388:	00db      	lsls	r3, r3, #3
 800238a:	ebad 0d03 	sub.w	sp, sp, r3
 800238e:	ab02      	add	r3, sp, #8
 8002390:	3300      	adds	r3, #0
 8002392:	60fb      	str	r3, [r7, #12]
	HAL_I2C_Master_Transmit(cSense->hi2c, INA219_ADDR, (uint8_t *)&reg, 1,
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6818      	ldr	r0, [r3, #0]
 8002398:	1cfa      	adds	r2, r7, #3
 800239a:	f04f 33ff 	mov.w	r3, #4294967295
 800239e:	9300      	str	r3, [sp, #0]
 80023a0:	2301      	movs	r3, #1
 80023a2:	2180      	movs	r1, #128	; 0x80
 80023a4:	f000 fd9a 	bl	8002edc <HAL_I2C_Master_Transmit>
			HAL_MAX_DELAY);
	HAL_I2C_Master_Receive(cSense->hi2c, INA219_ADDR, buffer, RX_DATA_LENGTH,
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6818      	ldr	r0, [r3, #0]
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	f04f 32ff 	mov.w	r2, #4294967295
 80023b4:	9200      	str	r2, [sp, #0]
 80023b6:	68fa      	ldr	r2, [r7, #12]
 80023b8:	2180      	movs	r1, #128	; 0x80
 80023ba:	f000 fe83 	bl	80030c4 <HAL_I2C_Master_Receive>
			HAL_MAX_DELAY);

	//Convert 2*8-bit data to 16-bit
	uint16_t data = (((uint16_t)buffer[0])<< 8) | (buffer[1] & 0xFF);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	021b      	lsls	r3, r3, #8
 80023c4:	b21a      	sxth	r2, r3
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	785b      	ldrb	r3, [r3, #1]
 80023ca:	b21b      	sxth	r3, r3
 80023cc:	4313      	orrs	r3, r2
 80023ce:	b21b      	sxth	r3, r3
 80023d0:	817b      	strh	r3, [r7, #10]

	return data;
 80023d2:	897b      	ldrh	r3, [r7, #10]
 80023d4:	46b5      	mov	sp, r6
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	371c      	adds	r7, #28
 80023da:	46bd      	mov	sp, r7
 80023dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080023e0 <MotorInit>:
#include "devices/motor.h"

static int32_t Abs(int32_t x);

void MotorInit(Motor_t *motor, TIM_HandleTypeDef *htim, uint32_t pwmCh,
		GPIO_t reverseGpio, GPIO_t forwardGpio) {
 80023e0:	b082      	sub	sp, #8
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b084      	sub	sp, #16
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	60f8      	str	r0, [r7, #12]
 80023ea:	60b9      	str	r1, [r7, #8]
 80023ec:	607a      	str	r2, [r7, #4]
 80023ee:	61fb      	str	r3, [r7, #28]
	motor->htim = htim;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	68ba      	ldr	r2, [r7, #8]
 80023f4:	601a      	str	r2, [r3, #0]
	motor->pwmCh = pwmCh;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	687a      	ldr	r2, [r7, #4]
 80023fa:	605a      	str	r2, [r3, #4]
	motor->reverseGpio = reverseGpio;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	3310      	adds	r3, #16
 8002400:	f107 021c 	add.w	r2, r7, #28
 8002404:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002408:	e883 0003 	stmia.w	r3, {r0, r1}
	motor->forwardGpio = forwardGpio;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	3308      	adds	r3, #8
 8002410:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002414:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002418:	e883 0003 	stmia.w	r3, {r0, r1}
	motor->offset = 0;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	2200      	movs	r2, #0
 8002420:	839a      	strh	r2, [r3, #28]
	MotorSetDirection(motor, DIR_STOP);
 8002422:	2101      	movs	r1, #1
 8002424:	68f8      	ldr	r0, [r7, #12]
 8002426:	f000 f81b 	bl	8002460 <MotorSetDirection>
}
 800242a:	bf00      	nop
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002434:	b002      	add	sp, #8
 8002436:	4770      	bx	lr

08002438 <MotorStartPWM>:

void MotorStartPWM(Motor_t *motor) {
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
	//make sure motor is stopped
	MotorSetDirection(motor, DIR_STOP);
 8002440:	2101      	movs	r1, #1
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f000 f80c 	bl	8002460 <MotorSetDirection>

	HAL_TIM_PWM_Start(motor->htim, motor->pwmCh);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	4619      	mov	r1, r3
 8002452:	4610      	mov	r0, r2
 8002454:	f004 fcfe 	bl	8006e54 <HAL_TIM_PWM_Start>
}
 8002458:	bf00      	nop
 800245a:	3708      	adds	r7, #8
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}

08002460 <MotorSetDirection>:

uint16_t MotorGetOffset(Motor_t *motor) {
	return motor->offset;
}

void MotorSetDirection(Motor_t *motor, MotorDirection_t dir) {
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	460b      	mov	r3, r1
 800246a:	70fb      	strb	r3, [r7, #3]

	//Set appropriate GPIO based on requested direction
	switch(dir) {
 800246c:	78fb      	ldrb	r3, [r7, #3]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d012      	beq.n	8002498 <MotorSetDirection+0x38>
 8002472:	2b02      	cmp	r3, #2
 8002474:	d121      	bne.n	80024ba <MotorSetDirection+0x5a>
	case DIR_FORWARD:
		HAL_GPIO_WritePin(motor->forwardGpio.port, motor->forwardGpio.pin,
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6898      	ldr	r0, [r3, #8]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	899b      	ldrh	r3, [r3, #12]
 800247e:	2201      	movs	r2, #1
 8002480:	4619      	mov	r1, r3
 8002482:	f000 fc83 	bl	8002d8c <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		HAL_GPIO_WritePin(motor->reverseGpio.port, motor->reverseGpio.pin,
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6918      	ldr	r0, [r3, #16]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	8a9b      	ldrh	r3, [r3, #20]
 800248e:	2200      	movs	r2, #0
 8002490:	4619      	mov	r1, r3
 8002492:	f000 fc7b 	bl	8002d8c <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		break;
 8002496:	e011      	b.n	80024bc <MotorSetDirection+0x5c>
	case DIR_REVERSE:
		HAL_GPIO_WritePin(motor->forwardGpio.port, motor->forwardGpio.pin,
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6898      	ldr	r0, [r3, #8]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	899b      	ldrh	r3, [r3, #12]
 80024a0:	2200      	movs	r2, #0
 80024a2:	4619      	mov	r1, r3
 80024a4:	f000 fc72 	bl	8002d8c <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(motor->reverseGpio.port, motor->reverseGpio.pin,
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6918      	ldr	r0, [r3, #16]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	8a9b      	ldrh	r3, [r3, #20]
 80024b0:	2201      	movs	r2, #1
 80024b2:	4619      	mov	r1, r3
 80024b4:	f000 fc6a 	bl	8002d8c <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		break;
 80024b8:	e000      	b.n	80024bc <MotorSetDirection+0x5c>
	default:
		break;
 80024ba:	bf00      	nop
	}

	motor->direction = dir;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	78fa      	ldrb	r2, [r7, #3]
 80024c0:	761a      	strb	r2, [r3, #24]

	MotorSetSpeed(motor, 0);
 80024c2:	2100      	movs	r1, #0
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f000 f810 	bl	80024ea <MotorSetSpeed>
}
 80024ca:	bf00      	nop
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <MotorGetDirection>:

MotorDirection_t MotorGetDirection(Motor_t *motor) {
 80024d2:	b480      	push	{r7}
 80024d4:	b083      	sub	sp, #12
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
	return motor->direction;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	7e1b      	ldrb	r3, [r3, #24]
}
 80024de:	4618      	mov	r0, r3
 80024e0:	370c      	adds	r7, #12
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr

080024ea <MotorSetSpeed>:


void MotorSetSpeed(Motor_t *motor, uint16_t speed) {
 80024ea:	b480      	push	{r7}
 80024ec:	b085      	sub	sp, #20
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
 80024f2:	460b      	mov	r3, r1
 80024f4:	807b      	strh	r3, [r7, #2]
	motor->speed = speed;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	887a      	ldrh	r2, [r7, #2]
 80024fa:	835a      	strh	r2, [r3, #26]

	if(motor->speed > 0) {
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	8b5b      	ldrh	r3, [r3, #26]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d03e      	beq.n	8002582 <MotorSetSpeed+0x98>
		uint32_t pwmVal = (uint32_t)motor->speed + motor->offset;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	8b5b      	ldrh	r3, [r3, #26]
 8002508:	461a      	mov	r2, r3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	8b9b      	ldrh	r3, [r3, #28]
 800250e:	4413      	add	r3, r2
 8002510:	60fb      	str	r3, [r7, #12]
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, pwmVal);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d105      	bne.n	8002526 <MotorSetSpeed+0x3c>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	68fa      	ldr	r2, [r7, #12]
 8002522:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else {
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, 0);
	}
}
 8002524:	e065      	b.n	80025f2 <MotorSetSpeed+0x108>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, pwmVal);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	2b04      	cmp	r3, #4
 800252c:	d105      	bne.n	800253a <MotorSetSpeed+0x50>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6393      	str	r3, [r2, #56]	; 0x38
 8002538:	e05b      	b.n	80025f2 <MotorSetSpeed+0x108>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	2b08      	cmp	r3, #8
 8002540:	d105      	bne.n	800254e <MotorSetSpeed+0x64>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	63d3      	str	r3, [r2, #60]	; 0x3c
 800254c:	e051      	b.n	80025f2 <MotorSetSpeed+0x108>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	2b0c      	cmp	r3, #12
 8002554:	d105      	bne.n	8002562 <MotorSetSpeed+0x78>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6413      	str	r3, [r2, #64]	; 0x40
 8002560:	e047      	b.n	80025f2 <MotorSetSpeed+0x108>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	2b10      	cmp	r3, #16
 8002568:	d105      	bne.n	8002576 <MotorSetSpeed+0x8c>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6593      	str	r3, [r2, #88]	; 0x58
 8002574:	e03d      	b.n	80025f2 <MotorSetSpeed+0x108>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8002580:	e037      	b.n	80025f2 <MotorSetSpeed+0x108>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, 0);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d105      	bne.n	8002596 <MotorSetSpeed+0xac>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2200      	movs	r2, #0
 8002592:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002594:	e02d      	b.n	80025f2 <MotorSetSpeed+0x108>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, 0);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	2b04      	cmp	r3, #4
 800259c:	d105      	bne.n	80025aa <MotorSetSpeed+0xc0>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	2300      	movs	r3, #0
 80025a6:	6393      	str	r3, [r2, #56]	; 0x38
}
 80025a8:	e023      	b.n	80025f2 <MotorSetSpeed+0x108>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, 0);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	2b08      	cmp	r3, #8
 80025b0:	d105      	bne.n	80025be <MotorSetSpeed+0xd4>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	2300      	movs	r3, #0
 80025ba:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80025bc:	e019      	b.n	80025f2 <MotorSetSpeed+0x108>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, 0);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	2b0c      	cmp	r3, #12
 80025c4:	d105      	bne.n	80025d2 <MotorSetSpeed+0xe8>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	2300      	movs	r3, #0
 80025ce:	6413      	str	r3, [r2, #64]	; 0x40
}
 80025d0:	e00f      	b.n	80025f2 <MotorSetSpeed+0x108>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, 0);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	2b10      	cmp	r3, #16
 80025d8:	d105      	bne.n	80025e6 <MotorSetSpeed+0xfc>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	2300      	movs	r3, #0
 80025e2:	6593      	str	r3, [r2, #88]	; 0x58
}
 80025e4:	e005      	b.n	80025f2 <MotorSetSpeed+0x108>
		__HAL_TIM_SET_COMPARE(motor->htim, motor->pwmCh, 0);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	2300      	movs	r3, #0
 80025ee:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 80025f0:	e7ff      	b.n	80025f2 <MotorSetSpeed+0x108>
 80025f2:	bf00      	nop
 80025f4:	3714      	adds	r7, #20
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr

080025fe <MotorSetPower>:

uint16_t MotorGetSpeed(Motor_t *motor) {
	return motor->speed;
}

void MotorSetPower(Motor_t *motor, int32_t power) {
 80025fe:	b580      	push	{r7, lr}
 8002600:	b082      	sub	sp, #8
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
 8002606:	6039      	str	r1, [r7, #0]
	//determine direction based on sign of power
	if(power < 0) {
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	2b00      	cmp	r3, #0
 800260c:	da04      	bge.n	8002618 <MotorSetPower+0x1a>
		MotorSetDirection(motor, DIR_REVERSE);
 800260e:	2100      	movs	r1, #0
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f7ff ff25 	bl	8002460 <MotorSetDirection>
 8002616:	e006      	b.n	8002626 <MotorSetPower+0x28>
	}
	else if(power > 0) {
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	2b00      	cmp	r3, #0
 800261c:	dd03      	ble.n	8002626 <MotorSetPower+0x28>
		MotorSetDirection(motor, DIR_FORWARD);
 800261e:	2102      	movs	r1, #2
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f7ff ff1d 	bl	8002460 <MotorSetDirection>
	}

	MotorSetSpeed(motor, (uint16_t)Abs(power));
 8002626:	6838      	ldr	r0, [r7, #0]
 8002628:	f000 f80a 	bl	8002640 <Abs>
 800262c:	4603      	mov	r3, r0
 800262e:	b29b      	uxth	r3, r3
 8002630:	4619      	mov	r1, r3
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f7ff ff59 	bl	80024ea <MotorSetSpeed>
}
 8002638:	bf00      	nop
 800263a:	3708      	adds	r7, #8
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}

08002640 <Abs>:

static int32_t Abs(int32_t x) {
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
	if(x < 0) {
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2b00      	cmp	r3, #0
 800264c:	da02      	bge.n	8002654 <Abs+0x14>
		return x * -1;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	425b      	negs	r3, r3
 8002652:	e000      	b.n	8002656 <Abs+0x16>
	}
	else {
		return x;
 8002654:	687b      	ldr	r3, [r7, #4]
	}
}
 8002656:	4618      	mov	r0, r3
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr

08002662 <GPIOInit>:
 *      Author: Jennyston
 */

#include "peripherals/gpio.h"

void GPIOInit(GPIO_t *gpio, GPIO_TypeDef *port, uint16_t pin) {
 8002662:	b480      	push	{r7}
 8002664:	b085      	sub	sp, #20
 8002666:	af00      	add	r7, sp, #0
 8002668:	60f8      	str	r0, [r7, #12]
 800266a:	60b9      	str	r1, [r7, #8]
 800266c:	4613      	mov	r3, r2
 800266e:	80fb      	strh	r3, [r7, #6]
	gpio->port = port;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	68ba      	ldr	r2, [r7, #8]
 8002674:	601a      	str	r2, [r3, #0]
	gpio->pin = pin;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	88fa      	ldrh	r2, [r7, #6]
 800267a:	809a      	strh	r2, [r3, #4]
//	gpio->hcomp = NULL;
}
 800267c:	bf00      	nop
 800267e:	3714      	adds	r7, #20
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <GPIOGetState>:
//	gpio->port = NULL;
//	gpio->pin = 0;
//	gpio->hcomp = hcomp;
//}

GPIOState GPIOGetState(GPIO_t *gpio) {
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
	if(gpio->port != NULL) {
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d00e      	beq.n	80026b6 <GPIOGetState+0x2e>
		return HAL_GPIO_ReadPin(gpio->port, gpio->pin) == GPIO_PIN_SET ?
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	889b      	ldrh	r3, [r3, #4]
 80026a0:	4619      	mov	r1, r3
 80026a2:	4610      	mov	r0, r2
 80026a4:	f000 fb5a 	bl	8002d5c <HAL_GPIO_ReadPin>
 80026a8:	4603      	mov	r3, r0
				GPIO_HIGH : GPIO_LOW;
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	bf14      	ite	ne
 80026ae:	2301      	movne	r3, #1
 80026b0:	2300      	moveq	r3, #0
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	e000      	b.n	80026b8 <GPIOGetState+0x30>
//	else if (gpio->hcomp != NULL) {
//		return HAL_COMP_GetOutputLevel(gpio->hcomp) == COMP_OUTPUTLEVEL_HIGH ?
//				GPIO_HIGH : GPIO_LOW;
//	}
	else {
		return GPIO_LOW;
 80026b6:	2301      	movs	r3, #1
	}
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3708      	adds	r7, #8
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}

080026c0 <MotorLoggerInit>:
 */

#include <stdio.h>
#include <testing/motor_logger.h>

void MotorLoggerInit(MotorLogger_t *mLogger, MotorController_t *controller) {
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
	mLogger->controller = controller;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	683a      	ldr	r2, [r7, #0]
 80026ce:	601a      	str	r2, [r3, #0]
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80026dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002714 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80026e0:	f7ff fd1a 	bl	8002118 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026e4:	480c      	ldr	r0, [pc, #48]	; (8002718 <LoopForever+0x6>)
  ldr r1, =_edata
 80026e6:	490d      	ldr	r1, [pc, #52]	; (800271c <LoopForever+0xa>)
  ldr r2, =_sidata
 80026e8:	4a0d      	ldr	r2, [pc, #52]	; (8002720 <LoopForever+0xe>)
  movs r3, #0
 80026ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026ec:	e002      	b.n	80026f4 <LoopCopyDataInit>

080026ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026f2:	3304      	adds	r3, #4

080026f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026f8:	d3f9      	bcc.n	80026ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026fa:	4a0a      	ldr	r2, [pc, #40]	; (8002724 <LoopForever+0x12>)
  ldr r4, =_ebss
 80026fc:	4c0a      	ldr	r4, [pc, #40]	; (8002728 <LoopForever+0x16>)
  movs r3, #0
 80026fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002700:	e001      	b.n	8002706 <LoopFillZerobss>

08002702 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002702:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002704:	3204      	adds	r2, #4

08002706 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002706:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002708:	d3fb      	bcc.n	8002702 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800270a:	f00a fc21 	bl	800cf50 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800270e:	f7fe fcfb 	bl	8001108 <main>

08002712 <LoopForever>:

LoopForever:
    b LoopForever
 8002712:	e7fe      	b.n	8002712 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002714:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8002718:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800271c:	20000334 	.word	0x20000334
  ldr r2, =_sidata
 8002720:	0800ff64 	.word	0x0800ff64
  ldr r2, =_sbss
 8002724:	20000334 	.word	0x20000334
  ldr r4, =_ebss
 8002728:	20000ee0 	.word	0x20000ee0

0800272c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800272c:	e7fe      	b.n	800272c <ADC1_2_IRQHandler>
	...

08002730 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002734:	4b08      	ldr	r3, [pc, #32]	; (8002758 <HAL_Init+0x28>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a07      	ldr	r2, [pc, #28]	; (8002758 <HAL_Init+0x28>)
 800273a:	f043 0310 	orr.w	r3, r3, #16
 800273e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002740:	2003      	movs	r0, #3
 8002742:	f000 f94f 	bl	80029e4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002746:	2000      	movs	r0, #0
 8002748:	f000 f808 	bl	800275c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800274c:	f7ff fa0a 	bl	8001b64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40022000 	.word	0x40022000

0800275c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002764:	4b12      	ldr	r3, [pc, #72]	; (80027b0 <HAL_InitTick+0x54>)
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	4b12      	ldr	r3, [pc, #72]	; (80027b4 <HAL_InitTick+0x58>)
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	4619      	mov	r1, r3
 800276e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002772:	fbb3 f3f1 	udiv	r3, r3, r1
 8002776:	fbb2 f3f3 	udiv	r3, r2, r3
 800277a:	4618      	mov	r0, r3
 800277c:	f000 f967 	bl	8002a4e <HAL_SYSTICK_Config>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e00e      	b.n	80027a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2b0f      	cmp	r3, #15
 800278e:	d80a      	bhi.n	80027a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002790:	2200      	movs	r2, #0
 8002792:	6879      	ldr	r1, [r7, #4]
 8002794:	f04f 30ff 	mov.w	r0, #4294967295
 8002798:	f000 f92f 	bl	80029fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800279c:	4a06      	ldr	r2, [pc, #24]	; (80027b8 <HAL_InitTick+0x5c>)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80027a2:	2300      	movs	r3, #0
 80027a4:	e000      	b.n	80027a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3708      	adds	r7, #8
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	20000000 	.word	0x20000000
 80027b4:	20000008 	.word	0x20000008
 80027b8:	20000004 	.word	0x20000004

080027bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027c0:	4b06      	ldr	r3, [pc, #24]	; (80027dc <HAL_IncTick+0x20>)
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	461a      	mov	r2, r3
 80027c6:	4b06      	ldr	r3, [pc, #24]	; (80027e0 <HAL_IncTick+0x24>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4413      	add	r3, r2
 80027cc:	4a04      	ldr	r2, [pc, #16]	; (80027e0 <HAL_IncTick+0x24>)
 80027ce:	6013      	str	r3, [r2, #0]
}
 80027d0:	bf00      	nop
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	20000008 	.word	0x20000008
 80027e0:	200006fc 	.word	0x200006fc

080027e4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
  return uwTick;  
 80027e8:	4b03      	ldr	r3, [pc, #12]	; (80027f8 <HAL_GetTick+0x14>)
 80027ea:	681b      	ldr	r3, [r3, #0]
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	200006fc 	.word	0x200006fc

080027fc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002804:	f7ff ffee 	bl	80027e4 <HAL_GetTick>
 8002808:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002814:	d005      	beq.n	8002822 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002816:	4b0a      	ldr	r3, [pc, #40]	; (8002840 <HAL_Delay+0x44>)
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	461a      	mov	r2, r3
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	4413      	add	r3, r2
 8002820:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002822:	bf00      	nop
 8002824:	f7ff ffde 	bl	80027e4 <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	429a      	cmp	r2, r3
 8002832:	d8f7      	bhi.n	8002824 <HAL_Delay+0x28>
  {
  }
}
 8002834:	bf00      	nop
 8002836:	bf00      	nop
 8002838:	3710      	adds	r7, #16
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	20000008 	.word	0x20000008

08002844 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002844:	b480      	push	{r7}
 8002846:	b085      	sub	sp, #20
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f003 0307 	and.w	r3, r3, #7
 8002852:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002854:	4b0c      	ldr	r3, [pc, #48]	; (8002888 <__NVIC_SetPriorityGrouping+0x44>)
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800285a:	68ba      	ldr	r2, [r7, #8]
 800285c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002860:	4013      	ands	r3, r2
 8002862:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800286c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002870:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002874:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002876:	4a04      	ldr	r2, [pc, #16]	; (8002888 <__NVIC_SetPriorityGrouping+0x44>)
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	60d3      	str	r3, [r2, #12]
}
 800287c:	bf00      	nop
 800287e:	3714      	adds	r7, #20
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr
 8002888:	e000ed00 	.word	0xe000ed00

0800288c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002890:	4b04      	ldr	r3, [pc, #16]	; (80028a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	0a1b      	lsrs	r3, r3, #8
 8002896:	f003 0307 	and.w	r3, r3, #7
}
 800289a:	4618      	mov	r0, r3
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr
 80028a4:	e000ed00 	.word	0xe000ed00

080028a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	4603      	mov	r3, r0
 80028b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	db0b      	blt.n	80028d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028ba:	79fb      	ldrb	r3, [r7, #7]
 80028bc:	f003 021f 	and.w	r2, r3, #31
 80028c0:	4907      	ldr	r1, [pc, #28]	; (80028e0 <__NVIC_EnableIRQ+0x38>)
 80028c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c6:	095b      	lsrs	r3, r3, #5
 80028c8:	2001      	movs	r0, #1
 80028ca:	fa00 f202 	lsl.w	r2, r0, r2
 80028ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028d2:	bf00      	nop
 80028d4:	370c      	adds	r7, #12
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	e000e100 	.word	0xe000e100

080028e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	4603      	mov	r3, r0
 80028ec:	6039      	str	r1, [r7, #0]
 80028ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	db0a      	blt.n	800290e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	b2da      	uxtb	r2, r3
 80028fc:	490c      	ldr	r1, [pc, #48]	; (8002930 <__NVIC_SetPriority+0x4c>)
 80028fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002902:	0112      	lsls	r2, r2, #4
 8002904:	b2d2      	uxtb	r2, r2
 8002906:	440b      	add	r3, r1
 8002908:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800290c:	e00a      	b.n	8002924 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	b2da      	uxtb	r2, r3
 8002912:	4908      	ldr	r1, [pc, #32]	; (8002934 <__NVIC_SetPriority+0x50>)
 8002914:	79fb      	ldrb	r3, [r7, #7]
 8002916:	f003 030f 	and.w	r3, r3, #15
 800291a:	3b04      	subs	r3, #4
 800291c:	0112      	lsls	r2, r2, #4
 800291e:	b2d2      	uxtb	r2, r2
 8002920:	440b      	add	r3, r1
 8002922:	761a      	strb	r2, [r3, #24]
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr
 8002930:	e000e100 	.word	0xe000e100
 8002934:	e000ed00 	.word	0xe000ed00

08002938 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002938:	b480      	push	{r7}
 800293a:	b089      	sub	sp, #36	; 0x24
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f003 0307 	and.w	r3, r3, #7
 800294a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	f1c3 0307 	rsb	r3, r3, #7
 8002952:	2b04      	cmp	r3, #4
 8002954:	bf28      	it	cs
 8002956:	2304      	movcs	r3, #4
 8002958:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	3304      	adds	r3, #4
 800295e:	2b06      	cmp	r3, #6
 8002960:	d902      	bls.n	8002968 <NVIC_EncodePriority+0x30>
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	3b03      	subs	r3, #3
 8002966:	e000      	b.n	800296a <NVIC_EncodePriority+0x32>
 8002968:	2300      	movs	r3, #0
 800296a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800296c:	f04f 32ff 	mov.w	r2, #4294967295
 8002970:	69bb      	ldr	r3, [r7, #24]
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	43da      	mvns	r2, r3
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	401a      	ands	r2, r3
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002980:	f04f 31ff 	mov.w	r1, #4294967295
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	fa01 f303 	lsl.w	r3, r1, r3
 800298a:	43d9      	mvns	r1, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002990:	4313      	orrs	r3, r2
         );
}
 8002992:	4618      	mov	r0, r3
 8002994:	3724      	adds	r7, #36	; 0x24
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
	...

080029a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	3b01      	subs	r3, #1
 80029ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029b0:	d301      	bcc.n	80029b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029b2:	2301      	movs	r3, #1
 80029b4:	e00f      	b.n	80029d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029b6:	4a0a      	ldr	r2, [pc, #40]	; (80029e0 <SysTick_Config+0x40>)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	3b01      	subs	r3, #1
 80029bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029be:	210f      	movs	r1, #15
 80029c0:	f04f 30ff 	mov.w	r0, #4294967295
 80029c4:	f7ff ff8e 	bl	80028e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029c8:	4b05      	ldr	r3, [pc, #20]	; (80029e0 <SysTick_Config+0x40>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029ce:	4b04      	ldr	r3, [pc, #16]	; (80029e0 <SysTick_Config+0x40>)
 80029d0:	2207      	movs	r2, #7
 80029d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	e000e010 	.word	0xe000e010

080029e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f7ff ff29 	bl	8002844 <__NVIC_SetPriorityGrouping>
}
 80029f2:	bf00      	nop
 80029f4:	3708      	adds	r7, #8
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}

080029fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029fa:	b580      	push	{r7, lr}
 80029fc:	b086      	sub	sp, #24
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	4603      	mov	r3, r0
 8002a02:	60b9      	str	r1, [r7, #8]
 8002a04:	607a      	str	r2, [r7, #4]
 8002a06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a0c:	f7ff ff3e 	bl	800288c <__NVIC_GetPriorityGrouping>
 8002a10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	68b9      	ldr	r1, [r7, #8]
 8002a16:	6978      	ldr	r0, [r7, #20]
 8002a18:	f7ff ff8e 	bl	8002938 <NVIC_EncodePriority>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a22:	4611      	mov	r1, r2
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7ff ff5d 	bl	80028e4 <__NVIC_SetPriority>
}
 8002a2a:	bf00      	nop
 8002a2c:	3718      	adds	r7, #24
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}

08002a32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b082      	sub	sp, #8
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	4603      	mov	r3, r0
 8002a3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7ff ff31 	bl	80028a8 <__NVIC_EnableIRQ>
}
 8002a46:	bf00      	nop
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b082      	sub	sp, #8
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f7ff ffa2 	bl	80029a0 <SysTick_Config>
 8002a5c:	4603      	mov	r3, r0
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3708      	adds	r7, #8
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
	...

08002a68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b087      	sub	sp, #28
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a72:	2300      	movs	r3, #0
 8002a74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a76:	e154      	b.n	8002d22 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	fa01 f303 	lsl.w	r3, r1, r3
 8002a84:	4013      	ands	r3, r2
 8002a86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	f000 8146 	beq.w	8002d1c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 0303 	and.w	r3, r3, #3
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d005      	beq.n	8002aa8 <HAL_GPIO_Init+0x40>
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f003 0303 	and.w	r3, r3, #3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d130      	bne.n	8002b0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	2203      	movs	r2, #3
 8002ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	4013      	ands	r3, r2
 8002abe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	68da      	ldr	r2, [r3, #12]
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8002acc:	693a      	ldr	r2, [r7, #16]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	693a      	ldr	r2, [r7, #16]
 8002ad6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ade:	2201      	movs	r2, #1
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	43db      	mvns	r3, r3
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	4013      	ands	r3, r2
 8002aec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	091b      	lsrs	r3, r3, #4
 8002af4:	f003 0201 	and.w	r2, r3, #1
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	fa02 f303 	lsl.w	r3, r2, r3
 8002afe:	693a      	ldr	r2, [r7, #16]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	693a      	ldr	r2, [r7, #16]
 8002b08:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f003 0303 	and.w	r3, r3, #3
 8002b12:	2b03      	cmp	r3, #3
 8002b14:	d017      	beq.n	8002b46 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	68db      	ldr	r3, [r3, #12]
 8002b1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	2203      	movs	r2, #3
 8002b22:	fa02 f303 	lsl.w	r3, r2, r3
 8002b26:	43db      	mvns	r3, r3
 8002b28:	693a      	ldr	r2, [r7, #16]
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	689a      	ldr	r2, [r3, #8]
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	005b      	lsls	r3, r3, #1
 8002b36:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3a:	693a      	ldr	r2, [r7, #16]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	693a      	ldr	r2, [r7, #16]
 8002b44:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f003 0303 	and.w	r3, r3, #3
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d123      	bne.n	8002b9a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	08da      	lsrs	r2, r3, #3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	3208      	adds	r2, #8
 8002b5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	f003 0307 	and.w	r3, r3, #7
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	220f      	movs	r2, #15
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	43db      	mvns	r3, r3
 8002b70:	693a      	ldr	r2, [r7, #16]
 8002b72:	4013      	ands	r3, r2
 8002b74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	691a      	ldr	r2, [r3, #16]
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	f003 0307 	and.w	r3, r3, #7
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	fa02 f303 	lsl.w	r3, r2, r3
 8002b86:	693a      	ldr	r2, [r7, #16]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	08da      	lsrs	r2, r3, #3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	3208      	adds	r2, #8
 8002b94:	6939      	ldr	r1, [r7, #16]
 8002b96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	2203      	movs	r2, #3
 8002ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8002baa:	43db      	mvns	r3, r3
 8002bac:	693a      	ldr	r2, [r7, #16]
 8002bae:	4013      	ands	r3, r2
 8002bb0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	f003 0203 	and.w	r2, r3, #3
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	005b      	lsls	r3, r3, #1
 8002bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc2:	693a      	ldr	r2, [r7, #16]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	693a      	ldr	r2, [r7, #16]
 8002bcc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	f000 80a0 	beq.w	8002d1c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bdc:	4b58      	ldr	r3, [pc, #352]	; (8002d40 <HAL_GPIO_Init+0x2d8>)
 8002bde:	699b      	ldr	r3, [r3, #24]
 8002be0:	4a57      	ldr	r2, [pc, #348]	; (8002d40 <HAL_GPIO_Init+0x2d8>)
 8002be2:	f043 0301 	orr.w	r3, r3, #1
 8002be6:	6193      	str	r3, [r2, #24]
 8002be8:	4b55      	ldr	r3, [pc, #340]	; (8002d40 <HAL_GPIO_Init+0x2d8>)
 8002bea:	699b      	ldr	r3, [r3, #24]
 8002bec:	f003 0301 	and.w	r3, r3, #1
 8002bf0:	60bb      	str	r3, [r7, #8]
 8002bf2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002bf4:	4a53      	ldr	r2, [pc, #332]	; (8002d44 <HAL_GPIO_Init+0x2dc>)
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	089b      	lsrs	r3, r3, #2
 8002bfa:	3302      	adds	r3, #2
 8002bfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c00:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	f003 0303 	and.w	r3, r3, #3
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	220f      	movs	r2, #15
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	43db      	mvns	r3, r3
 8002c12:	693a      	ldr	r2, [r7, #16]
 8002c14:	4013      	ands	r3, r2
 8002c16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002c1e:	d019      	beq.n	8002c54 <HAL_GPIO_Init+0x1ec>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	4a49      	ldr	r2, [pc, #292]	; (8002d48 <HAL_GPIO_Init+0x2e0>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d013      	beq.n	8002c50 <HAL_GPIO_Init+0x1e8>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	4a48      	ldr	r2, [pc, #288]	; (8002d4c <HAL_GPIO_Init+0x2e4>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d00d      	beq.n	8002c4c <HAL_GPIO_Init+0x1e4>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	4a47      	ldr	r2, [pc, #284]	; (8002d50 <HAL_GPIO_Init+0x2e8>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d007      	beq.n	8002c48 <HAL_GPIO_Init+0x1e0>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	4a46      	ldr	r2, [pc, #280]	; (8002d54 <HAL_GPIO_Init+0x2ec>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d101      	bne.n	8002c44 <HAL_GPIO_Init+0x1dc>
 8002c40:	2304      	movs	r3, #4
 8002c42:	e008      	b.n	8002c56 <HAL_GPIO_Init+0x1ee>
 8002c44:	2305      	movs	r3, #5
 8002c46:	e006      	b.n	8002c56 <HAL_GPIO_Init+0x1ee>
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e004      	b.n	8002c56 <HAL_GPIO_Init+0x1ee>
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	e002      	b.n	8002c56 <HAL_GPIO_Init+0x1ee>
 8002c50:	2301      	movs	r3, #1
 8002c52:	e000      	b.n	8002c56 <HAL_GPIO_Init+0x1ee>
 8002c54:	2300      	movs	r3, #0
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	f002 0203 	and.w	r2, r2, #3
 8002c5c:	0092      	lsls	r2, r2, #2
 8002c5e:	4093      	lsls	r3, r2
 8002c60:	693a      	ldr	r2, [r7, #16]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c66:	4937      	ldr	r1, [pc, #220]	; (8002d44 <HAL_GPIO_Init+0x2dc>)
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	089b      	lsrs	r3, r3, #2
 8002c6c:	3302      	adds	r3, #2
 8002c6e:	693a      	ldr	r2, [r7, #16]
 8002c70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c74:	4b38      	ldr	r3, [pc, #224]	; (8002d58 <HAL_GPIO_Init+0x2f0>)
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	43db      	mvns	r3, r3
 8002c7e:	693a      	ldr	r2, [r7, #16]
 8002c80:	4013      	ands	r3, r2
 8002c82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d003      	beq.n	8002c98 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002c90:	693a      	ldr	r2, [r7, #16]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002c98:	4a2f      	ldr	r2, [pc, #188]	; (8002d58 <HAL_GPIO_Init+0x2f0>)
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c9e:	4b2e      	ldr	r3, [pc, #184]	; (8002d58 <HAL_GPIO_Init+0x2f0>)
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	43db      	mvns	r3, r3
 8002ca8:	693a      	ldr	r2, [r7, #16]
 8002caa:	4013      	ands	r3, r2
 8002cac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8002cba:	693a      	ldr	r2, [r7, #16]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002cc2:	4a25      	ldr	r2, [pc, #148]	; (8002d58 <HAL_GPIO_Init+0x2f0>)
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002cc8:	4b23      	ldr	r3, [pc, #140]	; (8002d58 <HAL_GPIO_Init+0x2f0>)
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	43db      	mvns	r3, r3
 8002cd2:	693a      	ldr	r2, [r7, #16]
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d003      	beq.n	8002cec <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002ce4:	693a      	ldr	r2, [r7, #16]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002cec:	4a1a      	ldr	r2, [pc, #104]	; (8002d58 <HAL_GPIO_Init+0x2f0>)
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002cf2:	4b19      	ldr	r3, [pc, #100]	; (8002d58 <HAL_GPIO_Init+0x2f0>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	43db      	mvns	r3, r3
 8002cfc:	693a      	ldr	r2, [r7, #16]
 8002cfe:	4013      	ands	r3, r2
 8002d00:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d003      	beq.n	8002d16 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002d0e:	693a      	ldr	r2, [r7, #16]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002d16:	4a10      	ldr	r2, [pc, #64]	; (8002d58 <HAL_GPIO_Init+0x2f0>)
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	3301      	adds	r3, #1
 8002d20:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	fa22 f303 	lsr.w	r3, r2, r3
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	f47f aea3 	bne.w	8002a78 <HAL_GPIO_Init+0x10>
  }
}
 8002d32:	bf00      	nop
 8002d34:	bf00      	nop
 8002d36:	371c      	adds	r7, #28
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr
 8002d40:	40021000 	.word	0x40021000
 8002d44:	40010000 	.word	0x40010000
 8002d48:	48000400 	.word	0x48000400
 8002d4c:	48000800 	.word	0x48000800
 8002d50:	48000c00 	.word	0x48000c00
 8002d54:	48001000 	.word	0x48001000
 8002d58:	40010400 	.word	0x40010400

08002d5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	460b      	mov	r3, r1
 8002d66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	691a      	ldr	r2, [r3, #16]
 8002d6c:	887b      	ldrh	r3, [r7, #2]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d002      	beq.n	8002d7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d74:	2301      	movs	r3, #1
 8002d76:	73fb      	strb	r3, [r7, #15]
 8002d78:	e001      	b.n	8002d7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3714      	adds	r7, #20
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr

08002d8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	460b      	mov	r3, r1
 8002d96:	807b      	strh	r3, [r7, #2]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d9c:	787b      	ldrb	r3, [r7, #1]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d003      	beq.n	8002daa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002da2:	887a      	ldrh	r2, [r7, #2]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002da8:	e002      	b.n	8002db0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002daa:	887a      	ldrh	r2, [r7, #2]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e081      	b.n	8002ed2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d106      	bne.n	8002de8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f7fe fee2 	bl	8001bac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2224      	movs	r2, #36	; 0x24
 8002dec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f022 0201 	bic.w	r2, r2, #1
 8002dfe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	685a      	ldr	r2, [r3, #4]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e0c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	689a      	ldr	r2, [r3, #8]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e1c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d107      	bne.n	8002e36 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	689a      	ldr	r2, [r3, #8]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e32:	609a      	str	r2, [r3, #8]
 8002e34:	e006      	b.n	8002e44 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	689a      	ldr	r2, [r3, #8]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002e42:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d104      	bne.n	8002e56 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e54:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	6812      	ldr	r2, [r2, #0]
 8002e60:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e68:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68da      	ldr	r2, [r3, #12]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e78:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	691a      	ldr	r2, [r3, #16]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	699b      	ldr	r3, [r3, #24]
 8002e8a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	430a      	orrs	r2, r1
 8002e92:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	69d9      	ldr	r1, [r3, #28]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6a1a      	ldr	r2, [r3, #32]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f042 0201 	orr.w	r2, r2, #1
 8002eb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2220      	movs	r2, #32
 8002ebe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3708      	adds	r7, #8
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
	...

08002edc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b088      	sub	sp, #32
 8002ee0:	af02      	add	r7, sp, #8
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	607a      	str	r2, [r7, #4]
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	460b      	mov	r3, r1
 8002eea:	817b      	strh	r3, [r7, #10]
 8002eec:	4613      	mov	r3, r2
 8002eee:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	2b20      	cmp	r3, #32
 8002efa:	f040 80da 	bne.w	80030b2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d101      	bne.n	8002f0c <HAL_I2C_Master_Transmit+0x30>
 8002f08:	2302      	movs	r3, #2
 8002f0a:	e0d3      	b.n	80030b4 <HAL_I2C_Master_Transmit+0x1d8>
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f14:	f7ff fc66 	bl	80027e4 <HAL_GetTick>
 8002f18:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	9300      	str	r3, [sp, #0]
 8002f1e:	2319      	movs	r3, #25
 8002f20:	2201      	movs	r2, #1
 8002f22:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002f26:	68f8      	ldr	r0, [r7, #12]
 8002f28:	f000 f9e6 	bl	80032f8 <I2C_WaitOnFlagUntilTimeout>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e0be      	b.n	80030b4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2221      	movs	r2, #33	; 0x21
 8002f3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2210      	movs	r2, #16
 8002f42:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	893a      	ldrh	r2, [r7, #8]
 8002f56:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	2bff      	cmp	r3, #255	; 0xff
 8002f66:	d90e      	bls.n	8002f86 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	22ff      	movs	r2, #255	; 0xff
 8002f6c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f72:	b2da      	uxtb	r2, r3
 8002f74:	8979      	ldrh	r1, [r7, #10]
 8002f76:	4b51      	ldr	r3, [pc, #324]	; (80030bc <HAL_I2C_Master_Transmit+0x1e0>)
 8002f78:	9300      	str	r3, [sp, #0]
 8002f7a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f7e:	68f8      	ldr	r0, [r7, #12]
 8002f80:	f000 fbf6 	bl	8003770 <I2C_TransferConfig>
 8002f84:	e06c      	b.n	8003060 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f8a:	b29a      	uxth	r2, r3
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	8979      	ldrh	r1, [r7, #10]
 8002f98:	4b48      	ldr	r3, [pc, #288]	; (80030bc <HAL_I2C_Master_Transmit+0x1e0>)
 8002f9a:	9300      	str	r3, [sp, #0]
 8002f9c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fa0:	68f8      	ldr	r0, [r7, #12]
 8002fa2:	f000 fbe5 	bl	8003770 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002fa6:	e05b      	b.n	8003060 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fa8:	697a      	ldr	r2, [r7, #20]
 8002faa:	6a39      	ldr	r1, [r7, #32]
 8002fac:	68f8      	ldr	r0, [r7, #12]
 8002fae:	f000 f9f2 	bl	8003396 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d001      	beq.n	8002fbc <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e07b      	b.n	80030b4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc0:	781a      	ldrb	r2, [r3, #0]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fcc:	1c5a      	adds	r2, r3, #1
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fe4:	3b01      	subs	r3, #1
 8002fe6:	b29a      	uxth	r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d034      	beq.n	8003060 <HAL_I2C_Master_Transmit+0x184>
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d130      	bne.n	8003060 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	9300      	str	r3, [sp, #0]
 8003002:	6a3b      	ldr	r3, [r7, #32]
 8003004:	2200      	movs	r2, #0
 8003006:	2180      	movs	r1, #128	; 0x80
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f000 f975 	bl	80032f8 <I2C_WaitOnFlagUntilTimeout>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d001      	beq.n	8003018 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e04d      	b.n	80030b4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800301c:	b29b      	uxth	r3, r3
 800301e:	2bff      	cmp	r3, #255	; 0xff
 8003020:	d90e      	bls.n	8003040 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	22ff      	movs	r2, #255	; 0xff
 8003026:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800302c:	b2da      	uxtb	r2, r3
 800302e:	8979      	ldrh	r1, [r7, #10]
 8003030:	2300      	movs	r3, #0
 8003032:	9300      	str	r3, [sp, #0]
 8003034:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003038:	68f8      	ldr	r0, [r7, #12]
 800303a:	f000 fb99 	bl	8003770 <I2C_TransferConfig>
 800303e:	e00f      	b.n	8003060 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003044:	b29a      	uxth	r2, r3
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800304e:	b2da      	uxtb	r2, r3
 8003050:	8979      	ldrh	r1, [r7, #10]
 8003052:	2300      	movs	r3, #0
 8003054:	9300      	str	r3, [sp, #0]
 8003056:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f000 fb88 	bl	8003770 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003064:	b29b      	uxth	r3, r3
 8003066:	2b00      	cmp	r3, #0
 8003068:	d19e      	bne.n	8002fa8 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	6a39      	ldr	r1, [r7, #32]
 800306e:	68f8      	ldr	r0, [r7, #12]
 8003070:	f000 f9d8 	bl	8003424 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e01a      	b.n	80030b4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2220      	movs	r2, #32
 8003084:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	6859      	ldr	r1, [r3, #4]
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	4b0b      	ldr	r3, [pc, #44]	; (80030c0 <HAL_I2C_Master_Transmit+0x1e4>)
 8003092:	400b      	ands	r3, r1
 8003094:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2220      	movs	r2, #32
 800309a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80030ae:	2300      	movs	r3, #0
 80030b0:	e000      	b.n	80030b4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80030b2:	2302      	movs	r3, #2
  }
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3718      	adds	r7, #24
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	80002000 	.word	0x80002000
 80030c0:	fe00e800 	.word	0xfe00e800

080030c4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b088      	sub	sp, #32
 80030c8:	af02      	add	r7, sp, #8
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	607a      	str	r2, [r7, #4]
 80030ce:	461a      	mov	r2, r3
 80030d0:	460b      	mov	r3, r1
 80030d2:	817b      	strh	r3, [r7, #10]
 80030d4:	4613      	mov	r3, r2
 80030d6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	2b20      	cmp	r3, #32
 80030e2:	f040 80db 	bne.w	800329c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d101      	bne.n	80030f4 <HAL_I2C_Master_Receive+0x30>
 80030f0:	2302      	movs	r3, #2
 80030f2:	e0d4      	b.n	800329e <HAL_I2C_Master_Receive+0x1da>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80030fc:	f7ff fb72 	bl	80027e4 <HAL_GetTick>
 8003100:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	9300      	str	r3, [sp, #0]
 8003106:	2319      	movs	r3, #25
 8003108:	2201      	movs	r2, #1
 800310a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800310e:	68f8      	ldr	r0, [r7, #12]
 8003110:	f000 f8f2 	bl	80032f8 <I2C_WaitOnFlagUntilTimeout>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d001      	beq.n	800311e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e0bf      	b.n	800329e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2222      	movs	r2, #34	; 0x22
 8003122:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2210      	movs	r2, #16
 800312a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2200      	movs	r2, #0
 8003132:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	687a      	ldr	r2, [r7, #4]
 8003138:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	893a      	ldrh	r2, [r7, #8]
 800313e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2200      	movs	r2, #0
 8003144:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800314a:	b29b      	uxth	r3, r3
 800314c:	2bff      	cmp	r3, #255	; 0xff
 800314e:	d90e      	bls.n	800316e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	22ff      	movs	r2, #255	; 0xff
 8003154:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800315a:	b2da      	uxtb	r2, r3
 800315c:	8979      	ldrh	r1, [r7, #10]
 800315e:	4b52      	ldr	r3, [pc, #328]	; (80032a8 <HAL_I2C_Master_Receive+0x1e4>)
 8003160:	9300      	str	r3, [sp, #0]
 8003162:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003166:	68f8      	ldr	r0, [r7, #12]
 8003168:	f000 fb02 	bl	8003770 <I2C_TransferConfig>
 800316c:	e06d      	b.n	800324a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003172:	b29a      	uxth	r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800317c:	b2da      	uxtb	r2, r3
 800317e:	8979      	ldrh	r1, [r7, #10]
 8003180:	4b49      	ldr	r3, [pc, #292]	; (80032a8 <HAL_I2C_Master_Receive+0x1e4>)
 8003182:	9300      	str	r3, [sp, #0]
 8003184:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	f000 faf1 	bl	8003770 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800318e:	e05c      	b.n	800324a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003190:	697a      	ldr	r2, [r7, #20]
 8003192:	6a39      	ldr	r1, [r7, #32]
 8003194:	68f8      	ldr	r0, [r7, #12]
 8003196:	f000 f989 	bl	80034ac <I2C_WaitOnRXNEFlagUntilTimeout>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d001      	beq.n	80031a4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e07c      	b.n	800329e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ae:	b2d2      	uxtb	r2, r2
 80031b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b6:	1c5a      	adds	r2, r3, #1
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b29a      	uxth	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	3b01      	subs	r3, #1
 80031d0:	b29a      	uxth	r2, r3
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031da:	b29b      	uxth	r3, r3
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d034      	beq.n	800324a <HAL_I2C_Master_Receive+0x186>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d130      	bne.n	800324a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	9300      	str	r3, [sp, #0]
 80031ec:	6a3b      	ldr	r3, [r7, #32]
 80031ee:	2200      	movs	r2, #0
 80031f0:	2180      	movs	r1, #128	; 0x80
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f000 f880 	bl	80032f8 <I2C_WaitOnFlagUntilTimeout>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e04d      	b.n	800329e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003206:	b29b      	uxth	r3, r3
 8003208:	2bff      	cmp	r3, #255	; 0xff
 800320a:	d90e      	bls.n	800322a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	22ff      	movs	r2, #255	; 0xff
 8003210:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003216:	b2da      	uxtb	r2, r3
 8003218:	8979      	ldrh	r1, [r7, #10]
 800321a:	2300      	movs	r3, #0
 800321c:	9300      	str	r3, [sp, #0]
 800321e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003222:	68f8      	ldr	r0, [r7, #12]
 8003224:	f000 faa4 	bl	8003770 <I2C_TransferConfig>
 8003228:	e00f      	b.n	800324a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800322e:	b29a      	uxth	r2, r3
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003238:	b2da      	uxtb	r2, r3
 800323a:	8979      	ldrh	r1, [r7, #10]
 800323c:	2300      	movs	r3, #0
 800323e:	9300      	str	r3, [sp, #0]
 8003240:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003244:	68f8      	ldr	r0, [r7, #12]
 8003246:	f000 fa93 	bl	8003770 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800324e:	b29b      	uxth	r3, r3
 8003250:	2b00      	cmp	r3, #0
 8003252:	d19d      	bne.n	8003190 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003254:	697a      	ldr	r2, [r7, #20]
 8003256:	6a39      	ldr	r1, [r7, #32]
 8003258:	68f8      	ldr	r0, [r7, #12]
 800325a:	f000 f8e3 	bl	8003424 <I2C_WaitOnSTOPFlagUntilTimeout>
 800325e:	4603      	mov	r3, r0
 8003260:	2b00      	cmp	r3, #0
 8003262:	d001      	beq.n	8003268 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e01a      	b.n	800329e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	2220      	movs	r2, #32
 800326e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	6859      	ldr	r1, [r3, #4]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	4b0c      	ldr	r3, [pc, #48]	; (80032ac <HAL_I2C_Master_Receive+0x1e8>)
 800327c:	400b      	ands	r3, r1
 800327e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2220      	movs	r2, #32
 8003284:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2200      	movs	r2, #0
 800328c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003298:	2300      	movs	r3, #0
 800329a:	e000      	b.n	800329e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800329c:	2302      	movs	r3, #2
  }
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3718      	adds	r7, #24
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	80002400 	.word	0x80002400
 80032ac:	fe00e800 	.word	0xfe00e800

080032b0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	699b      	ldr	r3, [r3, #24]
 80032be:	f003 0302 	and.w	r3, r3, #2
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d103      	bne.n	80032ce <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	2200      	movs	r2, #0
 80032cc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	699b      	ldr	r3, [r3, #24]
 80032d4:	f003 0301 	and.w	r3, r3, #1
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d007      	beq.n	80032ec <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	699a      	ldr	r2, [r3, #24]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f042 0201 	orr.w	r2, r2, #1
 80032ea:	619a      	str	r2, [r3, #24]
  }
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr

080032f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	60b9      	str	r1, [r7, #8]
 8003302:	603b      	str	r3, [r7, #0]
 8003304:	4613      	mov	r3, r2
 8003306:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003308:	e031      	b.n	800336e <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003310:	d02d      	beq.n	800336e <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003312:	f7ff fa67 	bl	80027e4 <HAL_GetTick>
 8003316:	4602      	mov	r2, r0
 8003318:	69bb      	ldr	r3, [r7, #24]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	683a      	ldr	r2, [r7, #0]
 800331e:	429a      	cmp	r2, r3
 8003320:	d302      	bcc.n	8003328 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d122      	bne.n	800336e <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	699a      	ldr	r2, [r3, #24]
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	4013      	ands	r3, r2
 8003332:	68ba      	ldr	r2, [r7, #8]
 8003334:	429a      	cmp	r2, r3
 8003336:	bf0c      	ite	eq
 8003338:	2301      	moveq	r3, #1
 800333a:	2300      	movne	r3, #0
 800333c:	b2db      	uxtb	r3, r3
 800333e:	461a      	mov	r2, r3
 8003340:	79fb      	ldrb	r3, [r7, #7]
 8003342:	429a      	cmp	r2, r3
 8003344:	d113      	bne.n	800336e <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334a:	f043 0220 	orr.w	r2, r3, #32
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2220      	movs	r2, #32
 8003356:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e00f      	b.n	800338e <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	699a      	ldr	r2, [r3, #24]
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	4013      	ands	r3, r2
 8003378:	68ba      	ldr	r2, [r7, #8]
 800337a:	429a      	cmp	r2, r3
 800337c:	bf0c      	ite	eq
 800337e:	2301      	moveq	r3, #1
 8003380:	2300      	movne	r3, #0
 8003382:	b2db      	uxtb	r3, r3
 8003384:	461a      	mov	r2, r3
 8003386:	79fb      	ldrb	r3, [r7, #7]
 8003388:	429a      	cmp	r2, r3
 800338a:	d0be      	beq.n	800330a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800338c:	2300      	movs	r3, #0
}
 800338e:	4618      	mov	r0, r3
 8003390:	3710      	adds	r7, #16
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}

08003396 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003396:	b580      	push	{r7, lr}
 8003398:	b084      	sub	sp, #16
 800339a:	af00      	add	r7, sp, #0
 800339c:	60f8      	str	r0, [r7, #12]
 800339e:	60b9      	str	r1, [r7, #8]
 80033a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80033a2:	e033      	b.n	800340c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80033a4:	687a      	ldr	r2, [r7, #4]
 80033a6:	68b9      	ldr	r1, [r7, #8]
 80033a8:	68f8      	ldr	r0, [r7, #12]
 80033aa:	f000 f901 	bl	80035b0 <I2C_IsErrorOccurred>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d001      	beq.n	80033b8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e031      	b.n	800341c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033be:	d025      	beq.n	800340c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033c0:	f7ff fa10 	bl	80027e4 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	68ba      	ldr	r2, [r7, #8]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d302      	bcc.n	80033d6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d11a      	bne.n	800340c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	699b      	ldr	r3, [r3, #24]
 80033dc:	f003 0302 	and.w	r3, r3, #2
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d013      	beq.n	800340c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e8:	f043 0220 	orr.w	r2, r3, #32
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2220      	movs	r2, #32
 80033f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e007      	b.n	800341c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b02      	cmp	r3, #2
 8003418:	d1c4      	bne.n	80033a4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800341a:	2300      	movs	r3, #0
}
 800341c:	4618      	mov	r0, r3
 800341e:	3710      	adds	r7, #16
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	60b9      	str	r1, [r7, #8]
 800342e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003430:	e02f      	b.n	8003492 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	68b9      	ldr	r1, [r7, #8]
 8003436:	68f8      	ldr	r0, [r7, #12]
 8003438:	f000 f8ba 	bl	80035b0 <I2C_IsErrorOccurred>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e02d      	b.n	80034a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003446:	f7ff f9cd 	bl	80027e4 <HAL_GetTick>
 800344a:	4602      	mov	r2, r0
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	68ba      	ldr	r2, [r7, #8]
 8003452:	429a      	cmp	r2, r3
 8003454:	d302      	bcc.n	800345c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d11a      	bne.n	8003492 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	699b      	ldr	r3, [r3, #24]
 8003462:	f003 0320 	and.w	r3, r3, #32
 8003466:	2b20      	cmp	r3, #32
 8003468:	d013      	beq.n	8003492 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800346e:	f043 0220 	orr.w	r2, r3, #32
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2220      	movs	r2, #32
 800347a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2200      	movs	r2, #0
 8003482:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2200      	movs	r2, #0
 800348a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e007      	b.n	80034a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	699b      	ldr	r3, [r3, #24]
 8003498:	f003 0320 	and.w	r3, r3, #32
 800349c:	2b20      	cmp	r3, #32
 800349e:	d1c8      	bne.n	8003432 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
	...

080034ac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80034b8:	e06b      	b.n	8003592 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	68b9      	ldr	r1, [r7, #8]
 80034be:	68f8      	ldr	r0, [r7, #12]
 80034c0:	f000 f876 	bl	80035b0 <I2C_IsErrorOccurred>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d001      	beq.n	80034ce <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e069      	b.n	80035a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	699b      	ldr	r3, [r3, #24]
 80034d4:	f003 0320 	and.w	r3, r3, #32
 80034d8:	2b20      	cmp	r3, #32
 80034da:	d138      	bne.n	800354e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	699b      	ldr	r3, [r3, #24]
 80034e2:	f003 0304 	and.w	r3, r3, #4
 80034e6:	2b04      	cmp	r3, #4
 80034e8:	d105      	bne.n	80034f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d001      	beq.n	80034f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80034f2:	2300      	movs	r3, #0
 80034f4:	e055      	b.n	80035a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	699b      	ldr	r3, [r3, #24]
 80034fc:	f003 0310 	and.w	r3, r3, #16
 8003500:	2b10      	cmp	r3, #16
 8003502:	d107      	bne.n	8003514 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2210      	movs	r2, #16
 800350a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2204      	movs	r2, #4
 8003510:	645a      	str	r2, [r3, #68]	; 0x44
 8003512:	e002      	b.n	800351a <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2200      	movs	r2, #0
 8003518:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	2220      	movs	r2, #32
 8003520:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	6859      	ldr	r1, [r3, #4]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	4b1f      	ldr	r3, [pc, #124]	; (80035ac <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 800352e:	400b      	ands	r3, r1
 8003530:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2220      	movs	r2, #32
 8003536:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2200      	movs	r2, #0
 800353e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2200      	movs	r2, #0
 8003546:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e029      	b.n	80035a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800354e:	f7ff f949 	bl	80027e4 <HAL_GetTick>
 8003552:	4602      	mov	r2, r0
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	68ba      	ldr	r2, [r7, #8]
 800355a:	429a      	cmp	r2, r3
 800355c:	d302      	bcc.n	8003564 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d116      	bne.n	8003592 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	699b      	ldr	r3, [r3, #24]
 800356a:	f003 0304 	and.w	r3, r3, #4
 800356e:	2b04      	cmp	r3, #4
 8003570:	d00f      	beq.n	8003592 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003576:	f043 0220 	orr.w	r2, r3, #32
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2220      	movs	r2, #32
 8003582:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e007      	b.n	80035a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	699b      	ldr	r3, [r3, #24]
 8003598:	f003 0304 	and.w	r3, r3, #4
 800359c:	2b04      	cmp	r3, #4
 800359e:	d18c      	bne.n	80034ba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3710      	adds	r7, #16
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	fe00e800 	.word	0xfe00e800

080035b0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b08a      	sub	sp, #40	; 0x28
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035bc:	2300      	movs	r3, #0
 80035be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	699b      	ldr	r3, [r3, #24]
 80035c8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80035ca:	2300      	movs	r3, #0
 80035cc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80035d2:	69bb      	ldr	r3, [r7, #24]
 80035d4:	f003 0310 	and.w	r3, r3, #16
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d068      	beq.n	80036ae <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	2210      	movs	r2, #16
 80035e2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80035e4:	e049      	b.n	800367a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ec:	d045      	beq.n	800367a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80035ee:	f7ff f8f9 	bl	80027e4 <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	69fb      	ldr	r3, [r7, #28]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	68ba      	ldr	r2, [r7, #8]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d302      	bcc.n	8003604 <I2C_IsErrorOccurred+0x54>
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d13a      	bne.n	800367a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800360e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003616:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	699b      	ldr	r3, [r3, #24]
 800361e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003622:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003626:	d121      	bne.n	800366c <I2C_IsErrorOccurred+0xbc>
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800362e:	d01d      	beq.n	800366c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003630:	7cfb      	ldrb	r3, [r7, #19]
 8003632:	2b20      	cmp	r3, #32
 8003634:	d01a      	beq.n	800366c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	685a      	ldr	r2, [r3, #4]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003644:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003646:	f7ff f8cd 	bl	80027e4 <HAL_GetTick>
 800364a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800364c:	e00e      	b.n	800366c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800364e:	f7ff f8c9 	bl	80027e4 <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	2b19      	cmp	r3, #25
 800365a:	d907      	bls.n	800366c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800365c:	6a3b      	ldr	r3, [r7, #32]
 800365e:	f043 0320 	orr.w	r3, r3, #32
 8003662:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800366a:	e006      	b.n	800367a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	699b      	ldr	r3, [r3, #24]
 8003672:	f003 0320 	and.w	r3, r3, #32
 8003676:	2b20      	cmp	r3, #32
 8003678:	d1e9      	bne.n	800364e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	699b      	ldr	r3, [r3, #24]
 8003680:	f003 0320 	and.w	r3, r3, #32
 8003684:	2b20      	cmp	r3, #32
 8003686:	d003      	beq.n	8003690 <I2C_IsErrorOccurred+0xe0>
 8003688:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800368c:	2b00      	cmp	r3, #0
 800368e:	d0aa      	beq.n	80035e6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003690:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003694:	2b00      	cmp	r3, #0
 8003696:	d103      	bne.n	80036a0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2220      	movs	r2, #32
 800369e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80036a0:	6a3b      	ldr	r3, [r7, #32]
 80036a2:	f043 0304 	orr.w	r3, r3, #4
 80036a6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	699b      	ldr	r3, [r3, #24]
 80036b4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80036b6:	69bb      	ldr	r3, [r7, #24]
 80036b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d00b      	beq.n	80036d8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80036c0:	6a3b      	ldr	r3, [r7, #32]
 80036c2:	f043 0301 	orr.w	r3, r3, #1
 80036c6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80036d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d00b      	beq.n	80036fa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80036e2:	6a3b      	ldr	r3, [r7, #32]
 80036e4:	f043 0308 	orr.w	r3, r3, #8
 80036e8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80036f2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00b      	beq.n	800371c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003704:	6a3b      	ldr	r3, [r7, #32]
 8003706:	f043 0302 	orr.w	r3, r3, #2
 800370a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003714:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800371c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003720:	2b00      	cmp	r3, #0
 8003722:	d01c      	beq.n	800375e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003724:	68f8      	ldr	r0, [r7, #12]
 8003726:	f7ff fdc3 	bl	80032b0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	6859      	ldr	r1, [r3, #4]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	4b0d      	ldr	r3, [pc, #52]	; (800376c <I2C_IsErrorOccurred+0x1bc>)
 8003736:	400b      	ands	r3, r1
 8003738:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800373e:	6a3b      	ldr	r3, [r7, #32]
 8003740:	431a      	orrs	r2, r3
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2220      	movs	r2, #32
 800374a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2200      	movs	r2, #0
 8003752:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800375e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003762:	4618      	mov	r0, r3
 8003764:	3728      	adds	r7, #40	; 0x28
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	fe00e800 	.word	0xfe00e800

08003770 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003770:	b480      	push	{r7}
 8003772:	b087      	sub	sp, #28
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	607b      	str	r3, [r7, #4]
 800377a:	460b      	mov	r3, r1
 800377c:	817b      	strh	r3, [r7, #10]
 800377e:	4613      	mov	r3, r2
 8003780:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003782:	897b      	ldrh	r3, [r7, #10]
 8003784:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003788:	7a7b      	ldrb	r3, [r7, #9]
 800378a:	041b      	lsls	r3, r3, #16
 800378c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003790:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003796:	6a3b      	ldr	r3, [r7, #32]
 8003798:	4313      	orrs	r3, r2
 800379a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800379e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	685a      	ldr	r2, [r3, #4]
 80037a6:	6a3b      	ldr	r3, [r7, #32]
 80037a8:	0d5b      	lsrs	r3, r3, #21
 80037aa:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80037ae:	4b08      	ldr	r3, [pc, #32]	; (80037d0 <I2C_TransferConfig+0x60>)
 80037b0:	430b      	orrs	r3, r1
 80037b2:	43db      	mvns	r3, r3
 80037b4:	ea02 0103 	and.w	r1, r2, r3
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	697a      	ldr	r2, [r7, #20]
 80037be:	430a      	orrs	r2, r1
 80037c0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80037c2:	bf00      	nop
 80037c4:	371c      	adds	r7, #28
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	03ff63ff 	.word	0x03ff63ff

080037d4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	2b20      	cmp	r3, #32
 80037e8:	d138      	bne.n	800385c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d101      	bne.n	80037f8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80037f4:	2302      	movs	r3, #2
 80037f6:	e032      	b.n	800385e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2224      	movs	r2, #36	; 0x24
 8003804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f022 0201 	bic.w	r2, r2, #1
 8003816:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003826:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	6819      	ldr	r1, [r3, #0]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	683a      	ldr	r2, [r7, #0]
 8003834:	430a      	orrs	r2, r1
 8003836:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f042 0201 	orr.w	r2, r2, #1
 8003846:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2220      	movs	r2, #32
 800384c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003858:	2300      	movs	r3, #0
 800385a:	e000      	b.n	800385e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800385c:	2302      	movs	r3, #2
  }
}
 800385e:	4618      	mov	r0, r3
 8003860:	370c      	adds	r7, #12
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr

0800386a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800386a:	b480      	push	{r7}
 800386c:	b085      	sub	sp, #20
 800386e:	af00      	add	r7, sp, #0
 8003870:	6078      	str	r0, [r7, #4]
 8003872:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800387a:	b2db      	uxtb	r3, r3
 800387c:	2b20      	cmp	r3, #32
 800387e:	d139      	bne.n	80038f4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003886:	2b01      	cmp	r3, #1
 8003888:	d101      	bne.n	800388e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800388a:	2302      	movs	r3, #2
 800388c:	e033      	b.n	80038f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2201      	movs	r2, #1
 8003892:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2224      	movs	r2, #36	; 0x24
 800389a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f022 0201 	bic.w	r2, r2, #1
 80038ac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80038bc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	021b      	lsls	r3, r3, #8
 80038c2:	68fa      	ldr	r2, [r7, #12]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f042 0201 	orr.w	r2, r2, #1
 80038de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2220      	movs	r2, #32
 80038e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80038f0:	2300      	movs	r3, #0
 80038f2:	e000      	b.n	80038f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80038f4:	2302      	movs	r3, #2
  }
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3714      	adds	r7, #20
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr

08003902 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003902:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003904:	b08b      	sub	sp, #44	; 0x2c
 8003906:	af06      	add	r7, sp, #24
 8003908:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d101      	bne.n	8003914 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e0c4      	b.n	8003a9e <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800391a:	b2db      	uxtb	r3, r3
 800391c:	2b00      	cmp	r3, #0
 800391e:	d106      	bne.n	800392e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f009 f853 	bl	800c9d4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2203      	movs	r2, #3
 8003932:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4618      	mov	r0, r3
 800393c:	f005 f89a 	bl	8008a74 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003940:	2300      	movs	r3, #0
 8003942:	73fb      	strb	r3, [r7, #15]
 8003944:	e040      	b.n	80039c8 <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003946:	7bfb      	ldrb	r3, [r7, #15]
 8003948:	6879      	ldr	r1, [r7, #4]
 800394a:	1c5a      	adds	r2, r3, #1
 800394c:	4613      	mov	r3, r2
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	4413      	add	r3, r2
 8003952:	00db      	lsls	r3, r3, #3
 8003954:	440b      	add	r3, r1
 8003956:	3301      	adds	r3, #1
 8003958:	2201      	movs	r2, #1
 800395a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800395c:	7bfb      	ldrb	r3, [r7, #15]
 800395e:	6879      	ldr	r1, [r7, #4]
 8003960:	1c5a      	adds	r2, r3, #1
 8003962:	4613      	mov	r3, r2
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	4413      	add	r3, r2
 8003968:	00db      	lsls	r3, r3, #3
 800396a:	440b      	add	r3, r1
 800396c:	7bfa      	ldrb	r2, [r7, #15]
 800396e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003970:	7bfb      	ldrb	r3, [r7, #15]
 8003972:	6879      	ldr	r1, [r7, #4]
 8003974:	1c5a      	adds	r2, r3, #1
 8003976:	4613      	mov	r3, r2
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	4413      	add	r3, r2
 800397c:	00db      	lsls	r3, r3, #3
 800397e:	440b      	add	r3, r1
 8003980:	3303      	adds	r3, #3
 8003982:	2200      	movs	r2, #0
 8003984:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003986:	7bfa      	ldrb	r2, [r7, #15]
 8003988:	6879      	ldr	r1, [r7, #4]
 800398a:	4613      	mov	r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	4413      	add	r3, r2
 8003990:	00db      	lsls	r3, r3, #3
 8003992:	440b      	add	r3, r1
 8003994:	3338      	adds	r3, #56	; 0x38
 8003996:	2200      	movs	r2, #0
 8003998:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800399a:	7bfa      	ldrb	r2, [r7, #15]
 800399c:	6879      	ldr	r1, [r7, #4]
 800399e:	4613      	mov	r3, r2
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	4413      	add	r3, r2
 80039a4:	00db      	lsls	r3, r3, #3
 80039a6:	440b      	add	r3, r1
 80039a8:	333c      	adds	r3, #60	; 0x3c
 80039aa:	2200      	movs	r2, #0
 80039ac:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80039ae:	7bfa      	ldrb	r2, [r7, #15]
 80039b0:	6879      	ldr	r1, [r7, #4]
 80039b2:	4613      	mov	r3, r2
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	4413      	add	r3, r2
 80039b8:	00db      	lsls	r3, r3, #3
 80039ba:	440b      	add	r3, r1
 80039bc:	3340      	adds	r3, #64	; 0x40
 80039be:	2200      	movs	r2, #0
 80039c0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039c2:	7bfb      	ldrb	r3, [r7, #15]
 80039c4:	3301      	adds	r3, #1
 80039c6:	73fb      	strb	r3, [r7, #15]
 80039c8:	7bfa      	ldrb	r2, [r7, #15]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d3b9      	bcc.n	8003946 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039d2:	2300      	movs	r3, #0
 80039d4:	73fb      	strb	r3, [r7, #15]
 80039d6:	e044      	b.n	8003a62 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80039d8:	7bfa      	ldrb	r2, [r7, #15]
 80039da:	6879      	ldr	r1, [r7, #4]
 80039dc:	4613      	mov	r3, r2
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	4413      	add	r3, r2
 80039e2:	00db      	lsls	r3, r3, #3
 80039e4:	440b      	add	r3, r1
 80039e6:	f203 1369 	addw	r3, r3, #361	; 0x169
 80039ea:	2200      	movs	r2, #0
 80039ec:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80039ee:	7bfa      	ldrb	r2, [r7, #15]
 80039f0:	6879      	ldr	r1, [r7, #4]
 80039f2:	4613      	mov	r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	4413      	add	r3, r2
 80039f8:	00db      	lsls	r3, r3, #3
 80039fa:	440b      	add	r3, r1
 80039fc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003a00:	7bfa      	ldrb	r2, [r7, #15]
 8003a02:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003a04:	7bfa      	ldrb	r2, [r7, #15]
 8003a06:	6879      	ldr	r1, [r7, #4]
 8003a08:	4613      	mov	r3, r2
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	4413      	add	r3, r2
 8003a0e:	00db      	lsls	r3, r3, #3
 8003a10:	440b      	add	r3, r1
 8003a12:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8003a16:	2200      	movs	r2, #0
 8003a18:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003a1a:	7bfa      	ldrb	r2, [r7, #15]
 8003a1c:	6879      	ldr	r1, [r7, #4]
 8003a1e:	4613      	mov	r3, r2
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	4413      	add	r3, r2
 8003a24:	00db      	lsls	r3, r3, #3
 8003a26:	440b      	add	r3, r1
 8003a28:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003a30:	7bfa      	ldrb	r2, [r7, #15]
 8003a32:	6879      	ldr	r1, [r7, #4]
 8003a34:	4613      	mov	r3, r2
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	4413      	add	r3, r2
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	440b      	add	r3, r1
 8003a3e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8003a42:	2200      	movs	r2, #0
 8003a44:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003a46:	7bfa      	ldrb	r2, [r7, #15]
 8003a48:	6879      	ldr	r1, [r7, #4]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	4413      	add	r3, r2
 8003a50:	00db      	lsls	r3, r3, #3
 8003a52:	440b      	add	r3, r1
 8003a54:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003a58:	2200      	movs	r2, #0
 8003a5a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a5c:	7bfb      	ldrb	r3, [r7, #15]
 8003a5e:	3301      	adds	r3, #1
 8003a60:	73fb      	strb	r3, [r7, #15]
 8003a62:	7bfa      	ldrb	r2, [r7, #15]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d3b5      	bcc.n	80039d8 <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	603b      	str	r3, [r7, #0]
 8003a72:	687e      	ldr	r6, [r7, #4]
 8003a74:	466d      	mov	r5, sp
 8003a76:	f106 0410 	add.w	r4, r6, #16
 8003a7a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a7c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a7e:	6823      	ldr	r3, [r4, #0]
 8003a80:	602b      	str	r3, [r5, #0]
 8003a82:	1d33      	adds	r3, r6, #4
 8003a84:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a86:	6838      	ldr	r0, [r7, #0]
 8003a88:	f005 f80f 	bl	8008aaa <USB_DevInit>

  hpcd->USB_Address = 0U;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8003a9c:	2300      	movs	r3, #0
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3714      	adds	r7, #20
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003aa6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	b082      	sub	sp, #8
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d101      	bne.n	8003abc <HAL_PCD_Start+0x16>
 8003ab8:	2302      	movs	r3, #2
 8003aba:	e016      	b.n	8003aea <HAL_PCD_Start+0x44>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f004 ffbc 	bl	8008a46 <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8003ace:	2101      	movs	r1, #1
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f009 f9ff 	bl	800ced4 <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4618      	mov	r0, r3
 8003adc:	f007 fa7b 	bl	800afd6 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}

08003af2 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003af2:	b580      	push	{r7, lr}
 8003af4:	b084      	sub	sp, #16
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f007 fa74 	bl	800afec <USB_ReadInterrupts>
 8003b04:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d003      	beq.n	8003b18 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f000 fa9a 	bl	800404a <PCD_EP_ISR_Handler>

    return;
 8003b16:	e0bd      	b.n	8003c94 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d013      	beq.n	8003b4a <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003b2a:	b29a      	uxth	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b34:	b292      	uxth	r2, r2
 8003b36:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f008 ffeb 	bl	800cb16 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003b40:	2100      	movs	r1, #0
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 f8a9 	bl	8003c9a <HAL_PCD_SetAddress>

    return;
 8003b48:	e0a4      	b.n	8003c94 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d00c      	beq.n	8003b6e <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003b5c:	b29a      	uxth	r2, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003b66:	b292      	uxth	r2, r2
 8003b68:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003b6c:	e092      	b.n	8003c94 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d00c      	beq.n	8003b92 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003b80:	b29a      	uxth	r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b8a:	b292      	uxth	r2, r2
 8003b8c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003b90:	e080      	b.n	8003c94 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d027      	beq.n	8003bec <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003ba4:	b29a      	uxth	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f022 0204 	bic.w	r2, r2, #4
 8003bae:	b292      	uxth	r2, r2
 8003bb0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f022 0208 	bic.w	r2, r2, #8
 8003bc6:	b292      	uxth	r2, r2
 8003bc8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f008 ffdb 	bl	800cb88 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003bda:	b29a      	uxth	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003be4:	b292      	uxth	r2, r2
 8003be6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003bea:	e053      	b.n	8003c94 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d027      	beq.n	8003c46 <HAL_PCD_IRQHandler+0x154>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003bfe:	b29a      	uxth	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f042 0208 	orr.w	r2, r2, #8
 8003c08:	b292      	uxth	r2, r2
 8003c0a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003c16:	b29a      	uxth	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c20:	b292      	uxth	r2, r2
 8003c22:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003c2e:	b29a      	uxth	r2, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f042 0204 	orr.w	r2, r2, #4
 8003c38:	b292      	uxth	r2, r2
 8003c3a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f008 ff88 	bl	800cb54 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003c44:	e026      	b.n	8003c94 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00f      	beq.n	8003c70 <HAL_PCD_IRQHandler+0x17e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003c58:	b29a      	uxth	r2, r3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003c62:	b292      	uxth	r2, r2
 8003c64:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f008 ff46 	bl	800cafa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003c6e:	e011      	b.n	8003c94 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d00c      	beq.n	8003c94 <HAL_PCD_IRQHandler+0x1a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003c82:	b29a      	uxth	r2, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c8c:	b292      	uxth	r2, r2
 8003c8e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003c92:	bf00      	nop
  }
}
 8003c94:	3710      	adds	r7, #16
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}

08003c9a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003c9a:	b580      	push	{r7, lr}
 8003c9c:	b082      	sub	sp, #8
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d101      	bne.n	8003cb4 <HAL_PCD_SetAddress+0x1a>
 8003cb0:	2302      	movs	r3, #2
 8003cb2:	e013      	b.n	8003cdc <HAL_PCD_SetAddress+0x42>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	78fa      	ldrb	r2, [r7, #3]
 8003cc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	78fa      	ldrb	r2, [r7, #3]
 8003cca:	4611      	mov	r1, r2
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f007 f96e 	bl	800afae <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3708      	adds	r7, #8
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}

08003ce4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	4608      	mov	r0, r1
 8003cee:	4611      	mov	r1, r2
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	70fb      	strb	r3, [r7, #3]
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	803b      	strh	r3, [r7, #0]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003d02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	da0e      	bge.n	8003d28 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d0a:	78fb      	ldrb	r3, [r7, #3]
 8003d0c:	f003 0307 	and.w	r3, r3, #7
 8003d10:	1c5a      	adds	r2, r3, #1
 8003d12:	4613      	mov	r3, r2
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	4413      	add	r3, r2
 8003d18:	00db      	lsls	r3, r3, #3
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2201      	movs	r2, #1
 8003d24:	705a      	strb	r2, [r3, #1]
 8003d26:	e00e      	b.n	8003d46 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d28:	78fb      	ldrb	r3, [r7, #3]
 8003d2a:	f003 0207 	and.w	r2, r3, #7
 8003d2e:	4613      	mov	r3, r2
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	4413      	add	r3, r2
 8003d34:	00db      	lsls	r3, r3, #3
 8003d36:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2200      	movs	r2, #0
 8003d44:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003d46:	78fb      	ldrb	r3, [r7, #3]
 8003d48:	f003 0307 	and.w	r3, r3, #7
 8003d4c:	b2da      	uxtb	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003d52:	883a      	ldrh	r2, [r7, #0]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	78ba      	ldrb	r2, [r7, #2]
 8003d5c:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003d5e:	78bb      	ldrb	r3, [r7, #2]
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d102      	bne.n	8003d6a <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2200      	movs	r2, #0
 8003d68:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d101      	bne.n	8003d78 <HAL_PCD_EP_Open+0x94>
 8003d74:	2302      	movs	r3, #2
 8003d76:	e00e      	b.n	8003d96 <HAL_PCD_EP_Open+0xb2>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	68f9      	ldr	r1, [r7, #12]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f004 feb0 	bl	8008aec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8003d94:	7afb      	ldrb	r3, [r7, #11]
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3710      	adds	r7, #16
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b084      	sub	sp, #16
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
 8003da6:	460b      	mov	r3, r1
 8003da8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003daa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	da0e      	bge.n	8003dd0 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003db2:	78fb      	ldrb	r3, [r7, #3]
 8003db4:	f003 0307 	and.w	r3, r3, #7
 8003db8:	1c5a      	adds	r2, r3, #1
 8003dba:	4613      	mov	r3, r2
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	4413      	add	r3, r2
 8003dc0:	00db      	lsls	r3, r3, #3
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	4413      	add	r3, r2
 8003dc6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	705a      	strb	r2, [r3, #1]
 8003dce:	e00e      	b.n	8003dee <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003dd0:	78fb      	ldrb	r3, [r7, #3]
 8003dd2:	f003 0207 	and.w	r2, r3, #7
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	4413      	add	r3, r2
 8003ddc:	00db      	lsls	r3, r3, #3
 8003dde:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	4413      	add	r3, r2
 8003de6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003dee:	78fb      	ldrb	r3, [r7, #3]
 8003df0:	f003 0307 	and.w	r3, r3, #7
 8003df4:	b2da      	uxtb	r2, r3
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d101      	bne.n	8003e08 <HAL_PCD_EP_Close+0x6a>
 8003e04:	2302      	movs	r3, #2
 8003e06:	e00e      	b.n	8003e26 <HAL_PCD_EP_Close+0x88>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68f9      	ldr	r1, [r7, #12]
 8003e16:	4618      	mov	r0, r3
 8003e18:	f005 fa2c 	bl	8009274 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3710      	adds	r7, #16
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}

08003e2e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003e2e:	b580      	push	{r7, lr}
 8003e30:	b086      	sub	sp, #24
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	60f8      	str	r0, [r7, #12]
 8003e36:	607a      	str	r2, [r7, #4]
 8003e38:	603b      	str	r3, [r7, #0]
 8003e3a:	460b      	mov	r3, r1
 8003e3c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e3e:	7afb      	ldrb	r3, [r7, #11]
 8003e40:	f003 0207 	and.w	r2, r3, #7
 8003e44:	4613      	mov	r3, r2
 8003e46:	009b      	lsls	r3, r3, #2
 8003e48:	4413      	add	r3, r2
 8003e4a:	00db      	lsls	r3, r3, #3
 8003e4c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003e50:	68fa      	ldr	r2, [r7, #12]
 8003e52:	4413      	add	r3, r2
 8003e54:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	683a      	ldr	r2, [r7, #0]
 8003e60:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	2200      	movs	r2, #0
 8003e66:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e6e:	7afb      	ldrb	r3, [r7, #11]
 8003e70:	f003 0307 	and.w	r3, r3, #7
 8003e74:	b2da      	uxtb	r2, r3
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	6979      	ldr	r1, [r7, #20]
 8003e80:	4618      	mov	r0, r3
 8003e82:	f005 fbe4 	bl	800964e <USB_EPStartXfer>

  return HAL_OK;
 8003e86:	2300      	movs	r3, #0
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3718      	adds	r7, #24
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	607a      	str	r2, [r7, #4]
 8003e9a:	603b      	str	r3, [r7, #0]
 8003e9c:	460b      	mov	r3, r1
 8003e9e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ea0:	7afb      	ldrb	r3, [r7, #11]
 8003ea2:	f003 0307 	and.w	r3, r3, #7
 8003ea6:	1c5a      	adds	r2, r3, #1
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	4413      	add	r3, r2
 8003eae:	00db      	lsls	r3, r3, #3
 8003eb0:	68fa      	ldr	r2, [r7, #12]
 8003eb2:	4413      	add	r3, r2
 8003eb4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	683a      	ldr	r2, [r7, #0]
 8003ec0:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	683a      	ldr	r2, [r7, #0]
 8003ece:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003edc:	7afb      	ldrb	r3, [r7, #11]
 8003ede:	f003 0307 	and.w	r3, r3, #7
 8003ee2:	b2da      	uxtb	r2, r3
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	6979      	ldr	r1, [r7, #20]
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f005 fbad 	bl	800964e <USB_EPStartXfer>

  return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3718      	adds	r7, #24
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}

08003efe <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003efe:	b580      	push	{r7, lr}
 8003f00:	b084      	sub	sp, #16
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	6078      	str	r0, [r7, #4]
 8003f06:	460b      	mov	r3, r1
 8003f08:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003f0a:	78fb      	ldrb	r3, [r7, #3]
 8003f0c:	f003 0207 	and.w	r2, r3, #7
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d901      	bls.n	8003f1c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e03e      	b.n	8003f9a <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003f1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	da0e      	bge.n	8003f42 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f24:	78fb      	ldrb	r3, [r7, #3]
 8003f26:	f003 0307 	and.w	r3, r3, #7
 8003f2a:	1c5a      	adds	r2, r3, #1
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	4413      	add	r3, r2
 8003f32:	00db      	lsls	r3, r3, #3
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	4413      	add	r3, r2
 8003f38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	705a      	strb	r2, [r3, #1]
 8003f40:	e00c      	b.n	8003f5c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003f42:	78fa      	ldrb	r2, [r7, #3]
 8003f44:	4613      	mov	r3, r2
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	4413      	add	r3, r2
 8003f4a:	00db      	lsls	r3, r3, #3
 8003f4c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	4413      	add	r3, r2
 8003f54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f62:	78fb      	ldrb	r3, [r7, #3]
 8003f64:	f003 0307 	and.w	r3, r3, #7
 8003f68:	b2da      	uxtb	r2, r3
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d101      	bne.n	8003f7c <HAL_PCD_EP_SetStall+0x7e>
 8003f78:	2302      	movs	r3, #2
 8003f7a:	e00e      	b.n	8003f9a <HAL_PCD_EP_SetStall+0x9c>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	68f9      	ldr	r1, [r7, #12]
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f006 ff10 	bl	800adb0 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003f98:	2300      	movs	r3, #0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3710      	adds	r7, #16
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}

08003fa2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003fa2:	b580      	push	{r7, lr}
 8003fa4:	b084      	sub	sp, #16
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	6078      	str	r0, [r7, #4]
 8003faa:	460b      	mov	r3, r1
 8003fac:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003fae:	78fb      	ldrb	r3, [r7, #3]
 8003fb0:	f003 020f 	and.w	r2, r3, #15
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d901      	bls.n	8003fc0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e040      	b.n	8004042 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003fc0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	da0e      	bge.n	8003fe6 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fc8:	78fb      	ldrb	r3, [r7, #3]
 8003fca:	f003 0307 	and.w	r3, r3, #7
 8003fce:	1c5a      	adds	r2, r3, #1
 8003fd0:	4613      	mov	r3, r2
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	4413      	add	r3, r2
 8003fd6:	00db      	lsls	r3, r3, #3
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	4413      	add	r3, r2
 8003fdc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	705a      	strb	r2, [r3, #1]
 8003fe4:	e00e      	b.n	8004004 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003fe6:	78fb      	ldrb	r3, [r7, #3]
 8003fe8:	f003 0207 	and.w	r2, r3, #7
 8003fec:	4613      	mov	r3, r2
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	4413      	add	r3, r2
 8003ff2:	00db      	lsls	r3, r3, #3
 8003ff4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	4413      	add	r3, r2
 8003ffc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2200      	movs	r2, #0
 8004008:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800400a:	78fb      	ldrb	r3, [r7, #3]
 800400c:	f003 0307 	and.w	r3, r3, #7
 8004010:	b2da      	uxtb	r2, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800401c:	2b01      	cmp	r3, #1
 800401e:	d101      	bne.n	8004024 <HAL_PCD_EP_ClrStall+0x82>
 8004020:	2302      	movs	r3, #2
 8004022:	e00e      	b.n	8004042 <HAL_PCD_EP_ClrStall+0xa0>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	68f9      	ldr	r1, [r7, #12]
 8004032:	4618      	mov	r0, r3
 8004034:	f006 ff0d 	bl	800ae52 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004040:	2300      	movs	r3, #0
}
 8004042:	4618      	mov	r0, r3
 8004044:	3710      	adds	r7, #16
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b096      	sub	sp, #88	; 0x58
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004052:	e3bf      	b.n	80047d4 <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800405c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8004060:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004064:	b2db      	uxtb	r3, r3
 8004066:	f003 030f 	and.w	r3, r3, #15
 800406a:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 800406e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004072:	2b00      	cmp	r3, #0
 8004074:	f040 8179 	bne.w	800436a <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004078:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800407c:	f003 0310 	and.w	r3, r3, #16
 8004080:	2b00      	cmp	r3, #0
 8004082:	d152      	bne.n	800412a <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	881b      	ldrh	r3, [r3, #0]
 800408a:	b29b      	uxth	r3, r3
 800408c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004090:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004094:	81fb      	strh	r3, [r7, #14]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	89fb      	ldrh	r3, [r7, #14]
 800409c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80040a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	3328      	adds	r3, #40	; 0x28
 80040ac:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	461a      	mov	r2, r3
 80040ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	00db      	lsls	r3, r3, #3
 80040c0:	4413      	add	r3, r2
 80040c2:	3302      	adds	r3, #2
 80040c4:	005b      	lsls	r3, r3, #1
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	6812      	ldr	r2, [r2, #0]
 80040ca:	4413      	add	r3, r2
 80040cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80040d0:	881b      	ldrh	r3, [r3, #0]
 80040d2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80040d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040d8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80040da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040dc:	695a      	ldr	r2, [r3, #20]
 80040de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040e0:	69db      	ldr	r3, [r3, #28]
 80040e2:	441a      	add	r2, r3
 80040e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040e6:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80040e8:	2100      	movs	r1, #0
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f008 fceb 	bl	800cac6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	f000 836b 	beq.w	80047d4 <PCD_EP_ISR_Handler+0x78a>
 80040fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	2b00      	cmp	r3, #0
 8004104:	f040 8366 	bne.w	80047d4 <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800410e:	b2db      	uxtb	r3, r3
 8004110:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004114:	b2da      	uxtb	r2, r3
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	b292      	uxth	r2, r2
 800411c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004128:	e354      	b.n	80047d4 <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004130:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	881b      	ldrh	r3, [r3, #0]
 8004138:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800413c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004140:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004144:	2b00      	cmp	r3, #0
 8004146:	d034      	beq.n	80041b2 <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004150:	b29b      	uxth	r3, r3
 8004152:	461a      	mov	r2, r3
 8004154:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	00db      	lsls	r3, r3, #3
 800415a:	4413      	add	r3, r2
 800415c:	3306      	adds	r3, #6
 800415e:	005b      	lsls	r3, r3, #1
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	6812      	ldr	r2, [r2, #0]
 8004164:	4413      	add	r3, r2
 8004166:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800416a:	881b      	ldrh	r3, [r3, #0]
 800416c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004170:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004172:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6818      	ldr	r0, [r3, #0]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 800417e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004180:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004182:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004184:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004186:	b29b      	uxth	r3, r3
 8004188:	f006 ff86 	bl	800b098 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	881b      	ldrh	r3, [r3, #0]
 8004192:	b29a      	uxth	r2, r3
 8004194:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004198:	4013      	ands	r3, r2
 800419a:	823b      	strh	r3, [r7, #16]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	8a3a      	ldrh	r2, [r7, #16]
 80041a2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80041a6:	b292      	uxth	r2, r2
 80041a8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f008 fc5e 	bl	800ca6c <HAL_PCD_SetupStageCallback>
 80041b0:	e310      	b.n	80047d4 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80041b2:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	f280 830c 	bge.w	80047d4 <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	881b      	ldrh	r3, [r3, #0]
 80041c2:	b29a      	uxth	r2, r3
 80041c4:	f640 738f 	movw	r3, #3983	; 0xf8f
 80041c8:	4013      	ands	r3, r2
 80041ca:	83fb      	strh	r3, [r7, #30]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	8bfa      	ldrh	r2, [r7, #30]
 80041d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80041d6:	b292      	uxth	r2, r2
 80041d8:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	461a      	mov	r2, r3
 80041e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	00db      	lsls	r3, r3, #3
 80041ec:	4413      	add	r3, r2
 80041ee:	3306      	adds	r3, #6
 80041f0:	005b      	lsls	r3, r3, #1
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	6812      	ldr	r2, [r2, #0]
 80041f6:	4413      	add	r3, r2
 80041f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80041fc:	881b      	ldrh	r3, [r3, #0]
 80041fe:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004202:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004204:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004206:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004208:	69db      	ldr	r3, [r3, #28]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d019      	beq.n	8004242 <PCD_EP_ISR_Handler+0x1f8>
 800420e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004210:	695b      	ldr	r3, [r3, #20]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d015      	beq.n	8004242 <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6818      	ldr	r0, [r3, #0]
 800421a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800421c:	6959      	ldr	r1, [r3, #20]
 800421e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004220:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004222:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004224:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004226:	b29b      	uxth	r3, r3
 8004228:	f006 ff36 	bl	800b098 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800422c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800422e:	695a      	ldr	r2, [r3, #20]
 8004230:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004232:	69db      	ldr	r3, [r3, #28]
 8004234:	441a      	add	r2, r3
 8004236:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004238:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800423a:	2100      	movs	r1, #0
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f008 fc27 	bl	800ca90 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	881b      	ldrh	r3, [r3, #0]
 8004248:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800424c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004250:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004254:	2b00      	cmp	r3, #0
 8004256:	f040 82bd 	bne.w	80047d4 <PCD_EP_ISR_Handler+0x78a>
 800425a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800425e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004262:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004266:	f000 82b5 	beq.w	80047d4 <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	61bb      	str	r3, [r7, #24]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004278:	b29b      	uxth	r3, r3
 800427a:	461a      	mov	r2, r3
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	4413      	add	r3, r2
 8004280:	61bb      	str	r3, [r7, #24]
 8004282:	69bb      	ldr	r3, [r7, #24]
 8004284:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004288:	617b      	str	r3, [r7, #20]
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	881b      	ldrh	r3, [r3, #0]
 800428e:	b29b      	uxth	r3, r3
 8004290:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004294:	b29a      	uxth	r2, r3
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	801a      	strh	r2, [r3, #0]
 800429a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800429c:	691b      	ldr	r3, [r3, #16]
 800429e:	2b3e      	cmp	r3, #62	; 0x3e
 80042a0:	d91d      	bls.n	80042de <PCD_EP_ISR_Handler+0x294>
 80042a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042a4:	691b      	ldr	r3, [r3, #16]
 80042a6:	095b      	lsrs	r3, r3, #5
 80042a8:	647b      	str	r3, [r7, #68]	; 0x44
 80042aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	f003 031f 	and.w	r3, r3, #31
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d102      	bne.n	80042bc <PCD_EP_ISR_Handler+0x272>
 80042b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042b8:	3b01      	subs	r3, #1
 80042ba:	647b      	str	r3, [r7, #68]	; 0x44
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	881b      	ldrh	r3, [r3, #0]
 80042c0:	b29a      	uxth	r2, r3
 80042c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	029b      	lsls	r3, r3, #10
 80042c8:	b29b      	uxth	r3, r3
 80042ca:	4313      	orrs	r3, r2
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80042d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	801a      	strh	r2, [r3, #0]
 80042dc:	e026      	b.n	800432c <PCD_EP_ISR_Handler+0x2e2>
 80042de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d10a      	bne.n	80042fc <PCD_EP_ISR_Handler+0x2b2>
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	881b      	ldrh	r3, [r3, #0]
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80042f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80042f4:	b29a      	uxth	r2, r3
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	801a      	strh	r2, [r3, #0]
 80042fa:	e017      	b.n	800432c <PCD_EP_ISR_Handler+0x2e2>
 80042fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042fe:	691b      	ldr	r3, [r3, #16]
 8004300:	085b      	lsrs	r3, r3, #1
 8004302:	647b      	str	r3, [r7, #68]	; 0x44
 8004304:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004306:	691b      	ldr	r3, [r3, #16]
 8004308:	f003 0301 	and.w	r3, r3, #1
 800430c:	2b00      	cmp	r3, #0
 800430e:	d002      	beq.n	8004316 <PCD_EP_ISR_Handler+0x2cc>
 8004310:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004312:	3301      	adds	r3, #1
 8004314:	647b      	str	r3, [r7, #68]	; 0x44
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	881b      	ldrh	r3, [r3, #0]
 800431a:	b29a      	uxth	r2, r3
 800431c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800431e:	b29b      	uxth	r3, r3
 8004320:	029b      	lsls	r3, r3, #10
 8004322:	b29b      	uxth	r3, r3
 8004324:	4313      	orrs	r3, r2
 8004326:	b29a      	uxth	r2, r3
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	881b      	ldrh	r3, [r3, #0]
 8004332:	b29b      	uxth	r3, r3
 8004334:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004338:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800433c:	827b      	strh	r3, [r7, #18]
 800433e:	8a7b      	ldrh	r3, [r7, #18]
 8004340:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004344:	827b      	strh	r3, [r7, #18]
 8004346:	8a7b      	ldrh	r3, [r7, #18]
 8004348:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800434c:	827b      	strh	r3, [r7, #18]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	8a7b      	ldrh	r3, [r7, #18]
 8004354:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004358:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800435c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004360:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004364:	b29b      	uxth	r3, r3
 8004366:	8013      	strh	r3, [r2, #0]
 8004368:	e234      	b.n	80047d4 <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	461a      	mov	r2, r3
 8004370:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	4413      	add	r3, r2
 8004378:	881b      	ldrh	r3, [r3, #0]
 800437a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800437e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8004382:	2b00      	cmp	r3, #0
 8004384:	f280 80fc 	bge.w	8004580 <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	461a      	mov	r2, r3
 800438e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004392:	009b      	lsls	r3, r3, #2
 8004394:	4413      	add	r3, r2
 8004396:	881b      	ldrh	r3, [r3, #0]
 8004398:	b29a      	uxth	r2, r3
 800439a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800439e:	4013      	ands	r3, r2
 80043a0:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	461a      	mov	r2, r3
 80043aa:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	4413      	add	r3, r2
 80043b2:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 80043b6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80043ba:	b292      	uxth	r2, r2
 80043bc:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80043be:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 80043c2:	4613      	mov	r3, r2
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	4413      	add	r3, r2
 80043c8:	00db      	lsls	r3, r3, #3
 80043ca:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	4413      	add	r3, r2
 80043d2:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80043d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80043d6:	7b1b      	ldrb	r3, [r3, #12]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d125      	bne.n	8004428 <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	461a      	mov	r2, r3
 80043e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80043ea:	781b      	ldrb	r3, [r3, #0]
 80043ec:	00db      	lsls	r3, r3, #3
 80043ee:	4413      	add	r3, r2
 80043f0:	3306      	adds	r3, #6
 80043f2:	005b      	lsls	r3, r3, #1
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	6812      	ldr	r2, [r2, #0]
 80043f8:	4413      	add	r3, r2
 80043fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80043fe:	881b      	ldrh	r3, [r3, #0]
 8004400:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004404:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8004408:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800440c:	2b00      	cmp	r3, #0
 800440e:	f000 8092 	beq.w	8004536 <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6818      	ldr	r0, [r3, #0]
 8004416:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004418:	6959      	ldr	r1, [r3, #20]
 800441a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800441c:	88da      	ldrh	r2, [r3, #6]
 800441e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004422:	f006 fe39 	bl	800b098 <USB_ReadPMA>
 8004426:	e086      	b.n	8004536 <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8004428:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800442a:	78db      	ldrb	r3, [r3, #3]
 800442c:	2b02      	cmp	r3, #2
 800442e:	d10a      	bne.n	8004446 <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8004430:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004434:	461a      	mov	r2, r3
 8004436:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f000 f9d9 	bl	80047f0 <HAL_PCD_EP_DB_Receive>
 800443e:	4603      	mov	r3, r0
 8004440:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8004444:	e077      	b.n	8004536 <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	461a      	mov	r2, r3
 800444c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	4413      	add	r3, r2
 8004454:	881b      	ldrh	r3, [r3, #0]
 8004456:	b29b      	uxth	r3, r3
 8004458:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800445c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004460:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	461a      	mov	r2, r3
 800446a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	441a      	add	r2, r3
 8004472:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8004476:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800447a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800447e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004482:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004486:	b29b      	uxth	r3, r3
 8004488:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	461a      	mov	r2, r3
 8004490:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004492:	781b      	ldrb	r3, [r3, #0]
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	4413      	add	r3, r2
 8004498:	881b      	ldrh	r3, [r3, #0]
 800449a:	b29b      	uxth	r3, r3
 800449c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d024      	beq.n	80044ee <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	461a      	mov	r2, r3
 80044b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	00db      	lsls	r3, r3, #3
 80044b6:	4413      	add	r3, r2
 80044b8:	3302      	adds	r3, #2
 80044ba:	005b      	lsls	r3, r3, #1
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	6812      	ldr	r2, [r2, #0]
 80044c0:	4413      	add	r3, r2
 80044c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80044c6:	881b      	ldrh	r3, [r3, #0]
 80044c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044cc:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 80044d0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d02e      	beq.n	8004536 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6818      	ldr	r0, [r3, #0]
 80044dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044de:	6959      	ldr	r1, [r3, #20]
 80044e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044e2:	891a      	ldrh	r2, [r3, #8]
 80044e4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80044e8:	f006 fdd6 	bl	800b098 <USB_ReadPMA>
 80044ec:	e023      	b.n	8004536 <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	461a      	mov	r2, r3
 80044fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044fc:	781b      	ldrb	r3, [r3, #0]
 80044fe:	00db      	lsls	r3, r3, #3
 8004500:	4413      	add	r3, r2
 8004502:	3306      	adds	r3, #6
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	687a      	ldr	r2, [r7, #4]
 8004508:	6812      	ldr	r2, [r2, #0]
 800450a:	4413      	add	r3, r2
 800450c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004510:	881b      	ldrh	r3, [r3, #0]
 8004512:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004516:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 800451a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800451e:	2b00      	cmp	r3, #0
 8004520:	d009      	beq.n	8004536 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6818      	ldr	r0, [r3, #0]
 8004526:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004528:	6959      	ldr	r1, [r3, #20]
 800452a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800452c:	895a      	ldrh	r2, [r3, #10]
 800452e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004532:	f006 fdb1 	bl	800b098 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8004536:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004538:	69da      	ldr	r2, [r3, #28]
 800453a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800453e:	441a      	add	r2, r3
 8004540:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004542:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004544:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004546:	695a      	ldr	r2, [r3, #20]
 8004548:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800454c:	441a      	add	r2, r3
 800454e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004550:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004552:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d005      	beq.n	8004566 <PCD_EP_ISR_Handler+0x51c>
 800455a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800455e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004560:	691b      	ldr	r3, [r3, #16]
 8004562:	429a      	cmp	r2, r3
 8004564:	d206      	bcs.n	8004574 <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004566:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	4619      	mov	r1, r3
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f008 fa8f 	bl	800ca90 <HAL_PCD_DataOutStageCallback>
 8004572:	e005      	b.n	8004580 <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800457a:	4618      	mov	r0, r3
 800457c:	f005 f867 	bl	800964e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004580:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004588:	2b00      	cmp	r3, #0
 800458a:	f000 8123 	beq.w	80047d4 <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 800458e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004592:	1c5a      	adds	r2, r3, #1
 8004594:	4613      	mov	r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	4413      	add	r3, r2
 800459a:	00db      	lsls	r3, r3, #3
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	4413      	add	r3, r2
 80045a0:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	461a      	mov	r2, r3
 80045a8:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	4413      	add	r3, r2
 80045b0:	881b      	ldrh	r3, [r3, #0]
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80045b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045bc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	461a      	mov	r2, r3
 80045c6:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	441a      	add	r2, r3
 80045ce:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80045d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80045d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80045da:	b29b      	uxth	r3, r3
 80045dc:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80045de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045e0:	78db      	ldrb	r3, [r3, #3]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	f040 80a2 	bne.w	800472c <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 80045e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045ea:	2200      	movs	r2, #0
 80045ec:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80045ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045f0:	7b1b      	ldrb	r3, [r3, #12]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	f000 8093 	beq.w	800471e <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80045f8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80045fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004600:	2b00      	cmp	r3, #0
 8004602:	d046      	beq.n	8004692 <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004604:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004606:	785b      	ldrb	r3, [r3, #1]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d126      	bne.n	800465a <PCD_EP_ISR_Handler+0x610>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	627b      	str	r3, [r7, #36]	; 0x24
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800461a:	b29b      	uxth	r3, r3
 800461c:	461a      	mov	r2, r3
 800461e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004620:	4413      	add	r3, r2
 8004622:	627b      	str	r3, [r7, #36]	; 0x24
 8004624:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	011a      	lsls	r2, r3, #4
 800462a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800462c:	4413      	add	r3, r2
 800462e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004632:	623b      	str	r3, [r7, #32]
 8004634:	6a3b      	ldr	r3, [r7, #32]
 8004636:	881b      	ldrh	r3, [r3, #0]
 8004638:	b29b      	uxth	r3, r3
 800463a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800463e:	b29a      	uxth	r2, r3
 8004640:	6a3b      	ldr	r3, [r7, #32]
 8004642:	801a      	strh	r2, [r3, #0]
 8004644:	6a3b      	ldr	r3, [r7, #32]
 8004646:	881b      	ldrh	r3, [r3, #0]
 8004648:	b29b      	uxth	r3, r3
 800464a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800464e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004652:	b29a      	uxth	r2, r3
 8004654:	6a3b      	ldr	r3, [r7, #32]
 8004656:	801a      	strh	r2, [r3, #0]
 8004658:	e061      	b.n	800471e <PCD_EP_ISR_Handler+0x6d4>
 800465a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800465c:	785b      	ldrb	r3, [r3, #1]
 800465e:	2b01      	cmp	r3, #1
 8004660:	d15d      	bne.n	800471e <PCD_EP_ISR_Handler+0x6d4>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004670:	b29b      	uxth	r3, r3
 8004672:	461a      	mov	r2, r3
 8004674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004676:	4413      	add	r3, r2
 8004678:	62fb      	str	r3, [r7, #44]	; 0x2c
 800467a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800467c:	781b      	ldrb	r3, [r3, #0]
 800467e:	011a      	lsls	r2, r3, #4
 8004680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004682:	4413      	add	r3, r2
 8004684:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004688:	62bb      	str	r3, [r7, #40]	; 0x28
 800468a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800468c:	2200      	movs	r2, #0
 800468e:	801a      	strh	r2, [r3, #0]
 8004690:	e045      	b.n	800471e <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004698:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800469a:	785b      	ldrb	r3, [r3, #1]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d126      	bne.n	80046ee <PCD_EP_ISR_Handler+0x6a4>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	637b      	str	r3, [r7, #52]	; 0x34
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	461a      	mov	r2, r3
 80046b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046b4:	4413      	add	r3, r2
 80046b6:	637b      	str	r3, [r7, #52]	; 0x34
 80046b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046ba:	781b      	ldrb	r3, [r3, #0]
 80046bc:	011a      	lsls	r2, r3, #4
 80046be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046c0:	4413      	add	r3, r2
 80046c2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80046c6:	633b      	str	r3, [r7, #48]	; 0x30
 80046c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ca:	881b      	ldrh	r3, [r3, #0]
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046d2:	b29a      	uxth	r2, r3
 80046d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d6:	801a      	strh	r2, [r3, #0]
 80046d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046da:	881b      	ldrh	r3, [r3, #0]
 80046dc:	b29b      	uxth	r3, r3
 80046de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80046e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80046e6:	b29a      	uxth	r2, r3
 80046e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ea:	801a      	strh	r2, [r3, #0]
 80046ec:	e017      	b.n	800471e <PCD_EP_ISR_Handler+0x6d4>
 80046ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046f0:	785b      	ldrb	r3, [r3, #1]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d113      	bne.n	800471e <PCD_EP_ISR_Handler+0x6d4>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80046fe:	b29b      	uxth	r3, r3
 8004700:	461a      	mov	r2, r3
 8004702:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004704:	4413      	add	r3, r2
 8004706:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004708:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800470a:	781b      	ldrb	r3, [r3, #0]
 800470c:	011a      	lsls	r2, r3, #4
 800470e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004710:	4413      	add	r3, r2
 8004712:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004716:	63bb      	str	r3, [r7, #56]	; 0x38
 8004718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800471a:	2200      	movs	r2, #0
 800471c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800471e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004720:	781b      	ldrb	r3, [r3, #0]
 8004722:	4619      	mov	r1, r3
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f008 f9ce 	bl	800cac6 <HAL_PCD_DataInStageCallback>
 800472a:	e053      	b.n	80047d4 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800472c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004730:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004734:	2b00      	cmp	r3, #0
 8004736:	d146      	bne.n	80047c6 <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004740:	b29b      	uxth	r3, r3
 8004742:	461a      	mov	r2, r3
 8004744:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	00db      	lsls	r3, r3, #3
 800474a:	4413      	add	r3, r2
 800474c:	3302      	adds	r3, #2
 800474e:	005b      	lsls	r3, r3, #1
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	6812      	ldr	r2, [r2, #0]
 8004754:	4413      	add	r3, r2
 8004756:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800475a:	881b      	ldrh	r3, [r3, #0]
 800475c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004760:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8004764:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004766:	699a      	ldr	r2, [r3, #24]
 8004768:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800476c:	429a      	cmp	r2, r3
 800476e:	d907      	bls.n	8004780 <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 8004770:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004772:	699a      	ldr	r2, [r3, #24]
 8004774:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004778:	1ad2      	subs	r2, r2, r3
 800477a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800477c:	619a      	str	r2, [r3, #24]
 800477e:	e002      	b.n	8004786 <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 8004780:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004782:	2200      	movs	r2, #0
 8004784:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8004786:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d106      	bne.n	800479c <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800478e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004790:	781b      	ldrb	r3, [r3, #0]
 8004792:	4619      	mov	r1, r3
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f008 f996 	bl	800cac6 <HAL_PCD_DataInStageCallback>
 800479a:	e01b      	b.n	80047d4 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800479c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800479e:	695a      	ldr	r2, [r3, #20]
 80047a0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80047a4:	441a      	add	r2, r3
 80047a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047a8:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80047aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047ac:	69da      	ldr	r2, [r3, #28]
 80047ae:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80047b2:	441a      	add	r2, r3
 80047b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047b6:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80047be:	4618      	mov	r0, r3
 80047c0:	f004 ff45 	bl	800964e <USB_EPStartXfer>
 80047c4:	e006      	b.n	80047d4 <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80047c6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80047ca:	461a      	mov	r2, r3
 80047cc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f000 f91b 	bl	8004a0a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80047dc:	b29b      	uxth	r3, r3
 80047de:	b21b      	sxth	r3, r3
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f6ff ac37 	blt.w	8004054 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3758      	adds	r7, #88	; 0x58
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b088      	sub	sp, #32
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	4613      	mov	r3, r2
 80047fc:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80047fe:	88fb      	ldrh	r3, [r7, #6]
 8004800:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004804:	2b00      	cmp	r3, #0
 8004806:	d07e      	beq.n	8004906 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004810:	b29b      	uxth	r3, r3
 8004812:	461a      	mov	r2, r3
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	00db      	lsls	r3, r3, #3
 800481a:	4413      	add	r3, r2
 800481c:	3302      	adds	r3, #2
 800481e:	005b      	lsls	r3, r3, #1
 8004820:	68fa      	ldr	r2, [r7, #12]
 8004822:	6812      	ldr	r2, [r2, #0]
 8004824:	4413      	add	r3, r2
 8004826:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800482a:	881b      	ldrh	r3, [r3, #0]
 800482c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004830:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	699a      	ldr	r2, [r3, #24]
 8004836:	8b7b      	ldrh	r3, [r7, #26]
 8004838:	429a      	cmp	r2, r3
 800483a:	d306      	bcc.n	800484a <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	699a      	ldr	r2, [r3, #24]
 8004840:	8b7b      	ldrh	r3, [r7, #26]
 8004842:	1ad2      	subs	r2, r2, r3
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	619a      	str	r2, [r3, #24]
 8004848:	e002      	b.n	8004850 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	2200      	movs	r2, #0
 800484e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d123      	bne.n	80048a0 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	461a      	mov	r2, r3
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	4413      	add	r3, r2
 8004866:	881b      	ldrh	r3, [r3, #0]
 8004868:	b29b      	uxth	r3, r3
 800486a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800486e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004872:	833b      	strh	r3, [r7, #24]
 8004874:	8b3b      	ldrh	r3, [r7, #24]
 8004876:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800487a:	833b      	strh	r3, [r7, #24]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	461a      	mov	r2, r3
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	781b      	ldrb	r3, [r3, #0]
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	441a      	add	r2, r3
 800488a:	8b3b      	ldrh	r3, [r7, #24]
 800488c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004890:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004894:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004898:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800489c:	b29b      	uxth	r3, r3
 800489e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80048a0:	88fb      	ldrh	r3, [r7, #6]
 80048a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d01f      	beq.n	80048ea <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	461a      	mov	r2, r3
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	4413      	add	r3, r2
 80048b8:	881b      	ldrh	r3, [r3, #0]
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048c4:	82fb      	strh	r3, [r7, #22]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	461a      	mov	r2, r3
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	441a      	add	r2, r3
 80048d4:	8afb      	ldrh	r3, [r7, #22]
 80048d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80048da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80048de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048e2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80048ea:	8b7b      	ldrh	r3, [r7, #26]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	f000 8087 	beq.w	8004a00 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6818      	ldr	r0, [r3, #0]
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	6959      	ldr	r1, [r3, #20]
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	891a      	ldrh	r2, [r3, #8]
 80048fe:	8b7b      	ldrh	r3, [r7, #26]
 8004900:	f006 fbca 	bl	800b098 <USB_ReadPMA>
 8004904:	e07c      	b.n	8004a00 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800490e:	b29b      	uxth	r3, r3
 8004910:	461a      	mov	r2, r3
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	781b      	ldrb	r3, [r3, #0]
 8004916:	00db      	lsls	r3, r3, #3
 8004918:	4413      	add	r3, r2
 800491a:	3306      	adds	r3, #6
 800491c:	005b      	lsls	r3, r3, #1
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	6812      	ldr	r2, [r2, #0]
 8004922:	4413      	add	r3, r2
 8004924:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004928:	881b      	ldrh	r3, [r3, #0]
 800492a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800492e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	699a      	ldr	r2, [r3, #24]
 8004934:	8b7b      	ldrh	r3, [r7, #26]
 8004936:	429a      	cmp	r2, r3
 8004938:	d306      	bcc.n	8004948 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	699a      	ldr	r2, [r3, #24]
 800493e:	8b7b      	ldrh	r3, [r7, #26]
 8004940:	1ad2      	subs	r2, r2, r3
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	619a      	str	r2, [r3, #24]
 8004946:	e002      	b.n	800494e <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	2200      	movs	r2, #0
 800494c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d123      	bne.n	800499e <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	461a      	mov	r2, r3
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	4413      	add	r3, r2
 8004964:	881b      	ldrh	r3, [r3, #0]
 8004966:	b29b      	uxth	r3, r3
 8004968:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800496c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004970:	83fb      	strh	r3, [r7, #30]
 8004972:	8bfb      	ldrh	r3, [r7, #30]
 8004974:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004978:	83fb      	strh	r3, [r7, #30]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	461a      	mov	r2, r3
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	781b      	ldrb	r3, [r3, #0]
 8004984:	009b      	lsls	r3, r3, #2
 8004986:	441a      	add	r2, r3
 8004988:	8bfb      	ldrh	r3, [r7, #30]
 800498a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800498e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004992:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004996:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800499a:	b29b      	uxth	r3, r3
 800499c:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800499e:	88fb      	ldrh	r3, [r7, #6]
 80049a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d11f      	bne.n	80049e8 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	461a      	mov	r2, r3
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	4413      	add	r3, r2
 80049b6:	881b      	ldrh	r3, [r3, #0]
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049c2:	83bb      	strh	r3, [r7, #28]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	461a      	mov	r2, r3
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	441a      	add	r2, r3
 80049d2:	8bbb      	ldrh	r3, [r7, #28]
 80049d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80049d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80049dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80049e0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80049e4:	b29b      	uxth	r3, r3
 80049e6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80049e8:	8b7b      	ldrh	r3, [r7, #26]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d008      	beq.n	8004a00 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6818      	ldr	r0, [r3, #0]
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	6959      	ldr	r1, [r3, #20]
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	895a      	ldrh	r2, [r3, #10]
 80049fa:	8b7b      	ldrh	r3, [r7, #26]
 80049fc:	f006 fb4c 	bl	800b098 <USB_ReadPMA>
    }
  }

  return count;
 8004a00:	8b7b      	ldrh	r3, [r7, #26]
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3720      	adds	r7, #32
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}

08004a0a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004a0a:	b580      	push	{r7, lr}
 8004a0c:	b0a4      	sub	sp, #144	; 0x90
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	60f8      	str	r0, [r7, #12]
 8004a12:	60b9      	str	r1, [r7, #8]
 8004a14:	4613      	mov	r3, r2
 8004a16:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004a18:	88fb      	ldrh	r3, [r7, #6]
 8004a1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	f000 81dd 	beq.w	8004dde <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	461a      	mov	r2, r3
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	00db      	lsls	r3, r3, #3
 8004a36:	4413      	add	r3, r2
 8004a38:	3302      	adds	r3, #2
 8004a3a:	005b      	lsls	r3, r3, #1
 8004a3c:	68fa      	ldr	r2, [r7, #12]
 8004a3e:	6812      	ldr	r2, [r2, #0]
 8004a40:	4413      	add	r3, r2
 8004a42:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a46:	881b      	ldrh	r3, [r3, #0]
 8004a48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a4c:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	699a      	ldr	r2, [r3, #24]
 8004a54:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d907      	bls.n	8004a6c <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	699a      	ldr	r2, [r3, #24]
 8004a60:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004a64:	1ad2      	subs	r2, r2, r3
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	619a      	str	r2, [r3, #24]
 8004a6a:	e002      	b.n	8004a72 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	f040 80b9 	bne.w	8004bee <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	785b      	ldrb	r3, [r3, #1]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d126      	bne.n	8004ad2 <HAL_PCD_EP_DB_Transmit+0xc8>
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	461a      	mov	r2, r3
 8004a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a98:	4413      	add	r3, r2
 8004a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	781b      	ldrb	r3, [r3, #0]
 8004aa0:	011a      	lsls	r2, r3, #4
 8004aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aa4:	4413      	add	r3, r2
 8004aa6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004aaa:	62bb      	str	r3, [r7, #40]	; 0x28
 8004aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aae:	881b      	ldrh	r3, [r3, #0]
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ab6:	b29a      	uxth	r2, r3
 8004ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aba:	801a      	strh	r2, [r3, #0]
 8004abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004abe:	881b      	ldrh	r3, [r3, #0]
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ac6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004aca:	b29a      	uxth	r2, r3
 8004acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ace:	801a      	strh	r2, [r3, #0]
 8004ad0:	e01a      	b.n	8004b08 <HAL_PCD_EP_DB_Transmit+0xfe>
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	785b      	ldrb	r3, [r3, #1]
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d116      	bne.n	8004b08 <HAL_PCD_EP_DB_Transmit+0xfe>
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	637b      	str	r3, [r7, #52]	; 0x34
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	461a      	mov	r2, r3
 8004aec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004aee:	4413      	add	r3, r2
 8004af0:	637b      	str	r3, [r7, #52]	; 0x34
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	781b      	ldrb	r3, [r3, #0]
 8004af6:	011a      	lsls	r2, r3, #4
 8004af8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004afa:	4413      	add	r3, r2
 8004afc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004b00:	633b      	str	r3, [r7, #48]	; 0x30
 8004b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b04:	2200      	movs	r2, #0
 8004b06:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	627b      	str	r3, [r7, #36]	; 0x24
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	785b      	ldrb	r3, [r3, #1]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d126      	bne.n	8004b64 <HAL_PCD_EP_DB_Transmit+0x15a>
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	61fb      	str	r3, [r7, #28]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	461a      	mov	r2, r3
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	4413      	add	r3, r2
 8004b2c:	61fb      	str	r3, [r7, #28]
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	011a      	lsls	r2, r3, #4
 8004b34:	69fb      	ldr	r3, [r7, #28]
 8004b36:	4413      	add	r3, r2
 8004b38:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004b3c:	61bb      	str	r3, [r7, #24]
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	881b      	ldrh	r3, [r3, #0]
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b48:	b29a      	uxth	r2, r3
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	801a      	strh	r2, [r3, #0]
 8004b4e:	69bb      	ldr	r3, [r7, #24]
 8004b50:	881b      	ldrh	r3, [r3, #0]
 8004b52:	b29b      	uxth	r3, r3
 8004b54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b5c:	b29a      	uxth	r2, r3
 8004b5e:	69bb      	ldr	r3, [r7, #24]
 8004b60:	801a      	strh	r2, [r3, #0]
 8004b62:	e017      	b.n	8004b94 <HAL_PCD_EP_DB_Transmit+0x18a>
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	785b      	ldrb	r3, [r3, #1]
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d113      	bne.n	8004b94 <HAL_PCD_EP_DB_Transmit+0x18a>
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	461a      	mov	r2, r3
 8004b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b7a:	4413      	add	r3, r2
 8004b7c:	627b      	str	r3, [r7, #36]	; 0x24
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	781b      	ldrb	r3, [r3, #0]
 8004b82:	011a      	lsls	r2, r3, #4
 8004b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b86:	4413      	add	r3, r2
 8004b88:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004b8c:	623b      	str	r3, [r7, #32]
 8004b8e:	6a3b      	ldr	r3, [r7, #32]
 8004b90:	2200      	movs	r2, #0
 8004b92:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	4619      	mov	r1, r3
 8004b9a:	68f8      	ldr	r0, [r7, #12]
 8004b9c:	f007 ff93 	bl	800cac6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004ba0:	88fb      	ldrh	r3, [r7, #6]
 8004ba2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	f000 82fc 	beq.w	80051a4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	781b      	ldrb	r3, [r3, #0]
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	4413      	add	r3, r2
 8004bba:	881b      	ldrh	r3, [r3, #0]
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bc6:	82fb      	strh	r3, [r7, #22]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	461a      	mov	r2, r3
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	009b      	lsls	r3, r3, #2
 8004bd4:	441a      	add	r2, r3
 8004bd6:	8afb      	ldrh	r3, [r7, #22]
 8004bd8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004bdc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004be0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004be4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004be8:	b29b      	uxth	r3, r3
 8004bea:	8013      	strh	r3, [r2, #0]
 8004bec:	e2da      	b.n	80051a4 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004bee:	88fb      	ldrh	r3, [r7, #6]
 8004bf0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d021      	beq.n	8004c3c <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	4413      	add	r3, r2
 8004c06:	881b      	ldrh	r3, [r3, #0]
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c12:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	461a      	mov	r2, r3
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	781b      	ldrb	r3, [r3, #0]
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	441a      	add	r2, r3
 8004c24:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8004c28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004c34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	f040 82ae 	bne.w	80051a4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	695a      	ldr	r2, [r3, #20]
 8004c4c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004c50:	441a      	add	r2, r3
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	69da      	ldr	r2, [r3, #28]
 8004c5a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004c5e:	441a      	add	r2, r3
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	6a1a      	ldr	r2, [r3, #32]
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	691b      	ldr	r3, [r3, #16]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d30b      	bcc.n	8004c88 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	691b      	ldr	r3, [r3, #16]
 8004c74:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	6a1a      	ldr	r2, [r3, #32]
 8004c7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c80:	1ad2      	subs	r2, r2, r3
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	621a      	str	r2, [r3, #32]
 8004c86:	e017      	b.n	8004cb8 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	6a1b      	ldr	r3, [r3, #32]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d108      	bne.n	8004ca2 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8004c90:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004c94:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004ca0:	e00a      	b.n	8004cb8 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	6a1b      	ldr	r3, [r3, #32]
 8004cae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	785b      	ldrb	r3, [r3, #1]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d165      	bne.n	8004d8c <HAL_PCD_EP_DB_Transmit+0x382>
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	461a      	mov	r2, r3
 8004cd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cd4:	4413      	add	r3, r2
 8004cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	781b      	ldrb	r3, [r3, #0]
 8004cdc:	011a      	lsls	r2, r3, #4
 8004cde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ce0:	4413      	add	r3, r2
 8004ce2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004ce6:	63bb      	str	r3, [r7, #56]	; 0x38
 8004ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cea:	881b      	ldrh	r3, [r3, #0]
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004cf2:	b29a      	uxth	r2, r3
 8004cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cf6:	801a      	strh	r2, [r3, #0]
 8004cf8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004cfc:	2b3e      	cmp	r3, #62	; 0x3e
 8004cfe:	d91d      	bls.n	8004d3c <HAL_PCD_EP_DB_Transmit+0x332>
 8004d00:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004d04:	095b      	lsrs	r3, r3, #5
 8004d06:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d08:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004d0c:	f003 031f 	and.w	r3, r3, #31
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d102      	bne.n	8004d1a <HAL_PCD_EP_DB_Transmit+0x310>
 8004d14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d16:	3b01      	subs	r3, #1
 8004d18:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d1c:	881b      	ldrh	r3, [r3, #0]
 8004d1e:	b29a      	uxth	r2, r3
 8004d20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	029b      	lsls	r3, r3, #10
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d34:	b29a      	uxth	r2, r3
 8004d36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d38:	801a      	strh	r2, [r3, #0]
 8004d3a:	e044      	b.n	8004dc6 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004d3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d10a      	bne.n	8004d5a <HAL_PCD_EP_DB_Transmit+0x350>
 8004d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d46:	881b      	ldrh	r3, [r3, #0]
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d52:	b29a      	uxth	r2, r3
 8004d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d56:	801a      	strh	r2, [r3, #0]
 8004d58:	e035      	b.n	8004dc6 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004d5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004d5e:	085b      	lsrs	r3, r3, #1
 8004d60:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d62:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d002      	beq.n	8004d74 <HAL_PCD_EP_DB_Transmit+0x36a>
 8004d6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d70:	3301      	adds	r3, #1
 8004d72:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d76:	881b      	ldrh	r3, [r3, #0]
 8004d78:	b29a      	uxth	r2, r3
 8004d7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d7c:	b29b      	uxth	r3, r3
 8004d7e:	029b      	lsls	r3, r3, #10
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	4313      	orrs	r3, r2
 8004d84:	b29a      	uxth	r2, r3
 8004d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d88:	801a      	strh	r2, [r3, #0]
 8004d8a:	e01c      	b.n	8004dc6 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	785b      	ldrb	r3, [r3, #1]
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d118      	bne.n	8004dc6 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	647b      	str	r3, [r7, #68]	; 0x44
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	461a      	mov	r2, r3
 8004da6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004da8:	4413      	add	r3, r2
 8004daa:	647b      	str	r3, [r7, #68]	; 0x44
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	781b      	ldrb	r3, [r3, #0]
 8004db0:	011a      	lsls	r2, r3, #4
 8004db2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004db4:	4413      	add	r3, r2
 8004db6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004dba:	643b      	str	r3, [r7, #64]	; 0x40
 8004dbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004dc0:	b29a      	uxth	r2, r3
 8004dc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004dc4:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6818      	ldr	r0, [r3, #0]
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	6959      	ldr	r1, [r3, #20]
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	891a      	ldrh	r2, [r3, #8]
 8004dd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	f006 f918 	bl	800b00c <USB_WritePMA>
 8004ddc:	e1e2      	b.n	80051a4 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	461a      	mov	r2, r3
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	781b      	ldrb	r3, [r3, #0]
 8004dee:	00db      	lsls	r3, r3, #3
 8004df0:	4413      	add	r3, r2
 8004df2:	3306      	adds	r3, #6
 8004df4:	005b      	lsls	r3, r3, #1
 8004df6:	68fa      	ldr	r2, [r7, #12]
 8004df8:	6812      	ldr	r2, [r2, #0]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e00:	881b      	ldrh	r3, [r3, #0]
 8004e02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004e06:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	699a      	ldr	r2, [r3, #24]
 8004e0e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d307      	bcc.n	8004e26 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	699a      	ldr	r2, [r3, #24]
 8004e1a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004e1e:	1ad2      	subs	r2, r2, r3
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	619a      	str	r2, [r3, #24]
 8004e24:	e002      	b.n	8004e2c <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	699b      	ldr	r3, [r3, #24]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	f040 80c0 	bne.w	8004fb6 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	785b      	ldrb	r3, [r3, #1]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d126      	bne.n	8004e8c <HAL_PCD_EP_DB_Transmit+0x482>
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e4c:	b29b      	uxth	r3, r3
 8004e4e:	461a      	mov	r2, r3
 8004e50:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004e52:	4413      	add	r3, r2
 8004e54:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	781b      	ldrb	r3, [r3, #0]
 8004e5a:	011a      	lsls	r2, r3, #4
 8004e5c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004e5e:	4413      	add	r3, r2
 8004e60:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004e64:	67bb      	str	r3, [r7, #120]	; 0x78
 8004e66:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e68:	881b      	ldrh	r3, [r3, #0]
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004e70:	b29a      	uxth	r2, r3
 8004e72:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e74:	801a      	strh	r2, [r3, #0]
 8004e76:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e78:	881b      	ldrh	r3, [r3, #0]
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e84:	b29a      	uxth	r2, r3
 8004e86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e88:	801a      	strh	r2, [r3, #0]
 8004e8a:	e01a      	b.n	8004ec2 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	785b      	ldrb	r3, [r3, #1]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d116      	bne.n	8004ec2 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	667b      	str	r3, [r7, #100]	; 0x64
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ea8:	4413      	add	r3, r2
 8004eaa:	667b      	str	r3, [r7, #100]	; 0x64
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	781b      	ldrb	r3, [r3, #0]
 8004eb0:	011a      	lsls	r2, r3, #4
 8004eb2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004eb4:	4413      	add	r3, r2
 8004eb6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004eba:	663b      	str	r3, [r7, #96]	; 0x60
 8004ebc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	677b      	str	r3, [r7, #116]	; 0x74
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	785b      	ldrb	r3, [r3, #1]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d12b      	bne.n	8004f28 <HAL_PCD_EP_DB_Transmit+0x51e>
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	461a      	mov	r2, r3
 8004ee2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ee4:	4413      	add	r3, r2
 8004ee6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	781b      	ldrb	r3, [r3, #0]
 8004eec:	011a      	lsls	r2, r3, #4
 8004eee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ef0:	4413      	add	r3, r2
 8004ef2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004ef6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004efa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004efe:	881b      	ldrh	r3, [r3, #0]
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f06:	b29a      	uxth	r2, r3
 8004f08:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004f0c:	801a      	strh	r2, [r3, #0]
 8004f0e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004f12:	881b      	ldrh	r3, [r3, #0]
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f1e:	b29a      	uxth	r2, r3
 8004f20:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004f24:	801a      	strh	r2, [r3, #0]
 8004f26:	e017      	b.n	8004f58 <HAL_PCD_EP_DB_Transmit+0x54e>
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	785b      	ldrb	r3, [r3, #1]
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d113      	bne.n	8004f58 <HAL_PCD_EP_DB_Transmit+0x54e>
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004f3e:	4413      	add	r3, r2
 8004f40:	677b      	str	r3, [r7, #116]	; 0x74
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	781b      	ldrb	r3, [r3, #0]
 8004f46:	011a      	lsls	r2, r3, #4
 8004f48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004f4a:	4413      	add	r3, r2
 8004f4c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004f50:	673b      	str	r3, [r7, #112]	; 0x70
 8004f52:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004f54:	2200      	movs	r2, #0
 8004f56:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	781b      	ldrb	r3, [r3, #0]
 8004f5c:	4619      	mov	r1, r3
 8004f5e:	68f8      	ldr	r0, [r7, #12]
 8004f60:	f007 fdb1 	bl	800cac6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004f64:	88fb      	ldrh	r3, [r7, #6]
 8004f66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	f040 811a 	bne.w	80051a4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	461a      	mov	r2, r3
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	781b      	ldrb	r3, [r3, #0]
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	4413      	add	r3, r2
 8004f7e:	881b      	ldrh	r3, [r3, #0]
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f8a:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	461a      	mov	r2, r3
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	781b      	ldrb	r3, [r3, #0]
 8004f98:	009b      	lsls	r3, r3, #2
 8004f9a:	441a      	add	r2, r3
 8004f9c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8004fa0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004fa4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004fa8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004fac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	8013      	strh	r3, [r2, #0]
 8004fb4:	e0f6      	b.n	80051a4 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004fb6:	88fb      	ldrh	r3, [r7, #6]
 8004fb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d121      	bne.n	8005004 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	781b      	ldrb	r3, [r3, #0]
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	4413      	add	r3, r2
 8004fce:	881b      	ldrh	r3, [r3, #0]
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fda:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	781b      	ldrb	r3, [r3, #0]
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	441a      	add	r2, r3
 8004fec:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004ff0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ff4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ff8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ffc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005000:	b29b      	uxth	r3, r3
 8005002:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800500a:	2b01      	cmp	r3, #1
 800500c:	f040 80ca 	bne.w	80051a4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	695a      	ldr	r2, [r3, #20]
 8005014:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8005018:	441a      	add	r2, r3
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	69da      	ldr	r2, [r3, #28]
 8005022:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8005026:	441a      	add	r2, r3
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	6a1a      	ldr	r2, [r3, #32]
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	691b      	ldr	r3, [r3, #16]
 8005034:	429a      	cmp	r2, r3
 8005036:	d30b      	bcc.n	8005050 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	691b      	ldr	r3, [r3, #16]
 800503c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	6a1a      	ldr	r2, [r3, #32]
 8005044:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005048:	1ad2      	subs	r2, r2, r3
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	621a      	str	r2, [r3, #32]
 800504e:	e017      	b.n	8005080 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	6a1b      	ldr	r3, [r3, #32]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d108      	bne.n	800506a <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8005058:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800505c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	2200      	movs	r2, #0
 8005064:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8005068:	e00a      	b.n	8005080 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	6a1b      	ldr	r3, [r3, #32]
 800506e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	2200      	movs	r2, #0
 8005076:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	2200      	movs	r2, #0
 800507c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	657b      	str	r3, [r7, #84]	; 0x54
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	785b      	ldrb	r3, [r3, #1]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d165      	bne.n	800515a <HAL_PCD_EP_DB_Transmit+0x750>
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800509c:	b29b      	uxth	r3, r3
 800509e:	461a      	mov	r2, r3
 80050a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050a2:	4413      	add	r3, r2
 80050a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	781b      	ldrb	r3, [r3, #0]
 80050aa:	011a      	lsls	r2, r3, #4
 80050ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050ae:	4413      	add	r3, r2
 80050b0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80050b4:	65bb      	str	r3, [r7, #88]	; 0x58
 80050b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050b8:	881b      	ldrh	r3, [r3, #0]
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80050c0:	b29a      	uxth	r2, r3
 80050c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050c4:	801a      	strh	r2, [r3, #0]
 80050c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80050ca:	2b3e      	cmp	r3, #62	; 0x3e
 80050cc:	d91d      	bls.n	800510a <HAL_PCD_EP_DB_Transmit+0x700>
 80050ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80050d2:	095b      	lsrs	r3, r3, #5
 80050d4:	66bb      	str	r3, [r7, #104]	; 0x68
 80050d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80050da:	f003 031f 	and.w	r3, r3, #31
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d102      	bne.n	80050e8 <HAL_PCD_EP_DB_Transmit+0x6de>
 80050e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80050e4:	3b01      	subs	r3, #1
 80050e6:	66bb      	str	r3, [r7, #104]	; 0x68
 80050e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050ea:	881b      	ldrh	r3, [r3, #0]
 80050ec:	b29a      	uxth	r2, r3
 80050ee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	029b      	lsls	r3, r3, #10
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	4313      	orrs	r3, r2
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80050fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005102:	b29a      	uxth	r2, r3
 8005104:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005106:	801a      	strh	r2, [r3, #0]
 8005108:	e041      	b.n	800518e <HAL_PCD_EP_DB_Transmit+0x784>
 800510a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800510e:	2b00      	cmp	r3, #0
 8005110:	d10a      	bne.n	8005128 <HAL_PCD_EP_DB_Transmit+0x71e>
 8005112:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005114:	881b      	ldrh	r3, [r3, #0]
 8005116:	b29b      	uxth	r3, r3
 8005118:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800511c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005120:	b29a      	uxth	r2, r3
 8005122:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005124:	801a      	strh	r2, [r3, #0]
 8005126:	e032      	b.n	800518e <HAL_PCD_EP_DB_Transmit+0x784>
 8005128:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800512c:	085b      	lsrs	r3, r3, #1
 800512e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005130:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005134:	f003 0301 	and.w	r3, r3, #1
 8005138:	2b00      	cmp	r3, #0
 800513a:	d002      	beq.n	8005142 <HAL_PCD_EP_DB_Transmit+0x738>
 800513c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800513e:	3301      	adds	r3, #1
 8005140:	66bb      	str	r3, [r7, #104]	; 0x68
 8005142:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005144:	881b      	ldrh	r3, [r3, #0]
 8005146:	b29a      	uxth	r2, r3
 8005148:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800514a:	b29b      	uxth	r3, r3
 800514c:	029b      	lsls	r3, r3, #10
 800514e:	b29b      	uxth	r3, r3
 8005150:	4313      	orrs	r3, r2
 8005152:	b29a      	uxth	r2, r3
 8005154:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005156:	801a      	strh	r2, [r3, #0]
 8005158:	e019      	b.n	800518e <HAL_PCD_EP_DB_Transmit+0x784>
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	785b      	ldrb	r3, [r3, #1]
 800515e:	2b01      	cmp	r3, #1
 8005160:	d115      	bne.n	800518e <HAL_PCD_EP_DB_Transmit+0x784>
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800516a:	b29b      	uxth	r3, r3
 800516c:	461a      	mov	r2, r3
 800516e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005170:	4413      	add	r3, r2
 8005172:	657b      	str	r3, [r7, #84]	; 0x54
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	011a      	lsls	r2, r3, #4
 800517a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800517c:	4413      	add	r3, r2
 800517e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005182:	653b      	str	r3, [r7, #80]	; 0x50
 8005184:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005188:	b29a      	uxth	r2, r3
 800518a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800518c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	6818      	ldr	r0, [r3, #0]
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	6959      	ldr	r1, [r3, #20]
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	895a      	ldrh	r2, [r3, #10]
 800519a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800519e:	b29b      	uxth	r3, r3
 80051a0:	f005 ff34 	bl	800b00c <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	461a      	mov	r2, r3
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	781b      	ldrb	r3, [r3, #0]
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	4413      	add	r3, r2
 80051b2:	881b      	ldrh	r3, [r3, #0]
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051be:	82bb      	strh	r3, [r7, #20]
 80051c0:	8abb      	ldrh	r3, [r7, #20]
 80051c2:	f083 0310 	eor.w	r3, r3, #16
 80051c6:	82bb      	strh	r3, [r7, #20]
 80051c8:	8abb      	ldrh	r3, [r7, #20]
 80051ca:	f083 0320 	eor.w	r3, r3, #32
 80051ce:	82bb      	strh	r3, [r7, #20]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	461a      	mov	r2, r3
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	781b      	ldrb	r3, [r3, #0]
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	441a      	add	r2, r3
 80051de:	8abb      	ldrh	r3, [r7, #20]
 80051e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3790      	adds	r7, #144	; 0x90
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}

080051fe <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80051fe:	b480      	push	{r7}
 8005200:	b087      	sub	sp, #28
 8005202:	af00      	add	r7, sp, #0
 8005204:	60f8      	str	r0, [r7, #12]
 8005206:	607b      	str	r3, [r7, #4]
 8005208:	460b      	mov	r3, r1
 800520a:	817b      	strh	r3, [r7, #10]
 800520c:	4613      	mov	r3, r2
 800520e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005210:	897b      	ldrh	r3, [r7, #10]
 8005212:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005216:	b29b      	uxth	r3, r3
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00b      	beq.n	8005234 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800521c:	897b      	ldrh	r3, [r7, #10]
 800521e:	f003 0307 	and.w	r3, r3, #7
 8005222:	1c5a      	adds	r2, r3, #1
 8005224:	4613      	mov	r3, r2
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	4413      	add	r3, r2
 800522a:	00db      	lsls	r3, r3, #3
 800522c:	68fa      	ldr	r2, [r7, #12]
 800522e:	4413      	add	r3, r2
 8005230:	617b      	str	r3, [r7, #20]
 8005232:	e009      	b.n	8005248 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005234:	897a      	ldrh	r2, [r7, #10]
 8005236:	4613      	mov	r3, r2
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	4413      	add	r3, r2
 800523c:	00db      	lsls	r3, r3, #3
 800523e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	4413      	add	r3, r2
 8005246:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8005248:	893b      	ldrh	r3, [r7, #8]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d107      	bne.n	800525e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	2200      	movs	r2, #0
 8005252:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	b29a      	uxth	r2, r3
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	80da      	strh	r2, [r3, #6]
 800525c:	e00b      	b.n	8005276 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	2201      	movs	r2, #1
 8005262:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	b29a      	uxth	r2, r3
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	0c1b      	lsrs	r3, r3, #16
 8005270:	b29a      	uxth	r2, r3
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005276:	2300      	movs	r3, #0
}
 8005278:	4618      	mov	r0, r3
 800527a:	371c      	adds	r7, #28
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr

08005284 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800528a:	af00      	add	r7, sp, #0
 800528c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005290:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005294:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005296:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800529a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d102      	bne.n	80052aa <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	f001 b823 	b.w	80062f0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 0301 	and.w	r3, r3, #1
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	f000 817d 	beq.w	80055ba <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80052c0:	4bbc      	ldr	r3, [pc, #752]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	f003 030c 	and.w	r3, r3, #12
 80052c8:	2b04      	cmp	r3, #4
 80052ca:	d00c      	beq.n	80052e6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80052cc:	4bb9      	ldr	r3, [pc, #740]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	f003 030c 	and.w	r3, r3, #12
 80052d4:	2b08      	cmp	r3, #8
 80052d6:	d15c      	bne.n	8005392 <HAL_RCC_OscConfig+0x10e>
 80052d8:	4bb6      	ldr	r3, [pc, #728]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052e4:	d155      	bne.n	8005392 <HAL_RCC_OscConfig+0x10e>
 80052e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80052ea:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ee:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80052f2:	fa93 f3a3 	rbit	r3, r3
 80052f6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80052fa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052fe:	fab3 f383 	clz	r3, r3
 8005302:	b2db      	uxtb	r3, r3
 8005304:	095b      	lsrs	r3, r3, #5
 8005306:	b2db      	uxtb	r3, r3
 8005308:	f043 0301 	orr.w	r3, r3, #1
 800530c:	b2db      	uxtb	r3, r3
 800530e:	2b01      	cmp	r3, #1
 8005310:	d102      	bne.n	8005318 <HAL_RCC_OscConfig+0x94>
 8005312:	4ba8      	ldr	r3, [pc, #672]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	e015      	b.n	8005344 <HAL_RCC_OscConfig+0xc0>
 8005318:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800531c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005320:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8005324:	fa93 f3a3 	rbit	r3, r3
 8005328:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800532c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005330:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8005334:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8005338:	fa93 f3a3 	rbit	r3, r3
 800533c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8005340:	4b9c      	ldr	r3, [pc, #624]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 8005342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005344:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005348:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800534c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8005350:	fa92 f2a2 	rbit	r2, r2
 8005354:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8005358:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800535c:	fab2 f282 	clz	r2, r2
 8005360:	b2d2      	uxtb	r2, r2
 8005362:	f042 0220 	orr.w	r2, r2, #32
 8005366:	b2d2      	uxtb	r2, r2
 8005368:	f002 021f 	and.w	r2, r2, #31
 800536c:	2101      	movs	r1, #1
 800536e:	fa01 f202 	lsl.w	r2, r1, r2
 8005372:	4013      	ands	r3, r2
 8005374:	2b00      	cmp	r3, #0
 8005376:	f000 811f 	beq.w	80055b8 <HAL_RCC_OscConfig+0x334>
 800537a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800537e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	2b00      	cmp	r3, #0
 8005388:	f040 8116 	bne.w	80055b8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	f000 bfaf 	b.w	80062f0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005392:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005396:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053a2:	d106      	bne.n	80053b2 <HAL_RCC_OscConfig+0x12e>
 80053a4:	4b83      	ldr	r3, [pc, #524]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a82      	ldr	r2, [pc, #520]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 80053aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053ae:	6013      	str	r3, [r2, #0]
 80053b0:	e036      	b.n	8005420 <HAL_RCC_OscConfig+0x19c>
 80053b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d10c      	bne.n	80053dc <HAL_RCC_OscConfig+0x158>
 80053c2:	4b7c      	ldr	r3, [pc, #496]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a7b      	ldr	r2, [pc, #492]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 80053c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053cc:	6013      	str	r3, [r2, #0]
 80053ce:	4b79      	ldr	r3, [pc, #484]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a78      	ldr	r2, [pc, #480]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 80053d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80053d8:	6013      	str	r3, [r2, #0]
 80053da:	e021      	b.n	8005420 <HAL_RCC_OscConfig+0x19c>
 80053dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053e0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80053ec:	d10c      	bne.n	8005408 <HAL_RCC_OscConfig+0x184>
 80053ee:	4b71      	ldr	r3, [pc, #452]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a70      	ldr	r2, [pc, #448]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 80053f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80053f8:	6013      	str	r3, [r2, #0]
 80053fa:	4b6e      	ldr	r3, [pc, #440]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a6d      	ldr	r2, [pc, #436]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 8005400:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005404:	6013      	str	r3, [r2, #0]
 8005406:	e00b      	b.n	8005420 <HAL_RCC_OscConfig+0x19c>
 8005408:	4b6a      	ldr	r3, [pc, #424]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a69      	ldr	r2, [pc, #420]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 800540e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005412:	6013      	str	r3, [r2, #0]
 8005414:	4b67      	ldr	r3, [pc, #412]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a66      	ldr	r2, [pc, #408]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 800541a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800541e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005420:	4b64      	ldr	r3, [pc, #400]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 8005422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005424:	f023 020f 	bic.w	r2, r3, #15
 8005428:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800542c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	495f      	ldr	r1, [pc, #380]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 8005436:	4313      	orrs	r3, r2
 8005438:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800543a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800543e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d059      	beq.n	80054fe <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800544a:	f7fd f9cb 	bl	80027e4 <HAL_GetTick>
 800544e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005452:	e00a      	b.n	800546a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005454:	f7fd f9c6 	bl	80027e4 <HAL_GetTick>
 8005458:	4602      	mov	r2, r0
 800545a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800545e:	1ad3      	subs	r3, r2, r3
 8005460:	2b64      	cmp	r3, #100	; 0x64
 8005462:	d902      	bls.n	800546a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8005464:	2303      	movs	r3, #3
 8005466:	f000 bf43 	b.w	80062f0 <HAL_RCC_OscConfig+0x106c>
 800546a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800546e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005472:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8005476:	fa93 f3a3 	rbit	r3, r3
 800547a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800547e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005482:	fab3 f383 	clz	r3, r3
 8005486:	b2db      	uxtb	r3, r3
 8005488:	095b      	lsrs	r3, r3, #5
 800548a:	b2db      	uxtb	r3, r3
 800548c:	f043 0301 	orr.w	r3, r3, #1
 8005490:	b2db      	uxtb	r3, r3
 8005492:	2b01      	cmp	r3, #1
 8005494:	d102      	bne.n	800549c <HAL_RCC_OscConfig+0x218>
 8005496:	4b47      	ldr	r3, [pc, #284]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	e015      	b.n	80054c8 <HAL_RCC_OscConfig+0x244>
 800549c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80054a0:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054a4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80054a8:	fa93 f3a3 	rbit	r3, r3
 80054ac:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80054b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80054b4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80054b8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80054bc:	fa93 f3a3 	rbit	r3, r3
 80054c0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80054c4:	4b3b      	ldr	r3, [pc, #236]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 80054c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80054cc:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80054d0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80054d4:	fa92 f2a2 	rbit	r2, r2
 80054d8:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80054dc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80054e0:	fab2 f282 	clz	r2, r2
 80054e4:	b2d2      	uxtb	r2, r2
 80054e6:	f042 0220 	orr.w	r2, r2, #32
 80054ea:	b2d2      	uxtb	r2, r2
 80054ec:	f002 021f 	and.w	r2, r2, #31
 80054f0:	2101      	movs	r1, #1
 80054f2:	fa01 f202 	lsl.w	r2, r1, r2
 80054f6:	4013      	ands	r3, r2
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d0ab      	beq.n	8005454 <HAL_RCC_OscConfig+0x1d0>
 80054fc:	e05d      	b.n	80055ba <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054fe:	f7fd f971 	bl	80027e4 <HAL_GetTick>
 8005502:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005506:	e00a      	b.n	800551e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005508:	f7fd f96c 	bl	80027e4 <HAL_GetTick>
 800550c:	4602      	mov	r2, r0
 800550e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005512:	1ad3      	subs	r3, r2, r3
 8005514:	2b64      	cmp	r3, #100	; 0x64
 8005516:	d902      	bls.n	800551e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8005518:	2303      	movs	r3, #3
 800551a:	f000 bee9 	b.w	80062f0 <HAL_RCC_OscConfig+0x106c>
 800551e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005522:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005526:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800552a:	fa93 f3a3 	rbit	r3, r3
 800552e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8005532:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005536:	fab3 f383 	clz	r3, r3
 800553a:	b2db      	uxtb	r3, r3
 800553c:	095b      	lsrs	r3, r3, #5
 800553e:	b2db      	uxtb	r3, r3
 8005540:	f043 0301 	orr.w	r3, r3, #1
 8005544:	b2db      	uxtb	r3, r3
 8005546:	2b01      	cmp	r3, #1
 8005548:	d102      	bne.n	8005550 <HAL_RCC_OscConfig+0x2cc>
 800554a:	4b1a      	ldr	r3, [pc, #104]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	e015      	b.n	800557c <HAL_RCC_OscConfig+0x2f8>
 8005550:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005554:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005558:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800555c:	fa93 f3a3 	rbit	r3, r3
 8005560:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8005564:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005568:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800556c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8005570:	fa93 f3a3 	rbit	r3, r3
 8005574:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8005578:	4b0e      	ldr	r3, [pc, #56]	; (80055b4 <HAL_RCC_OscConfig+0x330>)
 800557a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005580:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8005584:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8005588:	fa92 f2a2 	rbit	r2, r2
 800558c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8005590:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8005594:	fab2 f282 	clz	r2, r2
 8005598:	b2d2      	uxtb	r2, r2
 800559a:	f042 0220 	orr.w	r2, r2, #32
 800559e:	b2d2      	uxtb	r2, r2
 80055a0:	f002 021f 	and.w	r2, r2, #31
 80055a4:	2101      	movs	r1, #1
 80055a6:	fa01 f202 	lsl.w	r2, r1, r2
 80055aa:	4013      	ands	r3, r2
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d1ab      	bne.n	8005508 <HAL_RCC_OscConfig+0x284>
 80055b0:	e003      	b.n	80055ba <HAL_RCC_OscConfig+0x336>
 80055b2:	bf00      	nop
 80055b4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055be:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f003 0302 	and.w	r3, r3, #2
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	f000 817d 	beq.w	80058ca <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80055d0:	4ba6      	ldr	r3, [pc, #664]	; (800586c <HAL_RCC_OscConfig+0x5e8>)
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	f003 030c 	and.w	r3, r3, #12
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d00b      	beq.n	80055f4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80055dc:	4ba3      	ldr	r3, [pc, #652]	; (800586c <HAL_RCC_OscConfig+0x5e8>)
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f003 030c 	and.w	r3, r3, #12
 80055e4:	2b08      	cmp	r3, #8
 80055e6:	d172      	bne.n	80056ce <HAL_RCC_OscConfig+0x44a>
 80055e8:	4ba0      	ldr	r3, [pc, #640]	; (800586c <HAL_RCC_OscConfig+0x5e8>)
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d16c      	bne.n	80056ce <HAL_RCC_OscConfig+0x44a>
 80055f4:	2302      	movs	r3, #2
 80055f6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055fa:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80055fe:	fa93 f3a3 	rbit	r3, r3
 8005602:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8005606:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800560a:	fab3 f383 	clz	r3, r3
 800560e:	b2db      	uxtb	r3, r3
 8005610:	095b      	lsrs	r3, r3, #5
 8005612:	b2db      	uxtb	r3, r3
 8005614:	f043 0301 	orr.w	r3, r3, #1
 8005618:	b2db      	uxtb	r3, r3
 800561a:	2b01      	cmp	r3, #1
 800561c:	d102      	bne.n	8005624 <HAL_RCC_OscConfig+0x3a0>
 800561e:	4b93      	ldr	r3, [pc, #588]	; (800586c <HAL_RCC_OscConfig+0x5e8>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	e013      	b.n	800564c <HAL_RCC_OscConfig+0x3c8>
 8005624:	2302      	movs	r3, #2
 8005626:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800562a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800562e:	fa93 f3a3 	rbit	r3, r3
 8005632:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8005636:	2302      	movs	r3, #2
 8005638:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800563c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005640:	fa93 f3a3 	rbit	r3, r3
 8005644:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8005648:	4b88      	ldr	r3, [pc, #544]	; (800586c <HAL_RCC_OscConfig+0x5e8>)
 800564a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564c:	2202      	movs	r2, #2
 800564e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8005652:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8005656:	fa92 f2a2 	rbit	r2, r2
 800565a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800565e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8005662:	fab2 f282 	clz	r2, r2
 8005666:	b2d2      	uxtb	r2, r2
 8005668:	f042 0220 	orr.w	r2, r2, #32
 800566c:	b2d2      	uxtb	r2, r2
 800566e:	f002 021f 	and.w	r2, r2, #31
 8005672:	2101      	movs	r1, #1
 8005674:	fa01 f202 	lsl.w	r2, r1, r2
 8005678:	4013      	ands	r3, r2
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00a      	beq.n	8005694 <HAL_RCC_OscConfig+0x410>
 800567e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005682:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	691b      	ldr	r3, [r3, #16]
 800568a:	2b01      	cmp	r3, #1
 800568c:	d002      	beq.n	8005694 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	f000 be2e 	b.w	80062f0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005694:	4b75      	ldr	r3, [pc, #468]	; (800586c <HAL_RCC_OscConfig+0x5e8>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800569c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056a0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	695b      	ldr	r3, [r3, #20]
 80056a8:	21f8      	movs	r1, #248	; 0xf8
 80056aa:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ae:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80056b2:	fa91 f1a1 	rbit	r1, r1
 80056b6:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80056ba:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80056be:	fab1 f181 	clz	r1, r1
 80056c2:	b2c9      	uxtb	r1, r1
 80056c4:	408b      	lsls	r3, r1
 80056c6:	4969      	ldr	r1, [pc, #420]	; (800586c <HAL_RCC_OscConfig+0x5e8>)
 80056c8:	4313      	orrs	r3, r2
 80056ca:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056cc:	e0fd      	b.n	80058ca <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80056ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	691b      	ldr	r3, [r3, #16]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	f000 8088 	beq.w	80057f0 <HAL_RCC_OscConfig+0x56c>
 80056e0:	2301      	movs	r3, #1
 80056e2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056e6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80056ea:	fa93 f3a3 	rbit	r3, r3
 80056ee:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80056f2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056f6:	fab3 f383 	clz	r3, r3
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005700:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005704:	009b      	lsls	r3, r3, #2
 8005706:	461a      	mov	r2, r3
 8005708:	2301      	movs	r3, #1
 800570a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800570c:	f7fd f86a 	bl	80027e4 <HAL_GetTick>
 8005710:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005714:	e00a      	b.n	800572c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005716:	f7fd f865 	bl	80027e4 <HAL_GetTick>
 800571a:	4602      	mov	r2, r0
 800571c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005720:	1ad3      	subs	r3, r2, r3
 8005722:	2b02      	cmp	r3, #2
 8005724:	d902      	bls.n	800572c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8005726:	2303      	movs	r3, #3
 8005728:	f000 bde2 	b.w	80062f0 <HAL_RCC_OscConfig+0x106c>
 800572c:	2302      	movs	r3, #2
 800572e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005732:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8005736:	fa93 f3a3 	rbit	r3, r3
 800573a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800573e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005742:	fab3 f383 	clz	r3, r3
 8005746:	b2db      	uxtb	r3, r3
 8005748:	095b      	lsrs	r3, r3, #5
 800574a:	b2db      	uxtb	r3, r3
 800574c:	f043 0301 	orr.w	r3, r3, #1
 8005750:	b2db      	uxtb	r3, r3
 8005752:	2b01      	cmp	r3, #1
 8005754:	d102      	bne.n	800575c <HAL_RCC_OscConfig+0x4d8>
 8005756:	4b45      	ldr	r3, [pc, #276]	; (800586c <HAL_RCC_OscConfig+0x5e8>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	e013      	b.n	8005784 <HAL_RCC_OscConfig+0x500>
 800575c:	2302      	movs	r3, #2
 800575e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005762:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8005766:	fa93 f3a3 	rbit	r3, r3
 800576a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800576e:	2302      	movs	r3, #2
 8005770:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8005774:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8005778:	fa93 f3a3 	rbit	r3, r3
 800577c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8005780:	4b3a      	ldr	r3, [pc, #232]	; (800586c <HAL_RCC_OscConfig+0x5e8>)
 8005782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005784:	2202      	movs	r2, #2
 8005786:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800578a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800578e:	fa92 f2a2 	rbit	r2, r2
 8005792:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8005796:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800579a:	fab2 f282 	clz	r2, r2
 800579e:	b2d2      	uxtb	r2, r2
 80057a0:	f042 0220 	orr.w	r2, r2, #32
 80057a4:	b2d2      	uxtb	r2, r2
 80057a6:	f002 021f 	and.w	r2, r2, #31
 80057aa:	2101      	movs	r1, #1
 80057ac:	fa01 f202 	lsl.w	r2, r1, r2
 80057b0:	4013      	ands	r3, r2
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d0af      	beq.n	8005716 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057b6:	4b2d      	ldr	r3, [pc, #180]	; (800586c <HAL_RCC_OscConfig+0x5e8>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057c2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	695b      	ldr	r3, [r3, #20]
 80057ca:	21f8      	movs	r1, #248	; 0xf8
 80057cc:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057d0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80057d4:	fa91 f1a1 	rbit	r1, r1
 80057d8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80057dc:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80057e0:	fab1 f181 	clz	r1, r1
 80057e4:	b2c9      	uxtb	r1, r1
 80057e6:	408b      	lsls	r3, r1
 80057e8:	4920      	ldr	r1, [pc, #128]	; (800586c <HAL_RCC_OscConfig+0x5e8>)
 80057ea:	4313      	orrs	r3, r2
 80057ec:	600b      	str	r3, [r1, #0]
 80057ee:	e06c      	b.n	80058ca <HAL_RCC_OscConfig+0x646>
 80057f0:	2301      	movs	r3, #1
 80057f2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057f6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80057fa:	fa93 f3a3 	rbit	r3, r3
 80057fe:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8005802:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005806:	fab3 f383 	clz	r3, r3
 800580a:	b2db      	uxtb	r3, r3
 800580c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005810:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005814:	009b      	lsls	r3, r3, #2
 8005816:	461a      	mov	r2, r3
 8005818:	2300      	movs	r3, #0
 800581a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800581c:	f7fc ffe2 	bl	80027e4 <HAL_GetTick>
 8005820:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005824:	e00a      	b.n	800583c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005826:	f7fc ffdd 	bl	80027e4 <HAL_GetTick>
 800582a:	4602      	mov	r2, r0
 800582c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005830:	1ad3      	subs	r3, r2, r3
 8005832:	2b02      	cmp	r3, #2
 8005834:	d902      	bls.n	800583c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8005836:	2303      	movs	r3, #3
 8005838:	f000 bd5a 	b.w	80062f0 <HAL_RCC_OscConfig+0x106c>
 800583c:	2302      	movs	r3, #2
 800583e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005842:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005846:	fa93 f3a3 	rbit	r3, r3
 800584a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800584e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005852:	fab3 f383 	clz	r3, r3
 8005856:	b2db      	uxtb	r3, r3
 8005858:	095b      	lsrs	r3, r3, #5
 800585a:	b2db      	uxtb	r3, r3
 800585c:	f043 0301 	orr.w	r3, r3, #1
 8005860:	b2db      	uxtb	r3, r3
 8005862:	2b01      	cmp	r3, #1
 8005864:	d104      	bne.n	8005870 <HAL_RCC_OscConfig+0x5ec>
 8005866:	4b01      	ldr	r3, [pc, #4]	; (800586c <HAL_RCC_OscConfig+0x5e8>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	e015      	b.n	8005898 <HAL_RCC_OscConfig+0x614>
 800586c:	40021000 	.word	0x40021000
 8005870:	2302      	movs	r3, #2
 8005872:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005876:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800587a:	fa93 f3a3 	rbit	r3, r3
 800587e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005882:	2302      	movs	r3, #2
 8005884:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005888:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800588c:	fa93 f3a3 	rbit	r3, r3
 8005890:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005894:	4bc8      	ldr	r3, [pc, #800]	; (8005bb8 <HAL_RCC_OscConfig+0x934>)
 8005896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005898:	2202      	movs	r2, #2
 800589a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800589e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80058a2:	fa92 f2a2 	rbit	r2, r2
 80058a6:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80058aa:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80058ae:	fab2 f282 	clz	r2, r2
 80058b2:	b2d2      	uxtb	r2, r2
 80058b4:	f042 0220 	orr.w	r2, r2, #32
 80058b8:	b2d2      	uxtb	r2, r2
 80058ba:	f002 021f 	and.w	r2, r2, #31
 80058be:	2101      	movs	r1, #1
 80058c0:	fa01 f202 	lsl.w	r2, r1, r2
 80058c4:	4013      	ands	r3, r2
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d1ad      	bne.n	8005826 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 0308 	and.w	r3, r3, #8
 80058da:	2b00      	cmp	r3, #0
 80058dc:	f000 8110 	beq.w	8005b00 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	699b      	ldr	r3, [r3, #24]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d079      	beq.n	80059e4 <HAL_RCC_OscConfig+0x760>
 80058f0:	2301      	movs	r3, #1
 80058f2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058f6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80058fa:	fa93 f3a3 	rbit	r3, r3
 80058fe:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8005902:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005906:	fab3 f383 	clz	r3, r3
 800590a:	b2db      	uxtb	r3, r3
 800590c:	461a      	mov	r2, r3
 800590e:	4bab      	ldr	r3, [pc, #684]	; (8005bbc <HAL_RCC_OscConfig+0x938>)
 8005910:	4413      	add	r3, r2
 8005912:	009b      	lsls	r3, r3, #2
 8005914:	461a      	mov	r2, r3
 8005916:	2301      	movs	r3, #1
 8005918:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800591a:	f7fc ff63 	bl	80027e4 <HAL_GetTick>
 800591e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005922:	e00a      	b.n	800593a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005924:	f7fc ff5e 	bl	80027e4 <HAL_GetTick>
 8005928:	4602      	mov	r2, r0
 800592a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800592e:	1ad3      	subs	r3, r2, r3
 8005930:	2b02      	cmp	r3, #2
 8005932:	d902      	bls.n	800593a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8005934:	2303      	movs	r3, #3
 8005936:	f000 bcdb 	b.w	80062f0 <HAL_RCC_OscConfig+0x106c>
 800593a:	2302      	movs	r3, #2
 800593c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005940:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005944:	fa93 f3a3 	rbit	r3, r3
 8005948:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800594c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005950:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005954:	2202      	movs	r2, #2
 8005956:	601a      	str	r2, [r3, #0]
 8005958:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800595c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	fa93 f2a3 	rbit	r2, r3
 8005966:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800596a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800596e:	601a      	str	r2, [r3, #0]
 8005970:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005974:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005978:	2202      	movs	r2, #2
 800597a:	601a      	str	r2, [r3, #0]
 800597c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005980:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	fa93 f2a3 	rbit	r2, r3
 800598a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800598e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005992:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005994:	4b88      	ldr	r3, [pc, #544]	; (8005bb8 <HAL_RCC_OscConfig+0x934>)
 8005996:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005998:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800599c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80059a0:	2102      	movs	r1, #2
 80059a2:	6019      	str	r1, [r3, #0]
 80059a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059a8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	fa93 f1a3 	rbit	r1, r3
 80059b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059b6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80059ba:	6019      	str	r1, [r3, #0]
  return result;
 80059bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059c0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	fab3 f383 	clz	r3, r3
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80059d0:	b2db      	uxtb	r3, r3
 80059d2:	f003 031f 	and.w	r3, r3, #31
 80059d6:	2101      	movs	r1, #1
 80059d8:	fa01 f303 	lsl.w	r3, r1, r3
 80059dc:	4013      	ands	r3, r2
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d0a0      	beq.n	8005924 <HAL_RCC_OscConfig+0x6a0>
 80059e2:	e08d      	b.n	8005b00 <HAL_RCC_OscConfig+0x87c>
 80059e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059e8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80059ec:	2201      	movs	r2, #1
 80059ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059f4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	fa93 f2a3 	rbit	r2, r3
 80059fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a02:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005a06:	601a      	str	r2, [r3, #0]
  return result;
 8005a08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a0c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005a10:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a12:	fab3 f383 	clz	r3, r3
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	461a      	mov	r2, r3
 8005a1a:	4b68      	ldr	r3, [pc, #416]	; (8005bbc <HAL_RCC_OscConfig+0x938>)
 8005a1c:	4413      	add	r3, r2
 8005a1e:	009b      	lsls	r3, r3, #2
 8005a20:	461a      	mov	r2, r3
 8005a22:	2300      	movs	r3, #0
 8005a24:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a26:	f7fc fedd 	bl	80027e4 <HAL_GetTick>
 8005a2a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a2e:	e00a      	b.n	8005a46 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a30:	f7fc fed8 	bl	80027e4 <HAL_GetTick>
 8005a34:	4602      	mov	r2, r0
 8005a36:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d902      	bls.n	8005a46 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	f000 bc55 	b.w	80062f0 <HAL_RCC_OscConfig+0x106c>
 8005a46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a4a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005a4e:	2202      	movs	r2, #2
 8005a50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a56:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	fa93 f2a3 	rbit	r2, r3
 8005a60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a64:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8005a68:	601a      	str	r2, [r3, #0]
 8005a6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a6e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8005a72:	2202      	movs	r2, #2
 8005a74:	601a      	str	r2, [r3, #0]
 8005a76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a7a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	fa93 f2a3 	rbit	r2, r3
 8005a84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a88:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005a8c:	601a      	str	r2, [r3, #0]
 8005a8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a92:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005a96:	2202      	movs	r2, #2
 8005a98:	601a      	str	r2, [r3, #0]
 8005a9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a9e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	fa93 f2a3 	rbit	r2, r3
 8005aa8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005aac:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8005ab0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ab2:	4b41      	ldr	r3, [pc, #260]	; (8005bb8 <HAL_RCC_OscConfig+0x934>)
 8005ab4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005ab6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005aba:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005abe:	2102      	movs	r1, #2
 8005ac0:	6019      	str	r1, [r3, #0]
 8005ac2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ac6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	fa93 f1a3 	rbit	r1, r3
 8005ad0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ad4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8005ad8:	6019      	str	r1, [r3, #0]
  return result;
 8005ada:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ade:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	fab3 f383 	clz	r3, r3
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	f003 031f 	and.w	r3, r3, #31
 8005af4:	2101      	movs	r1, #1
 8005af6:	fa01 f303 	lsl.w	r3, r1, r3
 8005afa:	4013      	ands	r3, r2
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d197      	bne.n	8005a30 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b04:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f003 0304 	and.w	r3, r3, #4
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	f000 81a1 	beq.w	8005e58 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b16:	2300      	movs	r3, #0
 8005b18:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b1c:	4b26      	ldr	r3, [pc, #152]	; (8005bb8 <HAL_RCC_OscConfig+0x934>)
 8005b1e:	69db      	ldr	r3, [r3, #28]
 8005b20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d116      	bne.n	8005b56 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b28:	4b23      	ldr	r3, [pc, #140]	; (8005bb8 <HAL_RCC_OscConfig+0x934>)
 8005b2a:	69db      	ldr	r3, [r3, #28]
 8005b2c:	4a22      	ldr	r2, [pc, #136]	; (8005bb8 <HAL_RCC_OscConfig+0x934>)
 8005b2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b32:	61d3      	str	r3, [r2, #28]
 8005b34:	4b20      	ldr	r3, [pc, #128]	; (8005bb8 <HAL_RCC_OscConfig+0x934>)
 8005b36:	69db      	ldr	r3, [r3, #28]
 8005b38:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005b3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b40:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8005b44:	601a      	str	r2, [r3, #0]
 8005b46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b4a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8005b4e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005b50:	2301      	movs	r3, #1
 8005b52:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b56:	4b1a      	ldr	r3, [pc, #104]	; (8005bc0 <HAL_RCC_OscConfig+0x93c>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d11a      	bne.n	8005b98 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b62:	4b17      	ldr	r3, [pc, #92]	; (8005bc0 <HAL_RCC_OscConfig+0x93c>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a16      	ldr	r2, [pc, #88]	; (8005bc0 <HAL_RCC_OscConfig+0x93c>)
 8005b68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b6c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b6e:	f7fc fe39 	bl	80027e4 <HAL_GetTick>
 8005b72:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b76:	e009      	b.n	8005b8c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b78:	f7fc fe34 	bl	80027e4 <HAL_GetTick>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	2b64      	cmp	r3, #100	; 0x64
 8005b86:	d901      	bls.n	8005b8c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	e3b1      	b.n	80062f0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b8c:	4b0c      	ldr	r3, [pc, #48]	; (8005bc0 <HAL_RCC_OscConfig+0x93c>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d0ef      	beq.n	8005b78 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b9c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d10d      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x940>
 8005ba8:	4b03      	ldr	r3, [pc, #12]	; (8005bb8 <HAL_RCC_OscConfig+0x934>)
 8005baa:	6a1b      	ldr	r3, [r3, #32]
 8005bac:	4a02      	ldr	r2, [pc, #8]	; (8005bb8 <HAL_RCC_OscConfig+0x934>)
 8005bae:	f043 0301 	orr.w	r3, r3, #1
 8005bb2:	6213      	str	r3, [r2, #32]
 8005bb4:	e03c      	b.n	8005c30 <HAL_RCC_OscConfig+0x9ac>
 8005bb6:	bf00      	nop
 8005bb8:	40021000 	.word	0x40021000
 8005bbc:	10908120 	.word	0x10908120
 8005bc0:	40007000 	.word	0x40007000
 8005bc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bc8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d10c      	bne.n	8005bee <HAL_RCC_OscConfig+0x96a>
 8005bd4:	4bc1      	ldr	r3, [pc, #772]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005bd6:	6a1b      	ldr	r3, [r3, #32]
 8005bd8:	4ac0      	ldr	r2, [pc, #768]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005bda:	f023 0301 	bic.w	r3, r3, #1
 8005bde:	6213      	str	r3, [r2, #32]
 8005be0:	4bbe      	ldr	r3, [pc, #760]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005be2:	6a1b      	ldr	r3, [r3, #32]
 8005be4:	4abd      	ldr	r2, [pc, #756]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005be6:	f023 0304 	bic.w	r3, r3, #4
 8005bea:	6213      	str	r3, [r2, #32]
 8005bec:	e020      	b.n	8005c30 <HAL_RCC_OscConfig+0x9ac>
 8005bee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bf2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	68db      	ldr	r3, [r3, #12]
 8005bfa:	2b05      	cmp	r3, #5
 8005bfc:	d10c      	bne.n	8005c18 <HAL_RCC_OscConfig+0x994>
 8005bfe:	4bb7      	ldr	r3, [pc, #732]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005c00:	6a1b      	ldr	r3, [r3, #32]
 8005c02:	4ab6      	ldr	r2, [pc, #728]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005c04:	f043 0304 	orr.w	r3, r3, #4
 8005c08:	6213      	str	r3, [r2, #32]
 8005c0a:	4bb4      	ldr	r3, [pc, #720]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005c0c:	6a1b      	ldr	r3, [r3, #32]
 8005c0e:	4ab3      	ldr	r2, [pc, #716]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005c10:	f043 0301 	orr.w	r3, r3, #1
 8005c14:	6213      	str	r3, [r2, #32]
 8005c16:	e00b      	b.n	8005c30 <HAL_RCC_OscConfig+0x9ac>
 8005c18:	4bb0      	ldr	r3, [pc, #704]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005c1a:	6a1b      	ldr	r3, [r3, #32]
 8005c1c:	4aaf      	ldr	r2, [pc, #700]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005c1e:	f023 0301 	bic.w	r3, r3, #1
 8005c22:	6213      	str	r3, [r2, #32]
 8005c24:	4bad      	ldr	r3, [pc, #692]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005c26:	6a1b      	ldr	r3, [r3, #32]
 8005c28:	4aac      	ldr	r2, [pc, #688]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005c2a:	f023 0304 	bic.w	r3, r3, #4
 8005c2e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005c30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c34:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68db      	ldr	r3, [r3, #12]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	f000 8081 	beq.w	8005d44 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c42:	f7fc fdcf 	bl	80027e4 <HAL_GetTick>
 8005c46:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c4a:	e00b      	b.n	8005c64 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c4c:	f7fc fdca 	bl	80027e4 <HAL_GetTick>
 8005c50:	4602      	mov	r2, r0
 8005c52:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d901      	bls.n	8005c64 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8005c60:	2303      	movs	r3, #3
 8005c62:	e345      	b.n	80062f0 <HAL_RCC_OscConfig+0x106c>
 8005c64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c68:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005c6c:	2202      	movs	r2, #2
 8005c6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c74:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	fa93 f2a3 	rbit	r2, r3
 8005c7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c82:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8005c86:	601a      	str	r2, [r3, #0]
 8005c88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c8c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005c90:	2202      	movs	r2, #2
 8005c92:	601a      	str	r2, [r3, #0]
 8005c94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c98:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	fa93 f2a3 	rbit	r2, r3
 8005ca2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ca6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005caa:	601a      	str	r2, [r3, #0]
  return result;
 8005cac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cb0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005cb4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cb6:	fab3 f383 	clz	r3, r3
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	095b      	lsrs	r3, r3, #5
 8005cbe:	b2db      	uxtb	r3, r3
 8005cc0:	f043 0302 	orr.w	r3, r3, #2
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	2b02      	cmp	r3, #2
 8005cc8:	d102      	bne.n	8005cd0 <HAL_RCC_OscConfig+0xa4c>
 8005cca:	4b84      	ldr	r3, [pc, #528]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005ccc:	6a1b      	ldr	r3, [r3, #32]
 8005cce:	e013      	b.n	8005cf8 <HAL_RCC_OscConfig+0xa74>
 8005cd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cd4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005cd8:	2202      	movs	r2, #2
 8005cda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ce0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	fa93 f2a3 	rbit	r2, r3
 8005cea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cee:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8005cf2:	601a      	str	r2, [r3, #0]
 8005cf4:	4b79      	ldr	r3, [pc, #484]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005cfc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8005d00:	2102      	movs	r1, #2
 8005d02:	6011      	str	r1, [r2, #0]
 8005d04:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005d08:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8005d0c:	6812      	ldr	r2, [r2, #0]
 8005d0e:	fa92 f1a2 	rbit	r1, r2
 8005d12:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005d16:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005d1a:	6011      	str	r1, [r2, #0]
  return result;
 8005d1c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005d20:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005d24:	6812      	ldr	r2, [r2, #0]
 8005d26:	fab2 f282 	clz	r2, r2
 8005d2a:	b2d2      	uxtb	r2, r2
 8005d2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d30:	b2d2      	uxtb	r2, r2
 8005d32:	f002 021f 	and.w	r2, r2, #31
 8005d36:	2101      	movs	r1, #1
 8005d38:	fa01 f202 	lsl.w	r2, r1, r2
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d084      	beq.n	8005c4c <HAL_RCC_OscConfig+0x9c8>
 8005d42:	e07f      	b.n	8005e44 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d44:	f7fc fd4e 	bl	80027e4 <HAL_GetTick>
 8005d48:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d4c:	e00b      	b.n	8005d66 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d4e:	f7fc fd49 	bl	80027e4 <HAL_GetTick>
 8005d52:	4602      	mov	r2, r0
 8005d54:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005d58:	1ad3      	subs	r3, r2, r3
 8005d5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d901      	bls.n	8005d66 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	e2c4      	b.n	80062f0 <HAL_RCC_OscConfig+0x106c>
 8005d66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d6a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005d6e:	2202      	movs	r2, #2
 8005d70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d76:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	fa93 f2a3 	rbit	r2, r3
 8005d80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d84:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8005d88:	601a      	str	r2, [r3, #0]
 8005d8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d8e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8005d92:	2202      	movs	r2, #2
 8005d94:	601a      	str	r2, [r3, #0]
 8005d96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d9a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	fa93 f2a3 	rbit	r2, r3
 8005da4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005da8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005dac:	601a      	str	r2, [r3, #0]
  return result;
 8005dae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005db2:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005db6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005db8:	fab3 f383 	clz	r3, r3
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	095b      	lsrs	r3, r3, #5
 8005dc0:	b2db      	uxtb	r3, r3
 8005dc2:	f043 0302 	orr.w	r3, r3, #2
 8005dc6:	b2db      	uxtb	r3, r3
 8005dc8:	2b02      	cmp	r3, #2
 8005dca:	d102      	bne.n	8005dd2 <HAL_RCC_OscConfig+0xb4e>
 8005dcc:	4b43      	ldr	r3, [pc, #268]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005dce:	6a1b      	ldr	r3, [r3, #32]
 8005dd0:	e013      	b.n	8005dfa <HAL_RCC_OscConfig+0xb76>
 8005dd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005dd6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005dda:	2202      	movs	r2, #2
 8005ddc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005de2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	fa93 f2a3 	rbit	r2, r3
 8005dec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005df0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005df4:	601a      	str	r2, [r3, #0]
 8005df6:	4b39      	ldr	r3, [pc, #228]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005dfe:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8005e02:	2102      	movs	r1, #2
 8005e04:	6011      	str	r1, [r2, #0]
 8005e06:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005e0a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8005e0e:	6812      	ldr	r2, [r2, #0]
 8005e10:	fa92 f1a2 	rbit	r1, r2
 8005e14:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005e18:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005e1c:	6011      	str	r1, [r2, #0]
  return result;
 8005e1e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005e22:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005e26:	6812      	ldr	r2, [r2, #0]
 8005e28:	fab2 f282 	clz	r2, r2
 8005e2c:	b2d2      	uxtb	r2, r2
 8005e2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e32:	b2d2      	uxtb	r2, r2
 8005e34:	f002 021f 	and.w	r2, r2, #31
 8005e38:	2101      	movs	r1, #1
 8005e3a:	fa01 f202 	lsl.w	r2, r1, r2
 8005e3e:	4013      	ands	r3, r2
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d184      	bne.n	8005d4e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005e44:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d105      	bne.n	8005e58 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e4c:	4b23      	ldr	r3, [pc, #140]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005e4e:	69db      	ldr	r3, [r3, #28]
 8005e50:	4a22      	ldr	r2, [pc, #136]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005e52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e56:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e5c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	69db      	ldr	r3, [r3, #28]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	f000 8242 	beq.w	80062ee <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e6a:	4b1c      	ldr	r3, [pc, #112]	; (8005edc <HAL_RCC_OscConfig+0xc58>)
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	f003 030c 	and.w	r3, r3, #12
 8005e72:	2b08      	cmp	r3, #8
 8005e74:	f000 8213 	beq.w	800629e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e7c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	69db      	ldr	r3, [r3, #28]
 8005e84:	2b02      	cmp	r3, #2
 8005e86:	f040 8162 	bne.w	800614e <HAL_RCC_OscConfig+0xeca>
 8005e8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e8e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005e92:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005e96:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e9c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	fa93 f2a3 	rbit	r2, r3
 8005ea6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005eaa:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005eae:	601a      	str	r2, [r3, #0]
  return result;
 8005eb0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005eb4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005eb8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005eba:	fab3 f383 	clz	r3, r3
 8005ebe:	b2db      	uxtb	r3, r3
 8005ec0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005ec4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	461a      	mov	r2, r3
 8005ecc:	2300      	movs	r3, #0
 8005ece:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ed0:	f7fc fc88 	bl	80027e4 <HAL_GetTick>
 8005ed4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ed8:	e00c      	b.n	8005ef4 <HAL_RCC_OscConfig+0xc70>
 8005eda:	bf00      	nop
 8005edc:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ee0:	f7fc fc80 	bl	80027e4 <HAL_GetTick>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005eea:	1ad3      	subs	r3, r2, r3
 8005eec:	2b02      	cmp	r3, #2
 8005eee:	d901      	bls.n	8005ef4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8005ef0:	2303      	movs	r3, #3
 8005ef2:	e1fd      	b.n	80062f0 <HAL_RCC_OscConfig+0x106c>
 8005ef4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ef8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005efc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f00:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f06:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	fa93 f2a3 	rbit	r2, r3
 8005f10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f14:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005f18:	601a      	str	r2, [r3, #0]
  return result;
 8005f1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f1e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005f22:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f24:	fab3 f383 	clz	r3, r3
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	095b      	lsrs	r3, r3, #5
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	f043 0301 	orr.w	r3, r3, #1
 8005f32:	b2db      	uxtb	r3, r3
 8005f34:	2b01      	cmp	r3, #1
 8005f36:	d102      	bne.n	8005f3e <HAL_RCC_OscConfig+0xcba>
 8005f38:	4bb0      	ldr	r3, [pc, #704]	; (80061fc <HAL_RCC_OscConfig+0xf78>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	e027      	b.n	8005f8e <HAL_RCC_OscConfig+0xd0a>
 8005f3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f42:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005f46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f4a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f50:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	fa93 f2a3 	rbit	r2, r3
 8005f5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f5e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8005f62:	601a      	str	r2, [r3, #0]
 8005f64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f68:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005f6c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f70:	601a      	str	r2, [r3, #0]
 8005f72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f76:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	fa93 f2a3 	rbit	r2, r3
 8005f80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f84:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005f88:	601a      	str	r2, [r3, #0]
 8005f8a:	4b9c      	ldr	r3, [pc, #624]	; (80061fc <HAL_RCC_OscConfig+0xf78>)
 8005f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f8e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005f92:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005f96:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005f9a:	6011      	str	r1, [r2, #0]
 8005f9c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005fa0:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005fa4:	6812      	ldr	r2, [r2, #0]
 8005fa6:	fa92 f1a2 	rbit	r1, r2
 8005faa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005fae:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005fb2:	6011      	str	r1, [r2, #0]
  return result;
 8005fb4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005fb8:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005fbc:	6812      	ldr	r2, [r2, #0]
 8005fbe:	fab2 f282 	clz	r2, r2
 8005fc2:	b2d2      	uxtb	r2, r2
 8005fc4:	f042 0220 	orr.w	r2, r2, #32
 8005fc8:	b2d2      	uxtb	r2, r2
 8005fca:	f002 021f 	and.w	r2, r2, #31
 8005fce:	2101      	movs	r1, #1
 8005fd0:	fa01 f202 	lsl.w	r2, r1, r2
 8005fd4:	4013      	ands	r3, r2
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d182      	bne.n	8005ee0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005fda:	4b88      	ldr	r3, [pc, #544]	; (80061fc <HAL_RCC_OscConfig+0xf78>)
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005fe2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005fe6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005fee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ff2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	6a1b      	ldr	r3, [r3, #32]
 8005ffa:	430b      	orrs	r3, r1
 8005ffc:	497f      	ldr	r1, [pc, #508]	; (80061fc <HAL_RCC_OscConfig+0xf78>)
 8005ffe:	4313      	orrs	r3, r2
 8006000:	604b      	str	r3, [r1, #4]
 8006002:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006006:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800600a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800600e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006010:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006014:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	fa93 f2a3 	rbit	r2, r3
 800601e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006022:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8006026:	601a      	str	r2, [r3, #0]
  return result;
 8006028:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800602c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8006030:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006032:	fab3 f383 	clz	r3, r3
 8006036:	b2db      	uxtb	r3, r3
 8006038:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800603c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	461a      	mov	r2, r3
 8006044:	2301      	movs	r3, #1
 8006046:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006048:	f7fc fbcc 	bl	80027e4 <HAL_GetTick>
 800604c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006050:	e009      	b.n	8006066 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006052:	f7fc fbc7 	bl	80027e4 <HAL_GetTick>
 8006056:	4602      	mov	r2, r0
 8006058:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800605c:	1ad3      	subs	r3, r2, r3
 800605e:	2b02      	cmp	r3, #2
 8006060:	d901      	bls.n	8006066 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8006062:	2303      	movs	r3, #3
 8006064:	e144      	b.n	80062f0 <HAL_RCC_OscConfig+0x106c>
 8006066:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800606a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800606e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006072:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006074:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006078:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	fa93 f2a3 	rbit	r2, r3
 8006082:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006086:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800608a:	601a      	str	r2, [r3, #0]
  return result;
 800608c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006090:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8006094:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006096:	fab3 f383 	clz	r3, r3
 800609a:	b2db      	uxtb	r3, r3
 800609c:	095b      	lsrs	r3, r3, #5
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	f043 0301 	orr.w	r3, r3, #1
 80060a4:	b2db      	uxtb	r3, r3
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d102      	bne.n	80060b0 <HAL_RCC_OscConfig+0xe2c>
 80060aa:	4b54      	ldr	r3, [pc, #336]	; (80061fc <HAL_RCC_OscConfig+0xf78>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	e027      	b.n	8006100 <HAL_RCC_OscConfig+0xe7c>
 80060b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80060b4:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80060b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80060bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80060c2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	fa93 f2a3 	rbit	r2, r3
 80060cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80060d0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80060d4:	601a      	str	r2, [r3, #0]
 80060d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80060da:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80060de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80060e2:	601a      	str	r2, [r3, #0]
 80060e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80060e8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	fa93 f2a3 	rbit	r2, r3
 80060f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80060f6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80060fa:	601a      	str	r2, [r3, #0]
 80060fc:	4b3f      	ldr	r3, [pc, #252]	; (80061fc <HAL_RCC_OscConfig+0xf78>)
 80060fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006100:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006104:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8006108:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800610c:	6011      	str	r1, [r2, #0]
 800610e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006112:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8006116:	6812      	ldr	r2, [r2, #0]
 8006118:	fa92 f1a2 	rbit	r1, r2
 800611c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006120:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8006124:	6011      	str	r1, [r2, #0]
  return result;
 8006126:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800612a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800612e:	6812      	ldr	r2, [r2, #0]
 8006130:	fab2 f282 	clz	r2, r2
 8006134:	b2d2      	uxtb	r2, r2
 8006136:	f042 0220 	orr.w	r2, r2, #32
 800613a:	b2d2      	uxtb	r2, r2
 800613c:	f002 021f 	and.w	r2, r2, #31
 8006140:	2101      	movs	r1, #1
 8006142:	fa01 f202 	lsl.w	r2, r1, r2
 8006146:	4013      	ands	r3, r2
 8006148:	2b00      	cmp	r3, #0
 800614a:	d082      	beq.n	8006052 <HAL_RCC_OscConfig+0xdce>
 800614c:	e0cf      	b.n	80062ee <HAL_RCC_OscConfig+0x106a>
 800614e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006152:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8006156:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800615a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800615c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006160:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	fa93 f2a3 	rbit	r2, r3
 800616a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800616e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8006172:	601a      	str	r2, [r3, #0]
  return result;
 8006174:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006178:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800617c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800617e:	fab3 f383 	clz	r3, r3
 8006182:	b2db      	uxtb	r3, r3
 8006184:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006188:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800618c:	009b      	lsls	r3, r3, #2
 800618e:	461a      	mov	r2, r3
 8006190:	2300      	movs	r3, #0
 8006192:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006194:	f7fc fb26 	bl	80027e4 <HAL_GetTick>
 8006198:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800619c:	e009      	b.n	80061b2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800619e:	f7fc fb21 	bl	80027e4 <HAL_GetTick>
 80061a2:	4602      	mov	r2, r0
 80061a4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80061a8:	1ad3      	subs	r3, r2, r3
 80061aa:	2b02      	cmp	r3, #2
 80061ac:	d901      	bls.n	80061b2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80061ae:	2303      	movs	r3, #3
 80061b0:	e09e      	b.n	80062f0 <HAL_RCC_OscConfig+0x106c>
 80061b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80061b6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80061ba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80061be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80061c4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	fa93 f2a3 	rbit	r2, r3
 80061ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80061d2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80061d6:	601a      	str	r2, [r3, #0]
  return result;
 80061d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80061dc:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80061e0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80061e2:	fab3 f383 	clz	r3, r3
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	095b      	lsrs	r3, r3, #5
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	f043 0301 	orr.w	r3, r3, #1
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d104      	bne.n	8006200 <HAL_RCC_OscConfig+0xf7c>
 80061f6:	4b01      	ldr	r3, [pc, #4]	; (80061fc <HAL_RCC_OscConfig+0xf78>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	e029      	b.n	8006250 <HAL_RCC_OscConfig+0xfcc>
 80061fc:	40021000 	.word	0x40021000
 8006200:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006204:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8006208:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800620c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800620e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006212:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	fa93 f2a3 	rbit	r2, r3
 800621c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006220:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8006224:	601a      	str	r2, [r3, #0]
 8006226:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800622a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800622e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006232:	601a      	str	r2, [r3, #0]
 8006234:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006238:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	fa93 f2a3 	rbit	r2, r3
 8006242:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006246:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800624a:	601a      	str	r2, [r3, #0]
 800624c:	4b2b      	ldr	r3, [pc, #172]	; (80062fc <HAL_RCC_OscConfig+0x1078>)
 800624e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006250:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006254:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8006258:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800625c:	6011      	str	r1, [r2, #0]
 800625e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006262:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8006266:	6812      	ldr	r2, [r2, #0]
 8006268:	fa92 f1a2 	rbit	r1, r2
 800626c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006270:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8006274:	6011      	str	r1, [r2, #0]
  return result;
 8006276:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800627a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800627e:	6812      	ldr	r2, [r2, #0]
 8006280:	fab2 f282 	clz	r2, r2
 8006284:	b2d2      	uxtb	r2, r2
 8006286:	f042 0220 	orr.w	r2, r2, #32
 800628a:	b2d2      	uxtb	r2, r2
 800628c:	f002 021f 	and.w	r2, r2, #31
 8006290:	2101      	movs	r1, #1
 8006292:	fa01 f202 	lsl.w	r2, r1, r2
 8006296:	4013      	ands	r3, r2
 8006298:	2b00      	cmp	r3, #0
 800629a:	d180      	bne.n	800619e <HAL_RCC_OscConfig+0xf1a>
 800629c:	e027      	b.n	80062ee <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800629e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80062a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	69db      	ldr	r3, [r3, #28]
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d101      	bne.n	80062b2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	e01e      	b.n	80062f0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80062b2:	4b12      	ldr	r3, [pc, #72]	; (80062fc <HAL_RCC_OscConfig+0x1078>)
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80062ba:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80062be:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80062c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80062c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	6a1b      	ldr	r3, [r3, #32]
 80062ce:	429a      	cmp	r2, r3
 80062d0:	d10b      	bne.n	80062ea <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80062d2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80062d6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80062da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80062de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d001      	beq.n	80062ee <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	e000      	b.n	80062f0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80062ee:	2300      	movs	r3, #0
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	40021000 	.word	0x40021000

08006300 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b09e      	sub	sp, #120	; 0x78
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800630a:	2300      	movs	r3, #0
 800630c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d101      	bne.n	8006318 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006314:	2301      	movs	r3, #1
 8006316:	e162      	b.n	80065de <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006318:	4b90      	ldr	r3, [pc, #576]	; (800655c <HAL_RCC_ClockConfig+0x25c>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f003 0307 	and.w	r3, r3, #7
 8006320:	683a      	ldr	r2, [r7, #0]
 8006322:	429a      	cmp	r2, r3
 8006324:	d910      	bls.n	8006348 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006326:	4b8d      	ldr	r3, [pc, #564]	; (800655c <HAL_RCC_ClockConfig+0x25c>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f023 0207 	bic.w	r2, r3, #7
 800632e:	498b      	ldr	r1, [pc, #556]	; (800655c <HAL_RCC_ClockConfig+0x25c>)
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	4313      	orrs	r3, r2
 8006334:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006336:	4b89      	ldr	r3, [pc, #548]	; (800655c <HAL_RCC_ClockConfig+0x25c>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f003 0307 	and.w	r3, r3, #7
 800633e:	683a      	ldr	r2, [r7, #0]
 8006340:	429a      	cmp	r2, r3
 8006342:	d001      	beq.n	8006348 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e14a      	b.n	80065de <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 0302 	and.w	r3, r3, #2
 8006350:	2b00      	cmp	r3, #0
 8006352:	d008      	beq.n	8006366 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006354:	4b82      	ldr	r3, [pc, #520]	; (8006560 <HAL_RCC_ClockConfig+0x260>)
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	497f      	ldr	r1, [pc, #508]	; (8006560 <HAL_RCC_ClockConfig+0x260>)
 8006362:	4313      	orrs	r3, r2
 8006364:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 0301 	and.w	r3, r3, #1
 800636e:	2b00      	cmp	r3, #0
 8006370:	f000 80dc 	beq.w	800652c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	2b01      	cmp	r3, #1
 800637a:	d13c      	bne.n	80063f6 <HAL_RCC_ClockConfig+0xf6>
 800637c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006380:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006382:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006384:	fa93 f3a3 	rbit	r3, r3
 8006388:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800638a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800638c:	fab3 f383 	clz	r3, r3
 8006390:	b2db      	uxtb	r3, r3
 8006392:	095b      	lsrs	r3, r3, #5
 8006394:	b2db      	uxtb	r3, r3
 8006396:	f043 0301 	orr.w	r3, r3, #1
 800639a:	b2db      	uxtb	r3, r3
 800639c:	2b01      	cmp	r3, #1
 800639e:	d102      	bne.n	80063a6 <HAL_RCC_ClockConfig+0xa6>
 80063a0:	4b6f      	ldr	r3, [pc, #444]	; (8006560 <HAL_RCC_ClockConfig+0x260>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	e00f      	b.n	80063c6 <HAL_RCC_ClockConfig+0xc6>
 80063a6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80063aa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063ac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80063ae:	fa93 f3a3 	rbit	r3, r3
 80063b2:	667b      	str	r3, [r7, #100]	; 0x64
 80063b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80063b8:	663b      	str	r3, [r7, #96]	; 0x60
 80063ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80063bc:	fa93 f3a3 	rbit	r3, r3
 80063c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80063c2:	4b67      	ldr	r3, [pc, #412]	; (8006560 <HAL_RCC_ClockConfig+0x260>)
 80063c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80063ca:	65ba      	str	r2, [r7, #88]	; 0x58
 80063cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80063ce:	fa92 f2a2 	rbit	r2, r2
 80063d2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80063d4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80063d6:	fab2 f282 	clz	r2, r2
 80063da:	b2d2      	uxtb	r2, r2
 80063dc:	f042 0220 	orr.w	r2, r2, #32
 80063e0:	b2d2      	uxtb	r2, r2
 80063e2:	f002 021f 	and.w	r2, r2, #31
 80063e6:	2101      	movs	r1, #1
 80063e8:	fa01 f202 	lsl.w	r2, r1, r2
 80063ec:	4013      	ands	r3, r2
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d17b      	bne.n	80064ea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80063f2:	2301      	movs	r3, #1
 80063f4:	e0f3      	b.n	80065de <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d13c      	bne.n	8006478 <HAL_RCC_ClockConfig+0x178>
 80063fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006402:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006404:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006406:	fa93 f3a3 	rbit	r3, r3
 800640a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800640c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800640e:	fab3 f383 	clz	r3, r3
 8006412:	b2db      	uxtb	r3, r3
 8006414:	095b      	lsrs	r3, r3, #5
 8006416:	b2db      	uxtb	r3, r3
 8006418:	f043 0301 	orr.w	r3, r3, #1
 800641c:	b2db      	uxtb	r3, r3
 800641e:	2b01      	cmp	r3, #1
 8006420:	d102      	bne.n	8006428 <HAL_RCC_ClockConfig+0x128>
 8006422:	4b4f      	ldr	r3, [pc, #316]	; (8006560 <HAL_RCC_ClockConfig+0x260>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	e00f      	b.n	8006448 <HAL_RCC_ClockConfig+0x148>
 8006428:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800642c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800642e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006430:	fa93 f3a3 	rbit	r3, r3
 8006434:	647b      	str	r3, [r7, #68]	; 0x44
 8006436:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800643a:	643b      	str	r3, [r7, #64]	; 0x40
 800643c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800643e:	fa93 f3a3 	rbit	r3, r3
 8006442:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006444:	4b46      	ldr	r3, [pc, #280]	; (8006560 <HAL_RCC_ClockConfig+0x260>)
 8006446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006448:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800644c:	63ba      	str	r2, [r7, #56]	; 0x38
 800644e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006450:	fa92 f2a2 	rbit	r2, r2
 8006454:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8006456:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006458:	fab2 f282 	clz	r2, r2
 800645c:	b2d2      	uxtb	r2, r2
 800645e:	f042 0220 	orr.w	r2, r2, #32
 8006462:	b2d2      	uxtb	r2, r2
 8006464:	f002 021f 	and.w	r2, r2, #31
 8006468:	2101      	movs	r1, #1
 800646a:	fa01 f202 	lsl.w	r2, r1, r2
 800646e:	4013      	ands	r3, r2
 8006470:	2b00      	cmp	r3, #0
 8006472:	d13a      	bne.n	80064ea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	e0b2      	b.n	80065de <HAL_RCC_ClockConfig+0x2de>
 8006478:	2302      	movs	r3, #2
 800647a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800647c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800647e:	fa93 f3a3 	rbit	r3, r3
 8006482:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006486:	fab3 f383 	clz	r3, r3
 800648a:	b2db      	uxtb	r3, r3
 800648c:	095b      	lsrs	r3, r3, #5
 800648e:	b2db      	uxtb	r3, r3
 8006490:	f043 0301 	orr.w	r3, r3, #1
 8006494:	b2db      	uxtb	r3, r3
 8006496:	2b01      	cmp	r3, #1
 8006498:	d102      	bne.n	80064a0 <HAL_RCC_ClockConfig+0x1a0>
 800649a:	4b31      	ldr	r3, [pc, #196]	; (8006560 <HAL_RCC_ClockConfig+0x260>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	e00d      	b.n	80064bc <HAL_RCC_ClockConfig+0x1bc>
 80064a0:	2302      	movs	r3, #2
 80064a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a6:	fa93 f3a3 	rbit	r3, r3
 80064aa:	627b      	str	r3, [r7, #36]	; 0x24
 80064ac:	2302      	movs	r3, #2
 80064ae:	623b      	str	r3, [r7, #32]
 80064b0:	6a3b      	ldr	r3, [r7, #32]
 80064b2:	fa93 f3a3 	rbit	r3, r3
 80064b6:	61fb      	str	r3, [r7, #28]
 80064b8:	4b29      	ldr	r3, [pc, #164]	; (8006560 <HAL_RCC_ClockConfig+0x260>)
 80064ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064bc:	2202      	movs	r2, #2
 80064be:	61ba      	str	r2, [r7, #24]
 80064c0:	69ba      	ldr	r2, [r7, #24]
 80064c2:	fa92 f2a2 	rbit	r2, r2
 80064c6:	617a      	str	r2, [r7, #20]
  return result;
 80064c8:	697a      	ldr	r2, [r7, #20]
 80064ca:	fab2 f282 	clz	r2, r2
 80064ce:	b2d2      	uxtb	r2, r2
 80064d0:	f042 0220 	orr.w	r2, r2, #32
 80064d4:	b2d2      	uxtb	r2, r2
 80064d6:	f002 021f 	and.w	r2, r2, #31
 80064da:	2101      	movs	r1, #1
 80064dc:	fa01 f202 	lsl.w	r2, r1, r2
 80064e0:	4013      	ands	r3, r2
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d101      	bne.n	80064ea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e079      	b.n	80065de <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80064ea:	4b1d      	ldr	r3, [pc, #116]	; (8006560 <HAL_RCC_ClockConfig+0x260>)
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	f023 0203 	bic.w	r2, r3, #3
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	491a      	ldr	r1, [pc, #104]	; (8006560 <HAL_RCC_ClockConfig+0x260>)
 80064f8:	4313      	orrs	r3, r2
 80064fa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80064fc:	f7fc f972 	bl	80027e4 <HAL_GetTick>
 8006500:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006502:	e00a      	b.n	800651a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006504:	f7fc f96e 	bl	80027e4 <HAL_GetTick>
 8006508:	4602      	mov	r2, r0
 800650a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800650c:	1ad3      	subs	r3, r2, r3
 800650e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006512:	4293      	cmp	r3, r2
 8006514:	d901      	bls.n	800651a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8006516:	2303      	movs	r3, #3
 8006518:	e061      	b.n	80065de <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800651a:	4b11      	ldr	r3, [pc, #68]	; (8006560 <HAL_RCC_ClockConfig+0x260>)
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	f003 020c 	and.w	r2, r3, #12
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	429a      	cmp	r2, r3
 800652a:	d1eb      	bne.n	8006504 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800652c:	4b0b      	ldr	r3, [pc, #44]	; (800655c <HAL_RCC_ClockConfig+0x25c>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 0307 	and.w	r3, r3, #7
 8006534:	683a      	ldr	r2, [r7, #0]
 8006536:	429a      	cmp	r2, r3
 8006538:	d214      	bcs.n	8006564 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800653a:	4b08      	ldr	r3, [pc, #32]	; (800655c <HAL_RCC_ClockConfig+0x25c>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f023 0207 	bic.w	r2, r3, #7
 8006542:	4906      	ldr	r1, [pc, #24]	; (800655c <HAL_RCC_ClockConfig+0x25c>)
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	4313      	orrs	r3, r2
 8006548:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800654a:	4b04      	ldr	r3, [pc, #16]	; (800655c <HAL_RCC_ClockConfig+0x25c>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f003 0307 	and.w	r3, r3, #7
 8006552:	683a      	ldr	r2, [r7, #0]
 8006554:	429a      	cmp	r2, r3
 8006556:	d005      	beq.n	8006564 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	e040      	b.n	80065de <HAL_RCC_ClockConfig+0x2de>
 800655c:	40022000 	.word	0x40022000
 8006560:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f003 0304 	and.w	r3, r3, #4
 800656c:	2b00      	cmp	r3, #0
 800656e:	d008      	beq.n	8006582 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006570:	4b1d      	ldr	r3, [pc, #116]	; (80065e8 <HAL_RCC_ClockConfig+0x2e8>)
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	68db      	ldr	r3, [r3, #12]
 800657c:	491a      	ldr	r1, [pc, #104]	; (80065e8 <HAL_RCC_ClockConfig+0x2e8>)
 800657e:	4313      	orrs	r3, r2
 8006580:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f003 0308 	and.w	r3, r3, #8
 800658a:	2b00      	cmp	r3, #0
 800658c:	d009      	beq.n	80065a2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800658e:	4b16      	ldr	r3, [pc, #88]	; (80065e8 <HAL_RCC_ClockConfig+0x2e8>)
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	691b      	ldr	r3, [r3, #16]
 800659a:	00db      	lsls	r3, r3, #3
 800659c:	4912      	ldr	r1, [pc, #72]	; (80065e8 <HAL_RCC_ClockConfig+0x2e8>)
 800659e:	4313      	orrs	r3, r2
 80065a0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80065a2:	f000 f829 	bl	80065f8 <HAL_RCC_GetSysClockFreq>
 80065a6:	4601      	mov	r1, r0
 80065a8:	4b0f      	ldr	r3, [pc, #60]	; (80065e8 <HAL_RCC_ClockConfig+0x2e8>)
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80065b0:	22f0      	movs	r2, #240	; 0xf0
 80065b2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065b4:	693a      	ldr	r2, [r7, #16]
 80065b6:	fa92 f2a2 	rbit	r2, r2
 80065ba:	60fa      	str	r2, [r7, #12]
  return result;
 80065bc:	68fa      	ldr	r2, [r7, #12]
 80065be:	fab2 f282 	clz	r2, r2
 80065c2:	b2d2      	uxtb	r2, r2
 80065c4:	40d3      	lsrs	r3, r2
 80065c6:	4a09      	ldr	r2, [pc, #36]	; (80065ec <HAL_RCC_ClockConfig+0x2ec>)
 80065c8:	5cd3      	ldrb	r3, [r2, r3]
 80065ca:	fa21 f303 	lsr.w	r3, r1, r3
 80065ce:	4a08      	ldr	r2, [pc, #32]	; (80065f0 <HAL_RCC_ClockConfig+0x2f0>)
 80065d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80065d2:	4b08      	ldr	r3, [pc, #32]	; (80065f4 <HAL_RCC_ClockConfig+0x2f4>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4618      	mov	r0, r3
 80065d8:	f7fc f8c0 	bl	800275c <HAL_InitTick>
  
  return HAL_OK;
 80065dc:	2300      	movs	r3, #0
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3778      	adds	r7, #120	; 0x78
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	40021000 	.word	0x40021000
 80065ec:	0800fb4c 	.word	0x0800fb4c
 80065f0:	20000000 	.word	0x20000000
 80065f4:	20000004 	.word	0x20000004

080065f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b08b      	sub	sp, #44	; 0x2c
 80065fc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80065fe:	2300      	movs	r3, #0
 8006600:	61fb      	str	r3, [r7, #28]
 8006602:	2300      	movs	r3, #0
 8006604:	61bb      	str	r3, [r7, #24]
 8006606:	2300      	movs	r3, #0
 8006608:	627b      	str	r3, [r7, #36]	; 0x24
 800660a:	2300      	movs	r3, #0
 800660c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800660e:	2300      	movs	r3, #0
 8006610:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8006612:	4b29      	ldr	r3, [pc, #164]	; (80066b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006618:	69fb      	ldr	r3, [r7, #28]
 800661a:	f003 030c 	and.w	r3, r3, #12
 800661e:	2b04      	cmp	r3, #4
 8006620:	d002      	beq.n	8006628 <HAL_RCC_GetSysClockFreq+0x30>
 8006622:	2b08      	cmp	r3, #8
 8006624:	d003      	beq.n	800662e <HAL_RCC_GetSysClockFreq+0x36>
 8006626:	e03c      	b.n	80066a2 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006628:	4b24      	ldr	r3, [pc, #144]	; (80066bc <HAL_RCC_GetSysClockFreq+0xc4>)
 800662a:	623b      	str	r3, [r7, #32]
      break;
 800662c:	e03c      	b.n	80066a8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800662e:	69fb      	ldr	r3, [r7, #28]
 8006630:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8006634:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8006638:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800663a:	68ba      	ldr	r2, [r7, #8]
 800663c:	fa92 f2a2 	rbit	r2, r2
 8006640:	607a      	str	r2, [r7, #4]
  return result;
 8006642:	687a      	ldr	r2, [r7, #4]
 8006644:	fab2 f282 	clz	r2, r2
 8006648:	b2d2      	uxtb	r2, r2
 800664a:	40d3      	lsrs	r3, r2
 800664c:	4a1c      	ldr	r2, [pc, #112]	; (80066c0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800664e:	5cd3      	ldrb	r3, [r2, r3]
 8006650:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006652:	4b19      	ldr	r3, [pc, #100]	; (80066b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006656:	f003 030f 	and.w	r3, r3, #15
 800665a:	220f      	movs	r2, #15
 800665c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800665e:	693a      	ldr	r2, [r7, #16]
 8006660:	fa92 f2a2 	rbit	r2, r2
 8006664:	60fa      	str	r2, [r7, #12]
  return result;
 8006666:	68fa      	ldr	r2, [r7, #12]
 8006668:	fab2 f282 	clz	r2, r2
 800666c:	b2d2      	uxtb	r2, r2
 800666e:	40d3      	lsrs	r3, r2
 8006670:	4a14      	ldr	r2, [pc, #80]	; (80066c4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006672:	5cd3      	ldrb	r3, [r2, r3]
 8006674:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8006676:	69fb      	ldr	r3, [r7, #28]
 8006678:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800667c:	2b00      	cmp	r3, #0
 800667e:	d008      	beq.n	8006692 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006680:	4a0e      	ldr	r2, [pc, #56]	; (80066bc <HAL_RCC_GetSysClockFreq+0xc4>)
 8006682:	69bb      	ldr	r3, [r7, #24]
 8006684:	fbb2 f2f3 	udiv	r2, r2, r3
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	fb02 f303 	mul.w	r3, r2, r3
 800668e:	627b      	str	r3, [r7, #36]	; 0x24
 8006690:	e004      	b.n	800669c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	4a0c      	ldr	r2, [pc, #48]	; (80066c8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006696:	fb02 f303 	mul.w	r3, r2, r3
 800669a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800669c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800669e:	623b      	str	r3, [r7, #32]
      break;
 80066a0:	e002      	b.n	80066a8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80066a2:	4b06      	ldr	r3, [pc, #24]	; (80066bc <HAL_RCC_GetSysClockFreq+0xc4>)
 80066a4:	623b      	str	r3, [r7, #32]
      break;
 80066a6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80066a8:	6a3b      	ldr	r3, [r7, #32]
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	372c      	adds	r7, #44	; 0x2c
 80066ae:	46bd      	mov	sp, r7
 80066b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b4:	4770      	bx	lr
 80066b6:	bf00      	nop
 80066b8:	40021000 	.word	0x40021000
 80066bc:	007a1200 	.word	0x007a1200
 80066c0:	0800fb64 	.word	0x0800fb64
 80066c4:	0800fb74 	.word	0x0800fb74
 80066c8:	003d0900 	.word	0x003d0900

080066cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066cc:	b480      	push	{r7}
 80066ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066d0:	4b03      	ldr	r3, [pc, #12]	; (80066e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80066d2:	681b      	ldr	r3, [r3, #0]
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	20000000 	.word	0x20000000

080066e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b082      	sub	sp, #8
 80066e8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80066ea:	f7ff ffef 	bl	80066cc <HAL_RCC_GetHCLKFreq>
 80066ee:	4601      	mov	r1, r0
 80066f0:	4b0b      	ldr	r3, [pc, #44]	; (8006720 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80066f8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80066fc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066fe:	687a      	ldr	r2, [r7, #4]
 8006700:	fa92 f2a2 	rbit	r2, r2
 8006704:	603a      	str	r2, [r7, #0]
  return result;
 8006706:	683a      	ldr	r2, [r7, #0]
 8006708:	fab2 f282 	clz	r2, r2
 800670c:	b2d2      	uxtb	r2, r2
 800670e:	40d3      	lsrs	r3, r2
 8006710:	4a04      	ldr	r2, [pc, #16]	; (8006724 <HAL_RCC_GetPCLK1Freq+0x40>)
 8006712:	5cd3      	ldrb	r3, [r2, r3]
 8006714:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006718:	4618      	mov	r0, r3
 800671a:	3708      	adds	r7, #8
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}
 8006720:	40021000 	.word	0x40021000
 8006724:	0800fb5c 	.word	0x0800fb5c

08006728 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b082      	sub	sp, #8
 800672c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800672e:	f7ff ffcd 	bl	80066cc <HAL_RCC_GetHCLKFreq>
 8006732:	4601      	mov	r1, r0
 8006734:	4b0b      	ldr	r3, [pc, #44]	; (8006764 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800673c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006740:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006742:	687a      	ldr	r2, [r7, #4]
 8006744:	fa92 f2a2 	rbit	r2, r2
 8006748:	603a      	str	r2, [r7, #0]
  return result;
 800674a:	683a      	ldr	r2, [r7, #0]
 800674c:	fab2 f282 	clz	r2, r2
 8006750:	b2d2      	uxtb	r2, r2
 8006752:	40d3      	lsrs	r3, r2
 8006754:	4a04      	ldr	r2, [pc, #16]	; (8006768 <HAL_RCC_GetPCLK2Freq+0x40>)
 8006756:	5cd3      	ldrb	r3, [r2, r3]
 8006758:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800675c:	4618      	mov	r0, r3
 800675e:	3708      	adds	r7, #8
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}
 8006764:	40021000 	.word	0x40021000
 8006768:	0800fb5c 	.word	0x0800fb5c

0800676c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b092      	sub	sp, #72	; 0x48
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006774:	2300      	movs	r3, #0
 8006776:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8006778:	2300      	movs	r3, #0
 800677a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800677c:	2300      	movs	r3, #0
 800677e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800678a:	2b00      	cmp	r3, #0
 800678c:	f000 80d4 	beq.w	8006938 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006790:	4b4e      	ldr	r3, [pc, #312]	; (80068cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006792:	69db      	ldr	r3, [r3, #28]
 8006794:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006798:	2b00      	cmp	r3, #0
 800679a:	d10e      	bne.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800679c:	4b4b      	ldr	r3, [pc, #300]	; (80068cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800679e:	69db      	ldr	r3, [r3, #28]
 80067a0:	4a4a      	ldr	r2, [pc, #296]	; (80068cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067a6:	61d3      	str	r3, [r2, #28]
 80067a8:	4b48      	ldr	r3, [pc, #288]	; (80068cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067aa:	69db      	ldr	r3, [r3, #28]
 80067ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067b0:	60bb      	str	r3, [r7, #8]
 80067b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067b4:	2301      	movs	r3, #1
 80067b6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067ba:	4b45      	ldr	r3, [pc, #276]	; (80068d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d118      	bne.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80067c6:	4b42      	ldr	r3, [pc, #264]	; (80068d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a41      	ldr	r2, [pc, #260]	; (80068d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80067cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067d0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80067d2:	f7fc f807 	bl	80027e4 <HAL_GetTick>
 80067d6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067d8:	e008      	b.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067da:	f7fc f803 	bl	80027e4 <HAL_GetTick>
 80067de:	4602      	mov	r2, r0
 80067e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067e2:	1ad3      	subs	r3, r2, r3
 80067e4:	2b64      	cmp	r3, #100	; 0x64
 80067e6:	d901      	bls.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80067e8:	2303      	movs	r3, #3
 80067ea:	e169      	b.n	8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067ec:	4b38      	ldr	r3, [pc, #224]	; (80068d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d0f0      	beq.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80067f8:	4b34      	ldr	r3, [pc, #208]	; (80068cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067fa:	6a1b      	ldr	r3, [r3, #32]
 80067fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006800:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006802:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006804:	2b00      	cmp	r3, #0
 8006806:	f000 8084 	beq.w	8006912 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006812:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006814:	429a      	cmp	r2, r3
 8006816:	d07c      	beq.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006818:	4b2c      	ldr	r3, [pc, #176]	; (80068cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800681a:	6a1b      	ldr	r3, [r3, #32]
 800681c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006820:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006822:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006826:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800682a:	fa93 f3a3 	rbit	r3, r3
 800682e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006832:	fab3 f383 	clz	r3, r3
 8006836:	b2db      	uxtb	r3, r3
 8006838:	461a      	mov	r2, r3
 800683a:	4b26      	ldr	r3, [pc, #152]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800683c:	4413      	add	r3, r2
 800683e:	009b      	lsls	r3, r3, #2
 8006840:	461a      	mov	r2, r3
 8006842:	2301      	movs	r3, #1
 8006844:	6013      	str	r3, [r2, #0]
 8006846:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800684a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800684c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800684e:	fa93 f3a3 	rbit	r3, r3
 8006852:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006854:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006856:	fab3 f383 	clz	r3, r3
 800685a:	b2db      	uxtb	r3, r3
 800685c:	461a      	mov	r2, r3
 800685e:	4b1d      	ldr	r3, [pc, #116]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006860:	4413      	add	r3, r2
 8006862:	009b      	lsls	r3, r3, #2
 8006864:	461a      	mov	r2, r3
 8006866:	2300      	movs	r3, #0
 8006868:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800686a:	4a18      	ldr	r2, [pc, #96]	; (80068cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800686c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800686e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006870:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006872:	f003 0301 	and.w	r3, r3, #1
 8006876:	2b00      	cmp	r3, #0
 8006878:	d04b      	beq.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800687a:	f7fb ffb3 	bl	80027e4 <HAL_GetTick>
 800687e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006880:	e00a      	b.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006882:	f7fb ffaf 	bl	80027e4 <HAL_GetTick>
 8006886:	4602      	mov	r2, r0
 8006888:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800688a:	1ad3      	subs	r3, r2, r3
 800688c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006890:	4293      	cmp	r3, r2
 8006892:	d901      	bls.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8006894:	2303      	movs	r3, #3
 8006896:	e113      	b.n	8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8006898:	2302      	movs	r3, #2
 800689a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800689c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800689e:	fa93 f3a3 	rbit	r3, r3
 80068a2:	627b      	str	r3, [r7, #36]	; 0x24
 80068a4:	2302      	movs	r3, #2
 80068a6:	623b      	str	r3, [r7, #32]
 80068a8:	6a3b      	ldr	r3, [r7, #32]
 80068aa:	fa93 f3a3 	rbit	r3, r3
 80068ae:	61fb      	str	r3, [r7, #28]
  return result;
 80068b0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068b2:	fab3 f383 	clz	r3, r3
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	095b      	lsrs	r3, r3, #5
 80068ba:	b2db      	uxtb	r3, r3
 80068bc:	f043 0302 	orr.w	r3, r3, #2
 80068c0:	b2db      	uxtb	r3, r3
 80068c2:	2b02      	cmp	r3, #2
 80068c4:	d108      	bne.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80068c6:	4b01      	ldr	r3, [pc, #4]	; (80068cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068c8:	6a1b      	ldr	r3, [r3, #32]
 80068ca:	e00d      	b.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80068cc:	40021000 	.word	0x40021000
 80068d0:	40007000 	.word	0x40007000
 80068d4:	10908100 	.word	0x10908100
 80068d8:	2302      	movs	r3, #2
 80068da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	fa93 f3a3 	rbit	r3, r3
 80068e2:	617b      	str	r3, [r7, #20]
 80068e4:	4b78      	ldr	r3, [pc, #480]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e8:	2202      	movs	r2, #2
 80068ea:	613a      	str	r2, [r7, #16]
 80068ec:	693a      	ldr	r2, [r7, #16]
 80068ee:	fa92 f2a2 	rbit	r2, r2
 80068f2:	60fa      	str	r2, [r7, #12]
  return result;
 80068f4:	68fa      	ldr	r2, [r7, #12]
 80068f6:	fab2 f282 	clz	r2, r2
 80068fa:	b2d2      	uxtb	r2, r2
 80068fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006900:	b2d2      	uxtb	r2, r2
 8006902:	f002 021f 	and.w	r2, r2, #31
 8006906:	2101      	movs	r1, #1
 8006908:	fa01 f202 	lsl.w	r2, r1, r2
 800690c:	4013      	ands	r3, r2
 800690e:	2b00      	cmp	r3, #0
 8006910:	d0b7      	beq.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006912:	4b6d      	ldr	r3, [pc, #436]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006914:	6a1b      	ldr	r3, [r3, #32]
 8006916:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	496a      	ldr	r1, [pc, #424]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006920:	4313      	orrs	r3, r2
 8006922:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006924:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006928:	2b01      	cmp	r3, #1
 800692a:	d105      	bne.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800692c:	4b66      	ldr	r3, [pc, #408]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800692e:	69db      	ldr	r3, [r3, #28]
 8006930:	4a65      	ldr	r2, [pc, #404]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006932:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006936:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 0301 	and.w	r3, r3, #1
 8006940:	2b00      	cmp	r3, #0
 8006942:	d008      	beq.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006944:	4b60      	ldr	r3, [pc, #384]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006948:	f023 0203 	bic.w	r2, r3, #3
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	495d      	ldr	r1, [pc, #372]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006952:	4313      	orrs	r3, r2
 8006954:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f003 0302 	and.w	r3, r3, #2
 800695e:	2b00      	cmp	r3, #0
 8006960:	d008      	beq.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006962:	4b59      	ldr	r3, [pc, #356]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006966:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	68db      	ldr	r3, [r3, #12]
 800696e:	4956      	ldr	r1, [pc, #344]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006970:	4313      	orrs	r3, r2
 8006972:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f003 0304 	and.w	r3, r3, #4
 800697c:	2b00      	cmp	r3, #0
 800697e:	d008      	beq.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006980:	4b51      	ldr	r3, [pc, #324]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006984:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	691b      	ldr	r3, [r3, #16]
 800698c:	494e      	ldr	r1, [pc, #312]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800698e:	4313      	orrs	r3, r2
 8006990:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f003 0320 	and.w	r3, r3, #32
 800699a:	2b00      	cmp	r3, #0
 800699c:	d008      	beq.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800699e:	4b4a      	ldr	r3, [pc, #296]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069a2:	f023 0210 	bic.w	r2, r3, #16
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	69db      	ldr	r3, [r3, #28]
 80069aa:	4947      	ldr	r1, [pc, #284]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069ac:	4313      	orrs	r3, r2
 80069ae:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d008      	beq.n	80069ce <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80069bc:	4b42      	ldr	r3, [pc, #264]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069c8:	493f      	ldr	r1, [pc, #252]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069ca:	4313      	orrs	r3, r2
 80069cc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d008      	beq.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80069da:	4b3b      	ldr	r3, [pc, #236]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069de:	f023 0220 	bic.w	r2, r3, #32
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a1b      	ldr	r3, [r3, #32]
 80069e6:	4938      	ldr	r1, [pc, #224]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069e8:	4313      	orrs	r3, r2
 80069ea:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f003 0308 	and.w	r3, r3, #8
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d008      	beq.n	8006a0a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80069f8:	4b33      	ldr	r3, [pc, #204]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069fc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	695b      	ldr	r3, [r3, #20]
 8006a04:	4930      	ldr	r1, [pc, #192]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a06:	4313      	orrs	r3, r2
 8006a08:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f003 0310 	and.w	r3, r3, #16
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d008      	beq.n	8006a28 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006a16:	4b2c      	ldr	r3, [pc, #176]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a1a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	699b      	ldr	r3, [r3, #24]
 8006a22:	4929      	ldr	r1, [pc, #164]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a24:	4313      	orrs	r3, r2
 8006a26:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d008      	beq.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006a34:	4b24      	ldr	r3, [pc, #144]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a40:	4921      	ldr	r1, [pc, #132]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a42:	4313      	orrs	r3, r2
 8006a44:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d008      	beq.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006a52:	4b1d      	ldr	r3, [pc, #116]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a56:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a5e:	491a      	ldr	r1, [pc, #104]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a60:	4313      	orrs	r3, r2
 8006a62:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d008      	beq.n	8006a82 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8006a70:	4b15      	ldr	r3, [pc, #84]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a74:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a7c:	4912      	ldr	r1, [pc, #72]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d008      	beq.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006a8e:	4b0e      	ldr	r3, [pc, #56]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a9a:	490b      	ldr	r1, [pc, #44]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d008      	beq.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006aac:	4b06      	ldr	r3, [pc, #24]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ab0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ab8:	4903      	ldr	r1, [pc, #12]	; (8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006aba:	4313      	orrs	r3, r2
 8006abc:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006abe:	2300      	movs	r3, #0
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	3748      	adds	r7, #72	; 0x48
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	bd80      	pop	{r7, pc}
 8006ac8:	40021000 	.word	0x40021000

08006acc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b084      	sub	sp, #16
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d101      	bne.n	8006ade <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006ada:	2301      	movs	r3, #1
 8006adc:	e09d      	b.n	8006c1a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d108      	bne.n	8006af8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006aee:	d009      	beq.n	8006b04 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	61da      	str	r2, [r3, #28]
 8006af6:	e005      	b.n	8006b04 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2200      	movs	r2, #0
 8006b08:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d106      	bne.n	8006b24 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f7fb f888 	bl	8001c34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2202      	movs	r2, #2
 8006b28:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b3a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	68db      	ldr	r3, [r3, #12]
 8006b40:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006b44:	d902      	bls.n	8006b4c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006b46:	2300      	movs	r3, #0
 8006b48:	60fb      	str	r3, [r7, #12]
 8006b4a:	e002      	b.n	8006b52 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006b4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b50:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	68db      	ldr	r3, [r3, #12]
 8006b56:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006b5a:	d007      	beq.n	8006b6c <HAL_SPI_Init+0xa0>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	68db      	ldr	r3, [r3, #12]
 8006b60:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006b64:	d002      	beq.n	8006b6c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006b7c:	431a      	orrs	r2, r3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	691b      	ldr	r3, [r3, #16]
 8006b82:	f003 0302 	and.w	r3, r3, #2
 8006b86:	431a      	orrs	r2, r3
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	695b      	ldr	r3, [r3, #20]
 8006b8c:	f003 0301 	and.w	r3, r3, #1
 8006b90:	431a      	orrs	r2, r3
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	699b      	ldr	r3, [r3, #24]
 8006b96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b9a:	431a      	orrs	r2, r3
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	69db      	ldr	r3, [r3, #28]
 8006ba0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006ba4:	431a      	orrs	r2, r3
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6a1b      	ldr	r3, [r3, #32]
 8006baa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bae:	ea42 0103 	orr.w	r1, r2, r3
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bb6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	430a      	orrs	r2, r1
 8006bc0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	699b      	ldr	r3, [r3, #24]
 8006bc6:	0c1b      	lsrs	r3, r3, #16
 8006bc8:	f003 0204 	and.w	r2, r3, #4
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bd0:	f003 0310 	and.w	r3, r3, #16
 8006bd4:	431a      	orrs	r2, r3
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bda:	f003 0308 	and.w	r3, r3, #8
 8006bde:	431a      	orrs	r2, r3
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006be8:	ea42 0103 	orr.w	r1, r2, r3
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	430a      	orrs	r2, r1
 8006bf8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	69da      	ldr	r2, [r3, #28]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006c08:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2201      	movs	r2, #1
 8006c14:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006c18:	2300      	movs	r3, #0
}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	3710      	adds	r7, #16
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}

08006c22 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c22:	b580      	push	{r7, lr}
 8006c24:	b082      	sub	sp, #8
 8006c26:	af00      	add	r7, sp, #0
 8006c28:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d101      	bne.n	8006c34 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c30:	2301      	movs	r3, #1
 8006c32:	e049      	b.n	8006cc8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c3a:	b2db      	uxtb	r3, r3
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d106      	bne.n	8006c4e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2200      	movs	r2, #0
 8006c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f7fb f899 	bl	8001d80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2202      	movs	r2, #2
 8006c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	3304      	adds	r3, #4
 8006c5e:	4619      	mov	r1, r3
 8006c60:	4610      	mov	r0, r2
 8006c62:	f000 fd87 	bl	8007774 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2201      	movs	r2, #1
 8006c6a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2201      	movs	r2, #1
 8006c72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2201      	movs	r2, #1
 8006c7a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2201      	movs	r2, #1
 8006c82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2201      	movs	r2, #1
 8006c8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2201      	movs	r2, #1
 8006c92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2201      	movs	r2, #1
 8006c9a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2201      	movs	r2, #1
 8006ca2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2201      	movs	r2, #1
 8006caa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2201      	movs	r2, #1
 8006cba:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006cc6:	2300      	movs	r3, #0
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3708      	adds	r7, #8
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}

08006cd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b085      	sub	sp, #20
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cde:	b2db      	uxtb	r3, r3
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	d001      	beq.n	8006ce8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e04a      	b.n	8006d7e <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2202      	movs	r2, #2
 8006cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	68da      	ldr	r2, [r3, #12]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f042 0201 	orr.w	r2, r2, #1
 8006cfe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a21      	ldr	r2, [pc, #132]	; (8006d8c <HAL_TIM_Base_Start_IT+0xbc>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d018      	beq.n	8006d3c <HAL_TIM_Base_Start_IT+0x6c>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d12:	d013      	beq.n	8006d3c <HAL_TIM_Base_Start_IT+0x6c>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a1d      	ldr	r2, [pc, #116]	; (8006d90 <HAL_TIM_Base_Start_IT+0xc0>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d00e      	beq.n	8006d3c <HAL_TIM_Base_Start_IT+0x6c>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a1c      	ldr	r2, [pc, #112]	; (8006d94 <HAL_TIM_Base_Start_IT+0xc4>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d009      	beq.n	8006d3c <HAL_TIM_Base_Start_IT+0x6c>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a1a      	ldr	r2, [pc, #104]	; (8006d98 <HAL_TIM_Base_Start_IT+0xc8>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d004      	beq.n	8006d3c <HAL_TIM_Base_Start_IT+0x6c>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a19      	ldr	r2, [pc, #100]	; (8006d9c <HAL_TIM_Base_Start_IT+0xcc>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d115      	bne.n	8006d68 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	689a      	ldr	r2, [r3, #8]
 8006d42:	4b17      	ldr	r3, [pc, #92]	; (8006da0 <HAL_TIM_Base_Start_IT+0xd0>)
 8006d44:	4013      	ands	r3, r2
 8006d46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2b06      	cmp	r3, #6
 8006d4c:	d015      	beq.n	8006d7a <HAL_TIM_Base_Start_IT+0xaa>
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d54:	d011      	beq.n	8006d7a <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f042 0201 	orr.w	r2, r2, #1
 8006d64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d66:	e008      	b.n	8006d7a <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	681a      	ldr	r2, [r3, #0]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f042 0201 	orr.w	r2, r2, #1
 8006d76:	601a      	str	r2, [r3, #0]
 8006d78:	e000      	b.n	8006d7c <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d7a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006d7c:	2300      	movs	r3, #0
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3714      	adds	r7, #20
 8006d82:	46bd      	mov	sp, r7
 8006d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d88:	4770      	bx	lr
 8006d8a:	bf00      	nop
 8006d8c:	40012c00 	.word	0x40012c00
 8006d90:	40000400 	.word	0x40000400
 8006d94:	40000800 	.word	0x40000800
 8006d98:	40013400 	.word	0x40013400
 8006d9c:	40014000 	.word	0x40014000
 8006da0:	00010007 	.word	0x00010007

08006da4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b082      	sub	sp, #8
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d101      	bne.n	8006db6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	e049      	b.n	8006e4a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d106      	bne.n	8006dd0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f7fa ff74 	bl	8001cb8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2202      	movs	r2, #2
 8006dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681a      	ldr	r2, [r3, #0]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	3304      	adds	r3, #4
 8006de0:	4619      	mov	r1, r3
 8006de2:	4610      	mov	r0, r2
 8006de4:	f000 fcc6 	bl	8007774 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2201      	movs	r2, #1
 8006dec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2201      	movs	r2, #1
 8006df4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2201      	movs	r2, #1
 8006e04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2201      	movs	r2, #1
 8006e14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2201      	movs	r2, #1
 8006e24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2201      	movs	r2, #1
 8006e34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e48:	2300      	movs	r3, #0
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	3708      	adds	r7, #8
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
	...

08006e54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b084      	sub	sp, #16
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d109      	bne.n	8006e78 <HAL_TIM_PWM_Start+0x24>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e6a:	b2db      	uxtb	r3, r3
 8006e6c:	2b01      	cmp	r3, #1
 8006e6e:	bf14      	ite	ne
 8006e70:	2301      	movne	r3, #1
 8006e72:	2300      	moveq	r3, #0
 8006e74:	b2db      	uxtb	r3, r3
 8006e76:	e03c      	b.n	8006ef2 <HAL_TIM_PWM_Start+0x9e>
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	2b04      	cmp	r3, #4
 8006e7c:	d109      	bne.n	8006e92 <HAL_TIM_PWM_Start+0x3e>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006e84:	b2db      	uxtb	r3, r3
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	bf14      	ite	ne
 8006e8a:	2301      	movne	r3, #1
 8006e8c:	2300      	moveq	r3, #0
 8006e8e:	b2db      	uxtb	r3, r3
 8006e90:	e02f      	b.n	8006ef2 <HAL_TIM_PWM_Start+0x9e>
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	2b08      	cmp	r3, #8
 8006e96:	d109      	bne.n	8006eac <HAL_TIM_PWM_Start+0x58>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	bf14      	ite	ne
 8006ea4:	2301      	movne	r3, #1
 8006ea6:	2300      	moveq	r3, #0
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	e022      	b.n	8006ef2 <HAL_TIM_PWM_Start+0x9e>
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	2b0c      	cmp	r3, #12
 8006eb0:	d109      	bne.n	8006ec6 <HAL_TIM_PWM_Start+0x72>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006eb8:	b2db      	uxtb	r3, r3
 8006eba:	2b01      	cmp	r3, #1
 8006ebc:	bf14      	ite	ne
 8006ebe:	2301      	movne	r3, #1
 8006ec0:	2300      	moveq	r3, #0
 8006ec2:	b2db      	uxtb	r3, r3
 8006ec4:	e015      	b.n	8006ef2 <HAL_TIM_PWM_Start+0x9e>
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	2b10      	cmp	r3, #16
 8006eca:	d109      	bne.n	8006ee0 <HAL_TIM_PWM_Start+0x8c>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006ed2:	b2db      	uxtb	r3, r3
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	bf14      	ite	ne
 8006ed8:	2301      	movne	r3, #1
 8006eda:	2300      	moveq	r3, #0
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	e008      	b.n	8006ef2 <HAL_TIM_PWM_Start+0x9e>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	bf14      	ite	ne
 8006eec:	2301      	movne	r3, #1
 8006eee:	2300      	moveq	r3, #0
 8006ef0:	b2db      	uxtb	r3, r3
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d001      	beq.n	8006efa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e097      	b.n	800702a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d104      	bne.n	8006f0a <HAL_TIM_PWM_Start+0xb6>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2202      	movs	r2, #2
 8006f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f08:	e023      	b.n	8006f52 <HAL_TIM_PWM_Start+0xfe>
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	2b04      	cmp	r3, #4
 8006f0e:	d104      	bne.n	8006f1a <HAL_TIM_PWM_Start+0xc6>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2202      	movs	r2, #2
 8006f14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f18:	e01b      	b.n	8006f52 <HAL_TIM_PWM_Start+0xfe>
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	2b08      	cmp	r3, #8
 8006f1e:	d104      	bne.n	8006f2a <HAL_TIM_PWM_Start+0xd6>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2202      	movs	r2, #2
 8006f24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f28:	e013      	b.n	8006f52 <HAL_TIM_PWM_Start+0xfe>
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	2b0c      	cmp	r3, #12
 8006f2e:	d104      	bne.n	8006f3a <HAL_TIM_PWM_Start+0xe6>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2202      	movs	r2, #2
 8006f34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006f38:	e00b      	b.n	8006f52 <HAL_TIM_PWM_Start+0xfe>
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	2b10      	cmp	r3, #16
 8006f3e:	d104      	bne.n	8006f4a <HAL_TIM_PWM_Start+0xf6>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2202      	movs	r2, #2
 8006f44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f48:	e003      	b.n	8006f52 <HAL_TIM_PWM_Start+0xfe>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2202      	movs	r2, #2
 8006f4e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	2201      	movs	r2, #1
 8006f58:	6839      	ldr	r1, [r7, #0]
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f000 ff70 	bl	8007e40 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a33      	ldr	r2, [pc, #204]	; (8007034 <HAL_TIM_PWM_Start+0x1e0>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d013      	beq.n	8006f92 <HAL_TIM_PWM_Start+0x13e>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a32      	ldr	r2, [pc, #200]	; (8007038 <HAL_TIM_PWM_Start+0x1e4>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d00e      	beq.n	8006f92 <HAL_TIM_PWM_Start+0x13e>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a30      	ldr	r2, [pc, #192]	; (800703c <HAL_TIM_PWM_Start+0x1e8>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d009      	beq.n	8006f92 <HAL_TIM_PWM_Start+0x13e>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a2f      	ldr	r2, [pc, #188]	; (8007040 <HAL_TIM_PWM_Start+0x1ec>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d004      	beq.n	8006f92 <HAL_TIM_PWM_Start+0x13e>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a2d      	ldr	r2, [pc, #180]	; (8007044 <HAL_TIM_PWM_Start+0x1f0>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d101      	bne.n	8006f96 <HAL_TIM_PWM_Start+0x142>
 8006f92:	2301      	movs	r3, #1
 8006f94:	e000      	b.n	8006f98 <HAL_TIM_PWM_Start+0x144>
 8006f96:	2300      	movs	r3, #0
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d007      	beq.n	8006fac <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006faa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4a20      	ldr	r2, [pc, #128]	; (8007034 <HAL_TIM_PWM_Start+0x1e0>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d018      	beq.n	8006fe8 <HAL_TIM_PWM_Start+0x194>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fbe:	d013      	beq.n	8006fe8 <HAL_TIM_PWM_Start+0x194>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	4a20      	ldr	r2, [pc, #128]	; (8007048 <HAL_TIM_PWM_Start+0x1f4>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d00e      	beq.n	8006fe8 <HAL_TIM_PWM_Start+0x194>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4a1f      	ldr	r2, [pc, #124]	; (800704c <HAL_TIM_PWM_Start+0x1f8>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d009      	beq.n	8006fe8 <HAL_TIM_PWM_Start+0x194>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a17      	ldr	r2, [pc, #92]	; (8007038 <HAL_TIM_PWM_Start+0x1e4>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d004      	beq.n	8006fe8 <HAL_TIM_PWM_Start+0x194>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4a16      	ldr	r2, [pc, #88]	; (800703c <HAL_TIM_PWM_Start+0x1e8>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d115      	bne.n	8007014 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	689a      	ldr	r2, [r3, #8]
 8006fee:	4b18      	ldr	r3, [pc, #96]	; (8007050 <HAL_TIM_PWM_Start+0x1fc>)
 8006ff0:	4013      	ands	r3, r2
 8006ff2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2b06      	cmp	r3, #6
 8006ff8:	d015      	beq.n	8007026 <HAL_TIM_PWM_Start+0x1d2>
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007000:	d011      	beq.n	8007026 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f042 0201 	orr.w	r2, r2, #1
 8007010:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007012:	e008      	b.n	8007026 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	681a      	ldr	r2, [r3, #0]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f042 0201 	orr.w	r2, r2, #1
 8007022:	601a      	str	r2, [r3, #0]
 8007024:	e000      	b.n	8007028 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007026:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007028:	2300      	movs	r3, #0
}
 800702a:	4618      	mov	r0, r3
 800702c:	3710      	adds	r7, #16
 800702e:	46bd      	mov	sp, r7
 8007030:	bd80      	pop	{r7, pc}
 8007032:	bf00      	nop
 8007034:	40012c00 	.word	0x40012c00
 8007038:	40013400 	.word	0x40013400
 800703c:	40014000 	.word	0x40014000
 8007040:	40014400 	.word	0x40014400
 8007044:	40014800 	.word	0x40014800
 8007048:	40000400 	.word	0x40000400
 800704c:	40000800 	.word	0x40000800
 8007050:	00010007 	.word	0x00010007

08007054 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b086      	sub	sp, #24
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
 800705c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d101      	bne.n	8007068 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007064:	2301      	movs	r3, #1
 8007066:	e097      	b.n	8007198 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800706e:	b2db      	uxtb	r3, r3
 8007070:	2b00      	cmp	r3, #0
 8007072:	d106      	bne.n	8007082 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2200      	movs	r2, #0
 8007078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800707c:	6878      	ldr	r0, [r7, #4]
 800707e:	f7fa fe3b 	bl	8001cf8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2202      	movs	r2, #2
 8007086:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	687a      	ldr	r2, [r7, #4]
 8007092:	6812      	ldr	r2, [r2, #0]
 8007094:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8007098:	f023 0307 	bic.w	r3, r3, #7
 800709c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681a      	ldr	r2, [r3, #0]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	3304      	adds	r3, #4
 80070a6:	4619      	mov	r1, r3
 80070a8:	4610      	mov	r0, r2
 80070aa:	f000 fb63 	bl	8007774 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	699b      	ldr	r3, [r3, #24]
 80070bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	6a1b      	ldr	r3, [r3, #32]
 80070c4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	697a      	ldr	r2, [r7, #20]
 80070cc:	4313      	orrs	r3, r2
 80070ce:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070d6:	f023 0303 	bic.w	r3, r3, #3
 80070da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	689a      	ldr	r2, [r3, #8]
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	699b      	ldr	r3, [r3, #24]
 80070e4:	021b      	lsls	r3, r3, #8
 80070e6:	4313      	orrs	r3, r2
 80070e8:	693a      	ldr	r2, [r7, #16]
 80070ea:	4313      	orrs	r3, r2
 80070ec:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80070f4:	f023 030c 	bic.w	r3, r3, #12
 80070f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007100:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007104:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	68da      	ldr	r2, [r3, #12]
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	69db      	ldr	r3, [r3, #28]
 800710e:	021b      	lsls	r3, r3, #8
 8007110:	4313      	orrs	r3, r2
 8007112:	693a      	ldr	r2, [r7, #16]
 8007114:	4313      	orrs	r3, r2
 8007116:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	691b      	ldr	r3, [r3, #16]
 800711c:	011a      	lsls	r2, r3, #4
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	6a1b      	ldr	r3, [r3, #32]
 8007122:	031b      	lsls	r3, r3, #12
 8007124:	4313      	orrs	r3, r2
 8007126:	693a      	ldr	r2, [r7, #16]
 8007128:	4313      	orrs	r3, r2
 800712a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007132:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800713a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	685a      	ldr	r2, [r3, #4]
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	695b      	ldr	r3, [r3, #20]
 8007144:	011b      	lsls	r3, r3, #4
 8007146:	4313      	orrs	r3, r2
 8007148:	68fa      	ldr	r2, [r7, #12]
 800714a:	4313      	orrs	r3, r2
 800714c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	697a      	ldr	r2, [r7, #20]
 8007154:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	693a      	ldr	r2, [r7, #16]
 800715c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	68fa      	ldr	r2, [r7, #12]
 8007164:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2201      	movs	r2, #1
 800716a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2201      	movs	r2, #1
 8007172:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2201      	movs	r2, #1
 800717a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2201      	movs	r2, #1
 8007182:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2201      	movs	r2, #1
 800718a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2201      	movs	r2, #1
 8007192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007196:	2300      	movs	r3, #0
}
 8007198:	4618      	mov	r0, r3
 800719a:	3718      	adds	r7, #24
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}

080071a0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b084      	sub	sp, #16
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80071b0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80071b8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80071c0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80071c8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d110      	bne.n	80071f2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80071d0:	7bfb      	ldrb	r3, [r7, #15]
 80071d2:	2b01      	cmp	r3, #1
 80071d4:	d102      	bne.n	80071dc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80071d6:	7b7b      	ldrb	r3, [r7, #13]
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d001      	beq.n	80071e0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80071dc:	2301      	movs	r3, #1
 80071de:	e069      	b.n	80072b4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2202      	movs	r2, #2
 80071e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2202      	movs	r2, #2
 80071ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071f0:	e031      	b.n	8007256 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	2b04      	cmp	r3, #4
 80071f6:	d110      	bne.n	800721a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80071f8:	7bbb      	ldrb	r3, [r7, #14]
 80071fa:	2b01      	cmp	r3, #1
 80071fc:	d102      	bne.n	8007204 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80071fe:	7b3b      	ldrb	r3, [r7, #12]
 8007200:	2b01      	cmp	r3, #1
 8007202:	d001      	beq.n	8007208 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007204:	2301      	movs	r3, #1
 8007206:	e055      	b.n	80072b4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2202      	movs	r2, #2
 800720c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2202      	movs	r2, #2
 8007214:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007218:	e01d      	b.n	8007256 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800721a:	7bfb      	ldrb	r3, [r7, #15]
 800721c:	2b01      	cmp	r3, #1
 800721e:	d108      	bne.n	8007232 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007220:	7bbb      	ldrb	r3, [r7, #14]
 8007222:	2b01      	cmp	r3, #1
 8007224:	d105      	bne.n	8007232 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007226:	7b7b      	ldrb	r3, [r7, #13]
 8007228:	2b01      	cmp	r3, #1
 800722a:	d102      	bne.n	8007232 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800722c:	7b3b      	ldrb	r3, [r7, #12]
 800722e:	2b01      	cmp	r3, #1
 8007230:	d001      	beq.n	8007236 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	e03e      	b.n	80072b4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2202      	movs	r2, #2
 800723a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2202      	movs	r2, #2
 8007242:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2202      	movs	r2, #2
 800724a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2202      	movs	r2, #2
 8007252:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d003      	beq.n	8007264 <HAL_TIM_Encoder_Start+0xc4>
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	2b04      	cmp	r3, #4
 8007260:	d008      	beq.n	8007274 <HAL_TIM_Encoder_Start+0xd4>
 8007262:	e00f      	b.n	8007284 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	2201      	movs	r2, #1
 800726a:	2100      	movs	r1, #0
 800726c:	4618      	mov	r0, r3
 800726e:	f000 fde7 	bl	8007e40 <TIM_CCxChannelCmd>
      break;
 8007272:	e016      	b.n	80072a2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	2201      	movs	r2, #1
 800727a:	2104      	movs	r1, #4
 800727c:	4618      	mov	r0, r3
 800727e:	f000 fddf 	bl	8007e40 <TIM_CCxChannelCmd>
      break;
 8007282:	e00e      	b.n	80072a2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	2201      	movs	r2, #1
 800728a:	2100      	movs	r1, #0
 800728c:	4618      	mov	r0, r3
 800728e:	f000 fdd7 	bl	8007e40 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	2201      	movs	r2, #1
 8007298:	2104      	movs	r1, #4
 800729a:	4618      	mov	r0, r3
 800729c:	f000 fdd0 	bl	8007e40 <TIM_CCxChannelCmd>
      break;
 80072a0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	681a      	ldr	r2, [r3, #0]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f042 0201 	orr.w	r2, r2, #1
 80072b0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80072b2:	2300      	movs	r3, #0
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	3710      	adds	r7, #16
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bd80      	pop	{r7, pc}

080072bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b082      	sub	sp, #8
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	f003 0302 	and.w	r3, r3, #2
 80072ce:	2b02      	cmp	r3, #2
 80072d0:	d122      	bne.n	8007318 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	68db      	ldr	r3, [r3, #12]
 80072d8:	f003 0302 	and.w	r3, r3, #2
 80072dc:	2b02      	cmp	r3, #2
 80072de:	d11b      	bne.n	8007318 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f06f 0202 	mvn.w	r2, #2
 80072e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2201      	movs	r2, #1
 80072ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	699b      	ldr	r3, [r3, #24]
 80072f6:	f003 0303 	and.w	r3, r3, #3
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d003      	beq.n	8007306 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f000 fa1a 	bl	8007738 <HAL_TIM_IC_CaptureCallback>
 8007304:	e005      	b.n	8007312 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 fa0c 	bl	8007724 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f000 fa1d 	bl	800774c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2200      	movs	r2, #0
 8007316:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	691b      	ldr	r3, [r3, #16]
 800731e:	f003 0304 	and.w	r3, r3, #4
 8007322:	2b04      	cmp	r3, #4
 8007324:	d122      	bne.n	800736c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	68db      	ldr	r3, [r3, #12]
 800732c:	f003 0304 	and.w	r3, r3, #4
 8007330:	2b04      	cmp	r3, #4
 8007332:	d11b      	bne.n	800736c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f06f 0204 	mvn.w	r2, #4
 800733c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2202      	movs	r2, #2
 8007342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	699b      	ldr	r3, [r3, #24]
 800734a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800734e:	2b00      	cmp	r3, #0
 8007350:	d003      	beq.n	800735a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 f9f0 	bl	8007738 <HAL_TIM_IC_CaptureCallback>
 8007358:	e005      	b.n	8007366 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 f9e2 	bl	8007724 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f000 f9f3 	bl	800774c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	691b      	ldr	r3, [r3, #16]
 8007372:	f003 0308 	and.w	r3, r3, #8
 8007376:	2b08      	cmp	r3, #8
 8007378:	d122      	bne.n	80073c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	68db      	ldr	r3, [r3, #12]
 8007380:	f003 0308 	and.w	r3, r3, #8
 8007384:	2b08      	cmp	r3, #8
 8007386:	d11b      	bne.n	80073c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f06f 0208 	mvn.w	r2, #8
 8007390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2204      	movs	r2, #4
 8007396:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	69db      	ldr	r3, [r3, #28]
 800739e:	f003 0303 	and.w	r3, r3, #3
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d003      	beq.n	80073ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f000 f9c6 	bl	8007738 <HAL_TIM_IC_CaptureCallback>
 80073ac:	e005      	b.n	80073ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 f9b8 	bl	8007724 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f000 f9c9 	bl	800774c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2200      	movs	r2, #0
 80073be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	691b      	ldr	r3, [r3, #16]
 80073c6:	f003 0310 	and.w	r3, r3, #16
 80073ca:	2b10      	cmp	r3, #16
 80073cc:	d122      	bne.n	8007414 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	68db      	ldr	r3, [r3, #12]
 80073d4:	f003 0310 	and.w	r3, r3, #16
 80073d8:	2b10      	cmp	r3, #16
 80073da:	d11b      	bne.n	8007414 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f06f 0210 	mvn.w	r2, #16
 80073e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2208      	movs	r2, #8
 80073ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	69db      	ldr	r3, [r3, #28]
 80073f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d003      	beq.n	8007402 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 f99c 	bl	8007738 <HAL_TIM_IC_CaptureCallback>
 8007400:	e005      	b.n	800740e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f000 f98e 	bl	8007724 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f000 f99f 	bl	800774c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2200      	movs	r2, #0
 8007412:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	691b      	ldr	r3, [r3, #16]
 800741a:	f003 0301 	and.w	r3, r3, #1
 800741e:	2b01      	cmp	r3, #1
 8007420:	d10e      	bne.n	8007440 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	68db      	ldr	r3, [r3, #12]
 8007428:	f003 0301 	and.w	r3, r3, #1
 800742c:	2b01      	cmp	r3, #1
 800742e:	d107      	bne.n	8007440 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f06f 0201 	mvn.w	r2, #1
 8007438:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f7f9 fe3a 	bl	80010b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	691b      	ldr	r3, [r3, #16]
 8007446:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800744a:	2b80      	cmp	r3, #128	; 0x80
 800744c:	d10e      	bne.n	800746c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	68db      	ldr	r3, [r3, #12]
 8007454:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007458:	2b80      	cmp	r3, #128	; 0x80
 800745a:	d107      	bne.n	800746c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007464:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f000 fe18 	bl	800809c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	691b      	ldr	r3, [r3, #16]
 8007472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007476:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800747a:	d10e      	bne.n	800749a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	68db      	ldr	r3, [r3, #12]
 8007482:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007486:	2b80      	cmp	r3, #128	; 0x80
 8007488:	d107      	bne.n	800749a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007492:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f000 fe0b 	bl	80080b0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	691b      	ldr	r3, [r3, #16]
 80074a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074a4:	2b40      	cmp	r3, #64	; 0x40
 80074a6:	d10e      	bne.n	80074c6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	68db      	ldr	r3, [r3, #12]
 80074ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074b2:	2b40      	cmp	r3, #64	; 0x40
 80074b4:	d107      	bne.n	80074c6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80074be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	f000 f94d 	bl	8007760 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	691b      	ldr	r3, [r3, #16]
 80074cc:	f003 0320 	and.w	r3, r3, #32
 80074d0:	2b20      	cmp	r3, #32
 80074d2:	d10e      	bne.n	80074f2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	68db      	ldr	r3, [r3, #12]
 80074da:	f003 0320 	and.w	r3, r3, #32
 80074de:	2b20      	cmp	r3, #32
 80074e0:	d107      	bne.n	80074f2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f06f 0220 	mvn.w	r2, #32
 80074ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 fdcb 	bl	8008088 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80074f2:	bf00      	nop
 80074f4:	3708      	adds	r7, #8
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}
	...

080074fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b086      	sub	sp, #24
 8007500:	af00      	add	r7, sp, #0
 8007502:	60f8      	str	r0, [r7, #12]
 8007504:	60b9      	str	r1, [r7, #8]
 8007506:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007508:	2300      	movs	r3, #0
 800750a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007512:	2b01      	cmp	r3, #1
 8007514:	d101      	bne.n	800751a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007516:	2302      	movs	r3, #2
 8007518:	e0ff      	b.n	800771a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	2201      	movs	r2, #1
 800751e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2b14      	cmp	r3, #20
 8007526:	f200 80f0 	bhi.w	800770a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800752a:	a201      	add	r2, pc, #4	; (adr r2, 8007530 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800752c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007530:	08007585 	.word	0x08007585
 8007534:	0800770b 	.word	0x0800770b
 8007538:	0800770b 	.word	0x0800770b
 800753c:	0800770b 	.word	0x0800770b
 8007540:	080075c5 	.word	0x080075c5
 8007544:	0800770b 	.word	0x0800770b
 8007548:	0800770b 	.word	0x0800770b
 800754c:	0800770b 	.word	0x0800770b
 8007550:	08007607 	.word	0x08007607
 8007554:	0800770b 	.word	0x0800770b
 8007558:	0800770b 	.word	0x0800770b
 800755c:	0800770b 	.word	0x0800770b
 8007560:	08007647 	.word	0x08007647
 8007564:	0800770b 	.word	0x0800770b
 8007568:	0800770b 	.word	0x0800770b
 800756c:	0800770b 	.word	0x0800770b
 8007570:	08007689 	.word	0x08007689
 8007574:	0800770b 	.word	0x0800770b
 8007578:	0800770b 	.word	0x0800770b
 800757c:	0800770b 	.word	0x0800770b
 8007580:	080076c9 	.word	0x080076c9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	68b9      	ldr	r1, [r7, #8]
 800758a:	4618      	mov	r0, r3
 800758c:	f000 f982 	bl	8007894 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	699a      	ldr	r2, [r3, #24]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f042 0208 	orr.w	r2, r2, #8
 800759e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	699a      	ldr	r2, [r3, #24]
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f022 0204 	bic.w	r2, r2, #4
 80075ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	6999      	ldr	r1, [r3, #24]
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	691a      	ldr	r2, [r3, #16]
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	430a      	orrs	r2, r1
 80075c0:	619a      	str	r2, [r3, #24]
      break;
 80075c2:	e0a5      	b.n	8007710 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	68b9      	ldr	r1, [r7, #8]
 80075ca:	4618      	mov	r0, r3
 80075cc:	f000 f9f2 	bl	80079b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	699a      	ldr	r2, [r3, #24]
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	699a      	ldr	r2, [r3, #24]
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	6999      	ldr	r1, [r3, #24]
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	691b      	ldr	r3, [r3, #16]
 80075fa:	021a      	lsls	r2, r3, #8
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	430a      	orrs	r2, r1
 8007602:	619a      	str	r2, [r3, #24]
      break;
 8007604:	e084      	b.n	8007710 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	68b9      	ldr	r1, [r7, #8]
 800760c:	4618      	mov	r0, r3
 800760e:	f000 fa5b 	bl	8007ac8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	69da      	ldr	r2, [r3, #28]
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f042 0208 	orr.w	r2, r2, #8
 8007620:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	69da      	ldr	r2, [r3, #28]
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f022 0204 	bic.w	r2, r2, #4
 8007630:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	69d9      	ldr	r1, [r3, #28]
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	691a      	ldr	r2, [r3, #16]
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	430a      	orrs	r2, r1
 8007642:	61da      	str	r2, [r3, #28]
      break;
 8007644:	e064      	b.n	8007710 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	68b9      	ldr	r1, [r7, #8]
 800764c:	4618      	mov	r0, r3
 800764e:	f000 fac3 	bl	8007bd8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	69da      	ldr	r2, [r3, #28]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007660:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	69da      	ldr	r2, [r3, #28]
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007670:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	69d9      	ldr	r1, [r3, #28]
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	691b      	ldr	r3, [r3, #16]
 800767c:	021a      	lsls	r2, r3, #8
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	430a      	orrs	r2, r1
 8007684:	61da      	str	r2, [r3, #28]
      break;
 8007686:	e043      	b.n	8007710 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	68b9      	ldr	r1, [r7, #8]
 800768e:	4618      	mov	r0, r3
 8007690:	f000 fb0c 	bl	8007cac <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f042 0208 	orr.w	r2, r2, #8
 80076a2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f022 0204 	bic.w	r2, r2, #4
 80076b2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	691a      	ldr	r2, [r3, #16]
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	430a      	orrs	r2, r1
 80076c4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80076c6:	e023      	b.n	8007710 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	68b9      	ldr	r1, [r7, #8]
 80076ce:	4618      	mov	r0, r3
 80076d0:	f000 fb50 	bl	8007d74 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80076e2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076f2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	691b      	ldr	r3, [r3, #16]
 80076fe:	021a      	lsls	r2, r3, #8
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	430a      	orrs	r2, r1
 8007706:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007708:	e002      	b.n	8007710 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800770a:	2301      	movs	r3, #1
 800770c:	75fb      	strb	r3, [r7, #23]
      break;
 800770e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2200      	movs	r2, #0
 8007714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007718:	7dfb      	ldrb	r3, [r7, #23]
}
 800771a:	4618      	mov	r0, r3
 800771c:	3718      	adds	r7, #24
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop

08007724 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007724:	b480      	push	{r7}
 8007726:	b083      	sub	sp, #12
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800772c:	bf00      	nop
 800772e:	370c      	adds	r7, #12
 8007730:	46bd      	mov	sp, r7
 8007732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007736:	4770      	bx	lr

08007738 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007738:	b480      	push	{r7}
 800773a:	b083      	sub	sp, #12
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007740:	bf00      	nop
 8007742:	370c      	adds	r7, #12
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr

0800774c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800774c:	b480      	push	{r7}
 800774e:	b083      	sub	sp, #12
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007754:	bf00      	nop
 8007756:	370c      	adds	r7, #12
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr

08007760 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007760:	b480      	push	{r7}
 8007762:	b083      	sub	sp, #12
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007768:	bf00      	nop
 800776a:	370c      	adds	r7, #12
 800776c:	46bd      	mov	sp, r7
 800776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007772:	4770      	bx	lr

08007774 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007774:	b480      	push	{r7}
 8007776:	b085      	sub	sp, #20
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	4a3c      	ldr	r2, [pc, #240]	; (8007878 <TIM_Base_SetConfig+0x104>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d00f      	beq.n	80077ac <TIM_Base_SetConfig+0x38>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007792:	d00b      	beq.n	80077ac <TIM_Base_SetConfig+0x38>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	4a39      	ldr	r2, [pc, #228]	; (800787c <TIM_Base_SetConfig+0x108>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d007      	beq.n	80077ac <TIM_Base_SetConfig+0x38>
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	4a38      	ldr	r2, [pc, #224]	; (8007880 <TIM_Base_SetConfig+0x10c>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d003      	beq.n	80077ac <TIM_Base_SetConfig+0x38>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	4a37      	ldr	r2, [pc, #220]	; (8007884 <TIM_Base_SetConfig+0x110>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d108      	bne.n	80077be <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	68fa      	ldr	r2, [r7, #12]
 80077ba:	4313      	orrs	r3, r2
 80077bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	4a2d      	ldr	r2, [pc, #180]	; (8007878 <TIM_Base_SetConfig+0x104>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d01b      	beq.n	80077fe <TIM_Base_SetConfig+0x8a>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077cc:	d017      	beq.n	80077fe <TIM_Base_SetConfig+0x8a>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	4a2a      	ldr	r2, [pc, #168]	; (800787c <TIM_Base_SetConfig+0x108>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d013      	beq.n	80077fe <TIM_Base_SetConfig+0x8a>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	4a29      	ldr	r2, [pc, #164]	; (8007880 <TIM_Base_SetConfig+0x10c>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d00f      	beq.n	80077fe <TIM_Base_SetConfig+0x8a>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	4a28      	ldr	r2, [pc, #160]	; (8007884 <TIM_Base_SetConfig+0x110>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d00b      	beq.n	80077fe <TIM_Base_SetConfig+0x8a>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a27      	ldr	r2, [pc, #156]	; (8007888 <TIM_Base_SetConfig+0x114>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d007      	beq.n	80077fe <TIM_Base_SetConfig+0x8a>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a26      	ldr	r2, [pc, #152]	; (800788c <TIM_Base_SetConfig+0x118>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d003      	beq.n	80077fe <TIM_Base_SetConfig+0x8a>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a25      	ldr	r2, [pc, #148]	; (8007890 <TIM_Base_SetConfig+0x11c>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d108      	bne.n	8007810 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007804:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	68db      	ldr	r3, [r3, #12]
 800780a:	68fa      	ldr	r2, [r7, #12]
 800780c:	4313      	orrs	r3, r2
 800780e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	695b      	ldr	r3, [r3, #20]
 800781a:	4313      	orrs	r3, r2
 800781c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	68fa      	ldr	r2, [r7, #12]
 8007822:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	689a      	ldr	r2, [r3, #8]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	681a      	ldr	r2, [r3, #0]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	4a10      	ldr	r2, [pc, #64]	; (8007878 <TIM_Base_SetConfig+0x104>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d00f      	beq.n	800785c <TIM_Base_SetConfig+0xe8>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	4a11      	ldr	r2, [pc, #68]	; (8007884 <TIM_Base_SetConfig+0x110>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d00b      	beq.n	800785c <TIM_Base_SetConfig+0xe8>
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	4a10      	ldr	r2, [pc, #64]	; (8007888 <TIM_Base_SetConfig+0x114>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d007      	beq.n	800785c <TIM_Base_SetConfig+0xe8>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	4a0f      	ldr	r2, [pc, #60]	; (800788c <TIM_Base_SetConfig+0x118>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d003      	beq.n	800785c <TIM_Base_SetConfig+0xe8>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	4a0e      	ldr	r2, [pc, #56]	; (8007890 <TIM_Base_SetConfig+0x11c>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d103      	bne.n	8007864 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	691a      	ldr	r2, [r3, #16]
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2201      	movs	r2, #1
 8007868:	615a      	str	r2, [r3, #20]
}
 800786a:	bf00      	nop
 800786c:	3714      	adds	r7, #20
 800786e:	46bd      	mov	sp, r7
 8007870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007874:	4770      	bx	lr
 8007876:	bf00      	nop
 8007878:	40012c00 	.word	0x40012c00
 800787c:	40000400 	.word	0x40000400
 8007880:	40000800 	.word	0x40000800
 8007884:	40013400 	.word	0x40013400
 8007888:	40014000 	.word	0x40014000
 800788c:	40014400 	.word	0x40014400
 8007890:	40014800 	.word	0x40014800

08007894 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007894:	b480      	push	{r7}
 8007896:	b087      	sub	sp, #28
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6a1b      	ldr	r3, [r3, #32]
 80078a2:	f023 0201 	bic.w	r2, r3, #1
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6a1b      	ldr	r3, [r3, #32]
 80078ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	699b      	ldr	r3, [r3, #24]
 80078ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f023 0303 	bic.w	r3, r3, #3
 80078ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	68fa      	ldr	r2, [r7, #12]
 80078d6:	4313      	orrs	r3, r2
 80078d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	f023 0302 	bic.w	r3, r3, #2
 80078e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	689b      	ldr	r3, [r3, #8]
 80078e6:	697a      	ldr	r2, [r7, #20]
 80078e8:	4313      	orrs	r3, r2
 80078ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	4a2c      	ldr	r2, [pc, #176]	; (80079a0 <TIM_OC1_SetConfig+0x10c>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d00f      	beq.n	8007914 <TIM_OC1_SetConfig+0x80>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	4a2b      	ldr	r2, [pc, #172]	; (80079a4 <TIM_OC1_SetConfig+0x110>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d00b      	beq.n	8007914 <TIM_OC1_SetConfig+0x80>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	4a2a      	ldr	r2, [pc, #168]	; (80079a8 <TIM_OC1_SetConfig+0x114>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d007      	beq.n	8007914 <TIM_OC1_SetConfig+0x80>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	4a29      	ldr	r2, [pc, #164]	; (80079ac <TIM_OC1_SetConfig+0x118>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d003      	beq.n	8007914 <TIM_OC1_SetConfig+0x80>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	4a28      	ldr	r2, [pc, #160]	; (80079b0 <TIM_OC1_SetConfig+0x11c>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d10c      	bne.n	800792e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	f023 0308 	bic.w	r3, r3, #8
 800791a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	68db      	ldr	r3, [r3, #12]
 8007920:	697a      	ldr	r2, [r7, #20]
 8007922:	4313      	orrs	r3, r2
 8007924:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	f023 0304 	bic.w	r3, r3, #4
 800792c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	4a1b      	ldr	r2, [pc, #108]	; (80079a0 <TIM_OC1_SetConfig+0x10c>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d00f      	beq.n	8007956 <TIM_OC1_SetConfig+0xc2>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	4a1a      	ldr	r2, [pc, #104]	; (80079a4 <TIM_OC1_SetConfig+0x110>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d00b      	beq.n	8007956 <TIM_OC1_SetConfig+0xc2>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	4a19      	ldr	r2, [pc, #100]	; (80079a8 <TIM_OC1_SetConfig+0x114>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d007      	beq.n	8007956 <TIM_OC1_SetConfig+0xc2>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	4a18      	ldr	r2, [pc, #96]	; (80079ac <TIM_OC1_SetConfig+0x118>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d003      	beq.n	8007956 <TIM_OC1_SetConfig+0xc2>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	4a17      	ldr	r2, [pc, #92]	; (80079b0 <TIM_OC1_SetConfig+0x11c>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d111      	bne.n	800797a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800795c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007964:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	695b      	ldr	r3, [r3, #20]
 800796a:	693a      	ldr	r2, [r7, #16]
 800796c:	4313      	orrs	r3, r2
 800796e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	699b      	ldr	r3, [r3, #24]
 8007974:	693a      	ldr	r2, [r7, #16]
 8007976:	4313      	orrs	r3, r2
 8007978:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	693a      	ldr	r2, [r7, #16]
 800797e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	68fa      	ldr	r2, [r7, #12]
 8007984:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	685a      	ldr	r2, [r3, #4]
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	697a      	ldr	r2, [r7, #20]
 8007992:	621a      	str	r2, [r3, #32]
}
 8007994:	bf00      	nop
 8007996:	371c      	adds	r7, #28
 8007998:	46bd      	mov	sp, r7
 800799a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799e:	4770      	bx	lr
 80079a0:	40012c00 	.word	0x40012c00
 80079a4:	40013400 	.word	0x40013400
 80079a8:	40014000 	.word	0x40014000
 80079ac:	40014400 	.word	0x40014400
 80079b0:	40014800 	.word	0x40014800

080079b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b087      	sub	sp, #28
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6a1b      	ldr	r3, [r3, #32]
 80079c2:	f023 0210 	bic.w	r2, r3, #16
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6a1b      	ldr	r3, [r3, #32]
 80079ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	699b      	ldr	r3, [r3, #24]
 80079da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80079e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	021b      	lsls	r3, r3, #8
 80079f6:	68fa      	ldr	r2, [r7, #12]
 80079f8:	4313      	orrs	r3, r2
 80079fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	f023 0320 	bic.w	r3, r3, #32
 8007a02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	689b      	ldr	r3, [r3, #8]
 8007a08:	011b      	lsls	r3, r3, #4
 8007a0a:	697a      	ldr	r2, [r7, #20]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	4a28      	ldr	r2, [pc, #160]	; (8007ab4 <TIM_OC2_SetConfig+0x100>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d003      	beq.n	8007a20 <TIM_OC2_SetConfig+0x6c>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	4a27      	ldr	r2, [pc, #156]	; (8007ab8 <TIM_OC2_SetConfig+0x104>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d10d      	bne.n	8007a3c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	68db      	ldr	r3, [r3, #12]
 8007a2c:	011b      	lsls	r3, r3, #4
 8007a2e:	697a      	ldr	r2, [r7, #20]
 8007a30:	4313      	orrs	r3, r2
 8007a32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a3a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	4a1d      	ldr	r2, [pc, #116]	; (8007ab4 <TIM_OC2_SetConfig+0x100>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d00f      	beq.n	8007a64 <TIM_OC2_SetConfig+0xb0>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	4a1c      	ldr	r2, [pc, #112]	; (8007ab8 <TIM_OC2_SetConfig+0x104>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d00b      	beq.n	8007a64 <TIM_OC2_SetConfig+0xb0>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	4a1b      	ldr	r2, [pc, #108]	; (8007abc <TIM_OC2_SetConfig+0x108>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d007      	beq.n	8007a64 <TIM_OC2_SetConfig+0xb0>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	4a1a      	ldr	r2, [pc, #104]	; (8007ac0 <TIM_OC2_SetConfig+0x10c>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d003      	beq.n	8007a64 <TIM_OC2_SetConfig+0xb0>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	4a19      	ldr	r2, [pc, #100]	; (8007ac4 <TIM_OC2_SetConfig+0x110>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d113      	bne.n	8007a8c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a6a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a6c:	693b      	ldr	r3, [r7, #16]
 8007a6e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a72:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	695b      	ldr	r3, [r3, #20]
 8007a78:	009b      	lsls	r3, r3, #2
 8007a7a:	693a      	ldr	r2, [r7, #16]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	699b      	ldr	r3, [r3, #24]
 8007a84:	009b      	lsls	r3, r3, #2
 8007a86:	693a      	ldr	r2, [r7, #16]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	693a      	ldr	r2, [r7, #16]
 8007a90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	68fa      	ldr	r2, [r7, #12]
 8007a96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	685a      	ldr	r2, [r3, #4]
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	697a      	ldr	r2, [r7, #20]
 8007aa4:	621a      	str	r2, [r3, #32]
}
 8007aa6:	bf00      	nop
 8007aa8:	371c      	adds	r7, #28
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop
 8007ab4:	40012c00 	.word	0x40012c00
 8007ab8:	40013400 	.word	0x40013400
 8007abc:	40014000 	.word	0x40014000
 8007ac0:	40014400 	.word	0x40014400
 8007ac4:	40014800 	.word	0x40014800

08007ac8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b087      	sub	sp, #28
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6a1b      	ldr	r3, [r3, #32]
 8007ad6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a1b      	ldr	r3, [r3, #32]
 8007ae2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	69db      	ldr	r3, [r3, #28]
 8007aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007af6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	f023 0303 	bic.w	r3, r3, #3
 8007b02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	68fa      	ldr	r2, [r7, #12]
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b0e:	697b      	ldr	r3, [r7, #20]
 8007b10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	689b      	ldr	r3, [r3, #8]
 8007b1a:	021b      	lsls	r3, r3, #8
 8007b1c:	697a      	ldr	r2, [r7, #20]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4a27      	ldr	r2, [pc, #156]	; (8007bc4 <TIM_OC3_SetConfig+0xfc>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d003      	beq.n	8007b32 <TIM_OC3_SetConfig+0x6a>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4a26      	ldr	r2, [pc, #152]	; (8007bc8 <TIM_OC3_SetConfig+0x100>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d10d      	bne.n	8007b4e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	68db      	ldr	r3, [r3, #12]
 8007b3e:	021b      	lsls	r3, r3, #8
 8007b40:	697a      	ldr	r2, [r7, #20]
 8007b42:	4313      	orrs	r3, r2
 8007b44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b4c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4a1c      	ldr	r2, [pc, #112]	; (8007bc4 <TIM_OC3_SetConfig+0xfc>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d00f      	beq.n	8007b76 <TIM_OC3_SetConfig+0xae>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	4a1b      	ldr	r2, [pc, #108]	; (8007bc8 <TIM_OC3_SetConfig+0x100>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d00b      	beq.n	8007b76 <TIM_OC3_SetConfig+0xae>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	4a1a      	ldr	r2, [pc, #104]	; (8007bcc <TIM_OC3_SetConfig+0x104>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d007      	beq.n	8007b76 <TIM_OC3_SetConfig+0xae>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	4a19      	ldr	r2, [pc, #100]	; (8007bd0 <TIM_OC3_SetConfig+0x108>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d003      	beq.n	8007b76 <TIM_OC3_SetConfig+0xae>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	4a18      	ldr	r2, [pc, #96]	; (8007bd4 <TIM_OC3_SetConfig+0x10c>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d113      	bne.n	8007b9e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	695b      	ldr	r3, [r3, #20]
 8007b8a:	011b      	lsls	r3, r3, #4
 8007b8c:	693a      	ldr	r2, [r7, #16]
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	699b      	ldr	r3, [r3, #24]
 8007b96:	011b      	lsls	r3, r3, #4
 8007b98:	693a      	ldr	r2, [r7, #16]
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	693a      	ldr	r2, [r7, #16]
 8007ba2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	68fa      	ldr	r2, [r7, #12]
 8007ba8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	685a      	ldr	r2, [r3, #4]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	697a      	ldr	r2, [r7, #20]
 8007bb6:	621a      	str	r2, [r3, #32]
}
 8007bb8:	bf00      	nop
 8007bba:	371c      	adds	r7, #28
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr
 8007bc4:	40012c00 	.word	0x40012c00
 8007bc8:	40013400 	.word	0x40013400
 8007bcc:	40014000 	.word	0x40014000
 8007bd0:	40014400 	.word	0x40014400
 8007bd4:	40014800 	.word	0x40014800

08007bd8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b087      	sub	sp, #28
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
 8007be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a1b      	ldr	r3, [r3, #32]
 8007be6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6a1b      	ldr	r3, [r3, #32]
 8007bf2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	69db      	ldr	r3, [r3, #28]
 8007bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007c06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	021b      	lsls	r3, r3, #8
 8007c1a:	68fa      	ldr	r2, [r7, #12]
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c20:	693b      	ldr	r3, [r7, #16]
 8007c22:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	689b      	ldr	r3, [r3, #8]
 8007c2c:	031b      	lsls	r3, r3, #12
 8007c2e:	693a      	ldr	r2, [r7, #16]
 8007c30:	4313      	orrs	r3, r2
 8007c32:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	4a18      	ldr	r2, [pc, #96]	; (8007c98 <TIM_OC4_SetConfig+0xc0>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d00f      	beq.n	8007c5c <TIM_OC4_SetConfig+0x84>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	4a17      	ldr	r2, [pc, #92]	; (8007c9c <TIM_OC4_SetConfig+0xc4>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d00b      	beq.n	8007c5c <TIM_OC4_SetConfig+0x84>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	4a16      	ldr	r2, [pc, #88]	; (8007ca0 <TIM_OC4_SetConfig+0xc8>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d007      	beq.n	8007c5c <TIM_OC4_SetConfig+0x84>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	4a15      	ldr	r2, [pc, #84]	; (8007ca4 <TIM_OC4_SetConfig+0xcc>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d003      	beq.n	8007c5c <TIM_OC4_SetConfig+0x84>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	4a14      	ldr	r2, [pc, #80]	; (8007ca8 <TIM_OC4_SetConfig+0xd0>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d109      	bne.n	8007c70 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	695b      	ldr	r3, [r3, #20]
 8007c68:	019b      	lsls	r3, r3, #6
 8007c6a:	697a      	ldr	r2, [r7, #20]
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	697a      	ldr	r2, [r7, #20]
 8007c74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	68fa      	ldr	r2, [r7, #12]
 8007c7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	685a      	ldr	r2, [r3, #4]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	693a      	ldr	r2, [r7, #16]
 8007c88:	621a      	str	r2, [r3, #32]
}
 8007c8a:	bf00      	nop
 8007c8c:	371c      	adds	r7, #28
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c94:	4770      	bx	lr
 8007c96:	bf00      	nop
 8007c98:	40012c00 	.word	0x40012c00
 8007c9c:	40013400 	.word	0x40013400
 8007ca0:	40014000 	.word	0x40014000
 8007ca4:	40014400 	.word	0x40014400
 8007ca8:	40014800 	.word	0x40014800

08007cac <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b087      	sub	sp, #28
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
 8007cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6a1b      	ldr	r3, [r3, #32]
 8007cba:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6a1b      	ldr	r3, [r3, #32]
 8007cc6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	685b      	ldr	r3, [r3, #4]
 8007ccc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007cda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007cea:	693b      	ldr	r3, [r7, #16]
 8007cec:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007cf0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	689b      	ldr	r3, [r3, #8]
 8007cf6:	041b      	lsls	r3, r3, #16
 8007cf8:	693a      	ldr	r2, [r7, #16]
 8007cfa:	4313      	orrs	r3, r2
 8007cfc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	4a17      	ldr	r2, [pc, #92]	; (8007d60 <TIM_OC5_SetConfig+0xb4>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d00f      	beq.n	8007d26 <TIM_OC5_SetConfig+0x7a>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	4a16      	ldr	r2, [pc, #88]	; (8007d64 <TIM_OC5_SetConfig+0xb8>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d00b      	beq.n	8007d26 <TIM_OC5_SetConfig+0x7a>
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	4a15      	ldr	r2, [pc, #84]	; (8007d68 <TIM_OC5_SetConfig+0xbc>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d007      	beq.n	8007d26 <TIM_OC5_SetConfig+0x7a>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	4a14      	ldr	r2, [pc, #80]	; (8007d6c <TIM_OC5_SetConfig+0xc0>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d003      	beq.n	8007d26 <TIM_OC5_SetConfig+0x7a>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	4a13      	ldr	r2, [pc, #76]	; (8007d70 <TIM_OC5_SetConfig+0xc4>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d109      	bne.n	8007d3a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d2c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	695b      	ldr	r3, [r3, #20]
 8007d32:	021b      	lsls	r3, r3, #8
 8007d34:	697a      	ldr	r2, [r7, #20]
 8007d36:	4313      	orrs	r3, r2
 8007d38:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	697a      	ldr	r2, [r7, #20]
 8007d3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	68fa      	ldr	r2, [r7, #12]
 8007d44:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	685a      	ldr	r2, [r3, #4]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	693a      	ldr	r2, [r7, #16]
 8007d52:	621a      	str	r2, [r3, #32]
}
 8007d54:	bf00      	nop
 8007d56:	371c      	adds	r7, #28
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5e:	4770      	bx	lr
 8007d60:	40012c00 	.word	0x40012c00
 8007d64:	40013400 	.word	0x40013400
 8007d68:	40014000 	.word	0x40014000
 8007d6c:	40014400 	.word	0x40014400
 8007d70:	40014800 	.word	0x40014800

08007d74 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b087      	sub	sp, #28
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6a1b      	ldr	r3, [r3, #32]
 8007d82:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6a1b      	ldr	r3, [r3, #32]
 8007d8e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007da2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007da6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	021b      	lsls	r3, r3, #8
 8007dae:	68fa      	ldr	r2, [r7, #12]
 8007db0:	4313      	orrs	r3, r2
 8007db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007db4:	693b      	ldr	r3, [r7, #16]
 8007db6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007dba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	051b      	lsls	r3, r3, #20
 8007dc2:	693a      	ldr	r2, [r7, #16]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	4a18      	ldr	r2, [pc, #96]	; (8007e2c <TIM_OC6_SetConfig+0xb8>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d00f      	beq.n	8007df0 <TIM_OC6_SetConfig+0x7c>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	4a17      	ldr	r2, [pc, #92]	; (8007e30 <TIM_OC6_SetConfig+0xbc>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d00b      	beq.n	8007df0 <TIM_OC6_SetConfig+0x7c>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	4a16      	ldr	r2, [pc, #88]	; (8007e34 <TIM_OC6_SetConfig+0xc0>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d007      	beq.n	8007df0 <TIM_OC6_SetConfig+0x7c>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	4a15      	ldr	r2, [pc, #84]	; (8007e38 <TIM_OC6_SetConfig+0xc4>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d003      	beq.n	8007df0 <TIM_OC6_SetConfig+0x7c>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	4a14      	ldr	r2, [pc, #80]	; (8007e3c <TIM_OC6_SetConfig+0xc8>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d109      	bne.n	8007e04 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007df6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	695b      	ldr	r3, [r3, #20]
 8007dfc:	029b      	lsls	r3, r3, #10
 8007dfe:	697a      	ldr	r2, [r7, #20]
 8007e00:	4313      	orrs	r3, r2
 8007e02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	697a      	ldr	r2, [r7, #20]
 8007e08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	68fa      	ldr	r2, [r7, #12]
 8007e0e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	685a      	ldr	r2, [r3, #4]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	693a      	ldr	r2, [r7, #16]
 8007e1c:	621a      	str	r2, [r3, #32]
}
 8007e1e:	bf00      	nop
 8007e20:	371c      	adds	r7, #28
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr
 8007e2a:	bf00      	nop
 8007e2c:	40012c00 	.word	0x40012c00
 8007e30:	40013400 	.word	0x40013400
 8007e34:	40014000 	.word	0x40014000
 8007e38:	40014400 	.word	0x40014400
 8007e3c:	40014800 	.word	0x40014800

08007e40 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b087      	sub	sp, #28
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	60f8      	str	r0, [r7, #12]
 8007e48:	60b9      	str	r1, [r7, #8]
 8007e4a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	f003 031f 	and.w	r3, r3, #31
 8007e52:	2201      	movs	r2, #1
 8007e54:	fa02 f303 	lsl.w	r3, r2, r3
 8007e58:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	6a1a      	ldr	r2, [r3, #32]
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	43db      	mvns	r3, r3
 8007e62:	401a      	ands	r2, r3
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	6a1a      	ldr	r2, [r3, #32]
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	f003 031f 	and.w	r3, r3, #31
 8007e72:	6879      	ldr	r1, [r7, #4]
 8007e74:	fa01 f303 	lsl.w	r3, r1, r3
 8007e78:	431a      	orrs	r2, r3
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	621a      	str	r2, [r3, #32]
}
 8007e7e:	bf00      	nop
 8007e80:	371c      	adds	r7, #28
 8007e82:	46bd      	mov	sp, r7
 8007e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e88:	4770      	bx	lr
	...

08007e8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b085      	sub	sp, #20
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d101      	bne.n	8007ea4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007ea0:	2302      	movs	r3, #2
 8007ea2:	e063      	b.n	8007f6c <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2202      	movs	r2, #2
 8007eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4a2b      	ldr	r2, [pc, #172]	; (8007f78 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d004      	beq.n	8007ed8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a2a      	ldr	r2, [pc, #168]	; (8007f7c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d108      	bne.n	8007eea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007ede:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	68fa      	ldr	r2, [r7, #12]
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ef0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	68fa      	ldr	r2, [r7, #12]
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	68fa      	ldr	r2, [r7, #12]
 8007f02:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a1b      	ldr	r2, [pc, #108]	; (8007f78 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d018      	beq.n	8007f40 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f16:	d013      	beq.n	8007f40 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a18      	ldr	r2, [pc, #96]	; (8007f80 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d00e      	beq.n	8007f40 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a17      	ldr	r2, [pc, #92]	; (8007f84 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d009      	beq.n	8007f40 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a12      	ldr	r2, [pc, #72]	; (8007f7c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d004      	beq.n	8007f40 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4a13      	ldr	r2, [pc, #76]	; (8007f88 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d10c      	bne.n	8007f5a <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f46:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	689b      	ldr	r3, [r3, #8]
 8007f4c:	68ba      	ldr	r2, [r7, #8]
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	68ba      	ldr	r2, [r7, #8]
 8007f58:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2201      	movs	r2, #1
 8007f5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2200      	movs	r2, #0
 8007f66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f6a:	2300      	movs	r3, #0
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3714      	adds	r7, #20
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr
 8007f78:	40012c00 	.word	0x40012c00
 8007f7c:	40013400 	.word	0x40013400
 8007f80:	40000400 	.word	0x40000400
 8007f84:	40000800 	.word	0x40000800
 8007f88:	40014000 	.word	0x40014000

08007f8c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b085      	sub	sp, #20
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
 8007f94:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007f96:	2300      	movs	r3, #0
 8007f98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d101      	bne.n	8007fa8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007fa4:	2302      	movs	r3, #2
 8007fa6:	e065      	b.n	8008074 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2201      	movs	r2, #1
 8007fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	68db      	ldr	r3, [r3, #12]
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	689b      	ldr	r3, [r3, #8]
 8007fc8:	4313      	orrs	r3, r2
 8007fca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	685b      	ldr	r3, [r3, #4]
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4313      	orrs	r3, r2
 8007fe6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	691b      	ldr	r3, [r3, #16]
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	695b      	ldr	r3, [r3, #20]
 8008000:	4313      	orrs	r3, r2
 8008002:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800800e:	4313      	orrs	r3, r2
 8008010:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	699b      	ldr	r3, [r3, #24]
 800801c:	041b      	lsls	r3, r3, #16
 800801e:	4313      	orrs	r3, r2
 8008020:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a16      	ldr	r2, [pc, #88]	; (8008080 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d004      	beq.n	8008036 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a14      	ldr	r2, [pc, #80]	; (8008084 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d115      	bne.n	8008062 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008040:	051b      	lsls	r3, r3, #20
 8008042:	4313      	orrs	r3, r2
 8008044:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	69db      	ldr	r3, [r3, #28]
 8008050:	4313      	orrs	r3, r2
 8008052:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	6a1b      	ldr	r3, [r3, #32]
 800805e:	4313      	orrs	r3, r2
 8008060:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	68fa      	ldr	r2, [r7, #12]
 8008068:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2200      	movs	r2, #0
 800806e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008072:	2300      	movs	r3, #0
}
 8008074:	4618      	mov	r0, r3
 8008076:	3714      	adds	r7, #20
 8008078:	46bd      	mov	sp, r7
 800807a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807e:	4770      	bx	lr
 8008080:	40012c00 	.word	0x40012c00
 8008084:	40013400 	.word	0x40013400

08008088 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008088:	b480      	push	{r7}
 800808a:	b083      	sub	sp, #12
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008090:	bf00      	nop
 8008092:	370c      	adds	r7, #12
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr

0800809c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800809c:	b480      	push	{r7}
 800809e:	b083      	sub	sp, #12
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80080a4:	bf00      	nop
 80080a6:	370c      	adds	r7, #12
 80080a8:	46bd      	mov	sp, r7
 80080aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ae:	4770      	bx	lr

080080b0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b083      	sub	sp, #12
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80080b8:	bf00      	nop
 80080ba:	370c      	adds	r7, #12
 80080bc:	46bd      	mov	sp, r7
 80080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c2:	4770      	bx	lr

080080c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b082      	sub	sp, #8
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d101      	bne.n	80080d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	e040      	b.n	8008158 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d106      	bne.n	80080ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2200      	movs	r2, #0
 80080e2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f7f9 fec4 	bl	8001e74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2224      	movs	r2, #36	; 0x24
 80080f0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	681a      	ldr	r2, [r3, #0]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f022 0201 	bic.w	r2, r2, #1
 8008100:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f000 f8b6 	bl	8008274 <UART_SetConfig>
 8008108:	4603      	mov	r3, r0
 800810a:	2b01      	cmp	r3, #1
 800810c:	d101      	bne.n	8008112 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800810e:	2301      	movs	r3, #1
 8008110:	e022      	b.n	8008158 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008116:	2b00      	cmp	r3, #0
 8008118:	d002      	beq.n	8008120 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 fa7e 	bl	800861c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	685a      	ldr	r2, [r3, #4]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800812e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	689a      	ldr	r2, [r3, #8]
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800813e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	681a      	ldr	r2, [r3, #0]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f042 0201 	orr.w	r2, r2, #1
 800814e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	f000 fb05 	bl	8008760 <UART_CheckIdleState>
 8008156:	4603      	mov	r3, r0
}
 8008158:	4618      	mov	r0, r3
 800815a:	3708      	adds	r7, #8
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}

08008160 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b08a      	sub	sp, #40	; 0x28
 8008164:	af02      	add	r7, sp, #8
 8008166:	60f8      	str	r0, [r7, #12]
 8008168:	60b9      	str	r1, [r7, #8]
 800816a:	603b      	str	r3, [r7, #0]
 800816c:	4613      	mov	r3, r2
 800816e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008174:	2b20      	cmp	r3, #32
 8008176:	d178      	bne.n	800826a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d002      	beq.n	8008184 <HAL_UART_Transmit+0x24>
 800817e:	88fb      	ldrh	r3, [r7, #6]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d101      	bne.n	8008188 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008184:	2301      	movs	r3, #1
 8008186:	e071      	b.n	800826c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	2200      	movs	r2, #0
 800818c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	2221      	movs	r2, #33	; 0x21
 8008194:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008196:	f7fa fb25 	bl	80027e4 <HAL_GetTick>
 800819a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	88fa      	ldrh	r2, [r7, #6]
 80081a0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	88fa      	ldrh	r2, [r7, #6]
 80081a8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	689b      	ldr	r3, [r3, #8]
 80081b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081b4:	d108      	bne.n	80081c8 <HAL_UART_Transmit+0x68>
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	691b      	ldr	r3, [r3, #16]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d104      	bne.n	80081c8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80081be:	2300      	movs	r3, #0
 80081c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	61bb      	str	r3, [r7, #24]
 80081c6:	e003      	b.n	80081d0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80081cc:	2300      	movs	r3, #0
 80081ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80081d0:	e030      	b.n	8008234 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	9300      	str	r3, [sp, #0]
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	2200      	movs	r2, #0
 80081da:	2180      	movs	r1, #128	; 0x80
 80081dc:	68f8      	ldr	r0, [r7, #12]
 80081de:	f000 fb67 	bl	80088b0 <UART_WaitOnFlagUntilTimeout>
 80081e2:	4603      	mov	r3, r0
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d004      	beq.n	80081f2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2220      	movs	r2, #32
 80081ec:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80081ee:	2303      	movs	r3, #3
 80081f0:	e03c      	b.n	800826c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80081f2:	69fb      	ldr	r3, [r7, #28]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d10b      	bne.n	8008210 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80081f8:	69bb      	ldr	r3, [r7, #24]
 80081fa:	881a      	ldrh	r2, [r3, #0]
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008204:	b292      	uxth	r2, r2
 8008206:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008208:	69bb      	ldr	r3, [r7, #24]
 800820a:	3302      	adds	r3, #2
 800820c:	61bb      	str	r3, [r7, #24]
 800820e:	e008      	b.n	8008222 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008210:	69fb      	ldr	r3, [r7, #28]
 8008212:	781a      	ldrb	r2, [r3, #0]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	b292      	uxth	r2, r2
 800821a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800821c:	69fb      	ldr	r3, [r7, #28]
 800821e:	3301      	adds	r3, #1
 8008220:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008228:	b29b      	uxth	r3, r3
 800822a:	3b01      	subs	r3, #1
 800822c:	b29a      	uxth	r2, r3
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800823a:	b29b      	uxth	r3, r3
 800823c:	2b00      	cmp	r3, #0
 800823e:	d1c8      	bne.n	80081d2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	9300      	str	r3, [sp, #0]
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	2200      	movs	r2, #0
 8008248:	2140      	movs	r1, #64	; 0x40
 800824a:	68f8      	ldr	r0, [r7, #12]
 800824c:	f000 fb30 	bl	80088b0 <UART_WaitOnFlagUntilTimeout>
 8008250:	4603      	mov	r3, r0
 8008252:	2b00      	cmp	r3, #0
 8008254:	d004      	beq.n	8008260 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2220      	movs	r2, #32
 800825a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800825c:	2303      	movs	r3, #3
 800825e:	e005      	b.n	800826c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	2220      	movs	r2, #32
 8008264:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8008266:	2300      	movs	r3, #0
 8008268:	e000      	b.n	800826c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800826a:	2302      	movs	r3, #2
  }
}
 800826c:	4618      	mov	r0, r3
 800826e:	3720      	adds	r7, #32
 8008270:	46bd      	mov	sp, r7
 8008272:	bd80      	pop	{r7, pc}

08008274 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b088      	sub	sp, #32
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800827c:	2300      	movs	r3, #0
 800827e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	689a      	ldr	r2, [r3, #8]
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	691b      	ldr	r3, [r3, #16]
 8008288:	431a      	orrs	r2, r3
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	695b      	ldr	r3, [r3, #20]
 800828e:	431a      	orrs	r2, r3
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	69db      	ldr	r3, [r3, #28]
 8008294:	4313      	orrs	r3, r2
 8008296:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80082a2:	f023 030c 	bic.w	r3, r3, #12
 80082a6:	687a      	ldr	r2, [r7, #4]
 80082a8:	6812      	ldr	r2, [r2, #0]
 80082aa:	6979      	ldr	r1, [r7, #20]
 80082ac:	430b      	orrs	r3, r1
 80082ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	685b      	ldr	r3, [r3, #4]
 80082b6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	68da      	ldr	r2, [r3, #12]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	430a      	orrs	r2, r1
 80082c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	699b      	ldr	r3, [r3, #24]
 80082ca:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6a1b      	ldr	r3, [r3, #32]
 80082d0:	697a      	ldr	r2, [r7, #20]
 80082d2:	4313      	orrs	r3, r2
 80082d4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	689b      	ldr	r3, [r3, #8]
 80082dc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	697a      	ldr	r2, [r7, #20]
 80082e6:	430a      	orrs	r2, r1
 80082e8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4aa7      	ldr	r2, [pc, #668]	; (800858c <UART_SetConfig+0x318>)
 80082f0:	4293      	cmp	r3, r2
 80082f2:	d120      	bne.n	8008336 <UART_SetConfig+0xc2>
 80082f4:	4ba6      	ldr	r3, [pc, #664]	; (8008590 <UART_SetConfig+0x31c>)
 80082f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082f8:	f003 0303 	and.w	r3, r3, #3
 80082fc:	2b03      	cmp	r3, #3
 80082fe:	d817      	bhi.n	8008330 <UART_SetConfig+0xbc>
 8008300:	a201      	add	r2, pc, #4	; (adr r2, 8008308 <UART_SetConfig+0x94>)
 8008302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008306:	bf00      	nop
 8008308:	08008319 	.word	0x08008319
 800830c:	08008325 	.word	0x08008325
 8008310:	0800832b 	.word	0x0800832b
 8008314:	0800831f 	.word	0x0800831f
 8008318:	2301      	movs	r3, #1
 800831a:	77fb      	strb	r3, [r7, #31]
 800831c:	e0b5      	b.n	800848a <UART_SetConfig+0x216>
 800831e:	2302      	movs	r3, #2
 8008320:	77fb      	strb	r3, [r7, #31]
 8008322:	e0b2      	b.n	800848a <UART_SetConfig+0x216>
 8008324:	2304      	movs	r3, #4
 8008326:	77fb      	strb	r3, [r7, #31]
 8008328:	e0af      	b.n	800848a <UART_SetConfig+0x216>
 800832a:	2308      	movs	r3, #8
 800832c:	77fb      	strb	r3, [r7, #31]
 800832e:	e0ac      	b.n	800848a <UART_SetConfig+0x216>
 8008330:	2310      	movs	r3, #16
 8008332:	77fb      	strb	r3, [r7, #31]
 8008334:	e0a9      	b.n	800848a <UART_SetConfig+0x216>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4a96      	ldr	r2, [pc, #600]	; (8008594 <UART_SetConfig+0x320>)
 800833c:	4293      	cmp	r3, r2
 800833e:	d124      	bne.n	800838a <UART_SetConfig+0x116>
 8008340:	4b93      	ldr	r3, [pc, #588]	; (8008590 <UART_SetConfig+0x31c>)
 8008342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008344:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008348:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800834c:	d011      	beq.n	8008372 <UART_SetConfig+0xfe>
 800834e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008352:	d817      	bhi.n	8008384 <UART_SetConfig+0x110>
 8008354:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008358:	d011      	beq.n	800837e <UART_SetConfig+0x10a>
 800835a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800835e:	d811      	bhi.n	8008384 <UART_SetConfig+0x110>
 8008360:	2b00      	cmp	r3, #0
 8008362:	d003      	beq.n	800836c <UART_SetConfig+0xf8>
 8008364:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008368:	d006      	beq.n	8008378 <UART_SetConfig+0x104>
 800836a:	e00b      	b.n	8008384 <UART_SetConfig+0x110>
 800836c:	2300      	movs	r3, #0
 800836e:	77fb      	strb	r3, [r7, #31]
 8008370:	e08b      	b.n	800848a <UART_SetConfig+0x216>
 8008372:	2302      	movs	r3, #2
 8008374:	77fb      	strb	r3, [r7, #31]
 8008376:	e088      	b.n	800848a <UART_SetConfig+0x216>
 8008378:	2304      	movs	r3, #4
 800837a:	77fb      	strb	r3, [r7, #31]
 800837c:	e085      	b.n	800848a <UART_SetConfig+0x216>
 800837e:	2308      	movs	r3, #8
 8008380:	77fb      	strb	r3, [r7, #31]
 8008382:	e082      	b.n	800848a <UART_SetConfig+0x216>
 8008384:	2310      	movs	r3, #16
 8008386:	77fb      	strb	r3, [r7, #31]
 8008388:	e07f      	b.n	800848a <UART_SetConfig+0x216>
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4a82      	ldr	r2, [pc, #520]	; (8008598 <UART_SetConfig+0x324>)
 8008390:	4293      	cmp	r3, r2
 8008392:	d124      	bne.n	80083de <UART_SetConfig+0x16a>
 8008394:	4b7e      	ldr	r3, [pc, #504]	; (8008590 <UART_SetConfig+0x31c>)
 8008396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008398:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800839c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80083a0:	d011      	beq.n	80083c6 <UART_SetConfig+0x152>
 80083a2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80083a6:	d817      	bhi.n	80083d8 <UART_SetConfig+0x164>
 80083a8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80083ac:	d011      	beq.n	80083d2 <UART_SetConfig+0x15e>
 80083ae:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80083b2:	d811      	bhi.n	80083d8 <UART_SetConfig+0x164>
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d003      	beq.n	80083c0 <UART_SetConfig+0x14c>
 80083b8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80083bc:	d006      	beq.n	80083cc <UART_SetConfig+0x158>
 80083be:	e00b      	b.n	80083d8 <UART_SetConfig+0x164>
 80083c0:	2300      	movs	r3, #0
 80083c2:	77fb      	strb	r3, [r7, #31]
 80083c4:	e061      	b.n	800848a <UART_SetConfig+0x216>
 80083c6:	2302      	movs	r3, #2
 80083c8:	77fb      	strb	r3, [r7, #31]
 80083ca:	e05e      	b.n	800848a <UART_SetConfig+0x216>
 80083cc:	2304      	movs	r3, #4
 80083ce:	77fb      	strb	r3, [r7, #31]
 80083d0:	e05b      	b.n	800848a <UART_SetConfig+0x216>
 80083d2:	2308      	movs	r3, #8
 80083d4:	77fb      	strb	r3, [r7, #31]
 80083d6:	e058      	b.n	800848a <UART_SetConfig+0x216>
 80083d8:	2310      	movs	r3, #16
 80083da:	77fb      	strb	r3, [r7, #31]
 80083dc:	e055      	b.n	800848a <UART_SetConfig+0x216>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	4a6e      	ldr	r2, [pc, #440]	; (800859c <UART_SetConfig+0x328>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d124      	bne.n	8008432 <UART_SetConfig+0x1be>
 80083e8:	4b69      	ldr	r3, [pc, #420]	; (8008590 <UART_SetConfig+0x31c>)
 80083ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083ec:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80083f0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80083f4:	d011      	beq.n	800841a <UART_SetConfig+0x1a6>
 80083f6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80083fa:	d817      	bhi.n	800842c <UART_SetConfig+0x1b8>
 80083fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008400:	d011      	beq.n	8008426 <UART_SetConfig+0x1b2>
 8008402:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008406:	d811      	bhi.n	800842c <UART_SetConfig+0x1b8>
 8008408:	2b00      	cmp	r3, #0
 800840a:	d003      	beq.n	8008414 <UART_SetConfig+0x1a0>
 800840c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008410:	d006      	beq.n	8008420 <UART_SetConfig+0x1ac>
 8008412:	e00b      	b.n	800842c <UART_SetConfig+0x1b8>
 8008414:	2300      	movs	r3, #0
 8008416:	77fb      	strb	r3, [r7, #31]
 8008418:	e037      	b.n	800848a <UART_SetConfig+0x216>
 800841a:	2302      	movs	r3, #2
 800841c:	77fb      	strb	r3, [r7, #31]
 800841e:	e034      	b.n	800848a <UART_SetConfig+0x216>
 8008420:	2304      	movs	r3, #4
 8008422:	77fb      	strb	r3, [r7, #31]
 8008424:	e031      	b.n	800848a <UART_SetConfig+0x216>
 8008426:	2308      	movs	r3, #8
 8008428:	77fb      	strb	r3, [r7, #31]
 800842a:	e02e      	b.n	800848a <UART_SetConfig+0x216>
 800842c:	2310      	movs	r3, #16
 800842e:	77fb      	strb	r3, [r7, #31]
 8008430:	e02b      	b.n	800848a <UART_SetConfig+0x216>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a5a      	ldr	r2, [pc, #360]	; (80085a0 <UART_SetConfig+0x32c>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d124      	bne.n	8008486 <UART_SetConfig+0x212>
 800843c:	4b54      	ldr	r3, [pc, #336]	; (8008590 <UART_SetConfig+0x31c>)
 800843e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008440:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8008444:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008448:	d011      	beq.n	800846e <UART_SetConfig+0x1fa>
 800844a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800844e:	d817      	bhi.n	8008480 <UART_SetConfig+0x20c>
 8008450:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008454:	d011      	beq.n	800847a <UART_SetConfig+0x206>
 8008456:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800845a:	d811      	bhi.n	8008480 <UART_SetConfig+0x20c>
 800845c:	2b00      	cmp	r3, #0
 800845e:	d003      	beq.n	8008468 <UART_SetConfig+0x1f4>
 8008460:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008464:	d006      	beq.n	8008474 <UART_SetConfig+0x200>
 8008466:	e00b      	b.n	8008480 <UART_SetConfig+0x20c>
 8008468:	2300      	movs	r3, #0
 800846a:	77fb      	strb	r3, [r7, #31]
 800846c:	e00d      	b.n	800848a <UART_SetConfig+0x216>
 800846e:	2302      	movs	r3, #2
 8008470:	77fb      	strb	r3, [r7, #31]
 8008472:	e00a      	b.n	800848a <UART_SetConfig+0x216>
 8008474:	2304      	movs	r3, #4
 8008476:	77fb      	strb	r3, [r7, #31]
 8008478:	e007      	b.n	800848a <UART_SetConfig+0x216>
 800847a:	2308      	movs	r3, #8
 800847c:	77fb      	strb	r3, [r7, #31]
 800847e:	e004      	b.n	800848a <UART_SetConfig+0x216>
 8008480:	2310      	movs	r3, #16
 8008482:	77fb      	strb	r3, [r7, #31]
 8008484:	e001      	b.n	800848a <UART_SetConfig+0x216>
 8008486:	2310      	movs	r3, #16
 8008488:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	69db      	ldr	r3, [r3, #28]
 800848e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008492:	d15b      	bne.n	800854c <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8008494:	7ffb      	ldrb	r3, [r7, #31]
 8008496:	2b08      	cmp	r3, #8
 8008498:	d827      	bhi.n	80084ea <UART_SetConfig+0x276>
 800849a:	a201      	add	r2, pc, #4	; (adr r2, 80084a0 <UART_SetConfig+0x22c>)
 800849c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084a0:	080084c5 	.word	0x080084c5
 80084a4:	080084cd 	.word	0x080084cd
 80084a8:	080084d5 	.word	0x080084d5
 80084ac:	080084eb 	.word	0x080084eb
 80084b0:	080084db 	.word	0x080084db
 80084b4:	080084eb 	.word	0x080084eb
 80084b8:	080084eb 	.word	0x080084eb
 80084bc:	080084eb 	.word	0x080084eb
 80084c0:	080084e3 	.word	0x080084e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084c4:	f7fe f90e 	bl	80066e4 <HAL_RCC_GetPCLK1Freq>
 80084c8:	61b8      	str	r0, [r7, #24]
        break;
 80084ca:	e013      	b.n	80084f4 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80084cc:	f7fe f92c 	bl	8006728 <HAL_RCC_GetPCLK2Freq>
 80084d0:	61b8      	str	r0, [r7, #24]
        break;
 80084d2:	e00f      	b.n	80084f4 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80084d4:	4b33      	ldr	r3, [pc, #204]	; (80085a4 <UART_SetConfig+0x330>)
 80084d6:	61bb      	str	r3, [r7, #24]
        break;
 80084d8:	e00c      	b.n	80084f4 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084da:	f7fe f88d 	bl	80065f8 <HAL_RCC_GetSysClockFreq>
 80084de:	61b8      	str	r0, [r7, #24]
        break;
 80084e0:	e008      	b.n	80084f4 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80084e6:	61bb      	str	r3, [r7, #24]
        break;
 80084e8:	e004      	b.n	80084f4 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 80084ea:	2300      	movs	r3, #0
 80084ec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80084ee:	2301      	movs	r3, #1
 80084f0:	77bb      	strb	r3, [r7, #30]
        break;
 80084f2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80084f4:	69bb      	ldr	r3, [r7, #24]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	f000 8082 	beq.w	8008600 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80084fc:	69bb      	ldr	r3, [r7, #24]
 80084fe:	005a      	lsls	r2, r3, #1
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	685b      	ldr	r3, [r3, #4]
 8008504:	085b      	lsrs	r3, r3, #1
 8008506:	441a      	add	r2, r3
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	685b      	ldr	r3, [r3, #4]
 800850c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008510:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	2b0f      	cmp	r3, #15
 8008516:	d916      	bls.n	8008546 <UART_SetConfig+0x2d2>
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800851e:	d212      	bcs.n	8008546 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	b29b      	uxth	r3, r3
 8008524:	f023 030f 	bic.w	r3, r3, #15
 8008528:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800852a:	693b      	ldr	r3, [r7, #16]
 800852c:	085b      	lsrs	r3, r3, #1
 800852e:	b29b      	uxth	r3, r3
 8008530:	f003 0307 	and.w	r3, r3, #7
 8008534:	b29a      	uxth	r2, r3
 8008536:	89fb      	ldrh	r3, [r7, #14]
 8008538:	4313      	orrs	r3, r2
 800853a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	89fa      	ldrh	r2, [r7, #14]
 8008542:	60da      	str	r2, [r3, #12]
 8008544:	e05c      	b.n	8008600 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8008546:	2301      	movs	r3, #1
 8008548:	77bb      	strb	r3, [r7, #30]
 800854a:	e059      	b.n	8008600 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800854c:	7ffb      	ldrb	r3, [r7, #31]
 800854e:	2b08      	cmp	r3, #8
 8008550:	d835      	bhi.n	80085be <UART_SetConfig+0x34a>
 8008552:	a201      	add	r2, pc, #4	; (adr r2, 8008558 <UART_SetConfig+0x2e4>)
 8008554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008558:	0800857d 	.word	0x0800857d
 800855c:	08008585 	.word	0x08008585
 8008560:	080085a9 	.word	0x080085a9
 8008564:	080085bf 	.word	0x080085bf
 8008568:	080085af 	.word	0x080085af
 800856c:	080085bf 	.word	0x080085bf
 8008570:	080085bf 	.word	0x080085bf
 8008574:	080085bf 	.word	0x080085bf
 8008578:	080085b7 	.word	0x080085b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800857c:	f7fe f8b2 	bl	80066e4 <HAL_RCC_GetPCLK1Freq>
 8008580:	61b8      	str	r0, [r7, #24]
        break;
 8008582:	e021      	b.n	80085c8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008584:	f7fe f8d0 	bl	8006728 <HAL_RCC_GetPCLK2Freq>
 8008588:	61b8      	str	r0, [r7, #24]
        break;
 800858a:	e01d      	b.n	80085c8 <UART_SetConfig+0x354>
 800858c:	40013800 	.word	0x40013800
 8008590:	40021000 	.word	0x40021000
 8008594:	40004400 	.word	0x40004400
 8008598:	40004800 	.word	0x40004800
 800859c:	40004c00 	.word	0x40004c00
 80085a0:	40005000 	.word	0x40005000
 80085a4:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80085a8:	4b1b      	ldr	r3, [pc, #108]	; (8008618 <UART_SetConfig+0x3a4>)
 80085aa:	61bb      	str	r3, [r7, #24]
        break;
 80085ac:	e00c      	b.n	80085c8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085ae:	f7fe f823 	bl	80065f8 <HAL_RCC_GetSysClockFreq>
 80085b2:	61b8      	str	r0, [r7, #24]
        break;
 80085b4:	e008      	b.n	80085c8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80085b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80085ba:	61bb      	str	r3, [r7, #24]
        break;
 80085bc:	e004      	b.n	80085c8 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80085be:	2300      	movs	r3, #0
 80085c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80085c2:	2301      	movs	r3, #1
 80085c4:	77bb      	strb	r3, [r7, #30]
        break;
 80085c6:	bf00      	nop
    }

    if (pclk != 0U)
 80085c8:	69bb      	ldr	r3, [r7, #24]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d018      	beq.n	8008600 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	085a      	lsrs	r2, r3, #1
 80085d4:	69bb      	ldr	r3, [r7, #24]
 80085d6:	441a      	add	r2, r3
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	685b      	ldr	r3, [r3, #4]
 80085dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80085e0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	2b0f      	cmp	r3, #15
 80085e6:	d909      	bls.n	80085fc <UART_SetConfig+0x388>
 80085e8:	693b      	ldr	r3, [r7, #16]
 80085ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085ee:	d205      	bcs.n	80085fc <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	b29a      	uxth	r2, r3
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	60da      	str	r2, [r3, #12]
 80085fa:	e001      	b.n	8008600 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80085fc:	2301      	movs	r3, #1
 80085fe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2200      	movs	r2, #0
 8008604:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2200      	movs	r2, #0
 800860a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800860c:	7fbb      	ldrb	r3, [r7, #30]
}
 800860e:	4618      	mov	r0, r3
 8008610:	3720      	adds	r7, #32
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}
 8008616:	bf00      	nop
 8008618:	007a1200 	.word	0x007a1200

0800861c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800861c:	b480      	push	{r7}
 800861e:	b083      	sub	sp, #12
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008628:	f003 0301 	and.w	r3, r3, #1
 800862c:	2b00      	cmp	r3, #0
 800862e:	d00a      	beq.n	8008646 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	685b      	ldr	r3, [r3, #4]
 8008636:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	430a      	orrs	r2, r1
 8008644:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800864a:	f003 0302 	and.w	r3, r3, #2
 800864e:	2b00      	cmp	r3, #0
 8008650:	d00a      	beq.n	8008668 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	685b      	ldr	r3, [r3, #4]
 8008658:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	430a      	orrs	r2, r1
 8008666:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800866c:	f003 0304 	and.w	r3, r3, #4
 8008670:	2b00      	cmp	r3, #0
 8008672:	d00a      	beq.n	800868a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	685b      	ldr	r3, [r3, #4]
 800867a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	430a      	orrs	r2, r1
 8008688:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800868e:	f003 0308 	and.w	r3, r3, #8
 8008692:	2b00      	cmp	r3, #0
 8008694:	d00a      	beq.n	80086ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	430a      	orrs	r2, r1
 80086aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086b0:	f003 0310 	and.w	r3, r3, #16
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d00a      	beq.n	80086ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	689b      	ldr	r3, [r3, #8]
 80086be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	430a      	orrs	r2, r1
 80086cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086d2:	f003 0320 	and.w	r3, r3, #32
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d00a      	beq.n	80086f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	689b      	ldr	r3, [r3, #8]
 80086e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	430a      	orrs	r2, r1
 80086ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d01a      	beq.n	8008732 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	430a      	orrs	r2, r1
 8008710:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008716:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800871a:	d10a      	bne.n	8008732 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	430a      	orrs	r2, r1
 8008730:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008736:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800873a:	2b00      	cmp	r3, #0
 800873c:	d00a      	beq.n	8008754 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	430a      	orrs	r2, r1
 8008752:	605a      	str	r2, [r3, #4]
  }
}
 8008754:	bf00      	nop
 8008756:	370c      	adds	r7, #12
 8008758:	46bd      	mov	sp, r7
 800875a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875e:	4770      	bx	lr

08008760 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b098      	sub	sp, #96	; 0x60
 8008764:	af02      	add	r7, sp, #8
 8008766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2200      	movs	r2, #0
 800876c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008770:	f7fa f838 	bl	80027e4 <HAL_GetTick>
 8008774:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f003 0308 	and.w	r3, r3, #8
 8008780:	2b08      	cmp	r3, #8
 8008782:	d12e      	bne.n	80087e2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008784:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008788:	9300      	str	r3, [sp, #0]
 800878a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800878c:	2200      	movs	r2, #0
 800878e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f000 f88c 	bl	80088b0 <UART_WaitOnFlagUntilTimeout>
 8008798:	4603      	mov	r3, r0
 800879a:	2b00      	cmp	r3, #0
 800879c:	d021      	beq.n	80087e2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087a6:	e853 3f00 	ldrex	r3, [r3]
 80087aa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80087ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80087b2:	653b      	str	r3, [r7, #80]	; 0x50
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	461a      	mov	r2, r3
 80087ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80087bc:	647b      	str	r3, [r7, #68]	; 0x44
 80087be:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80087c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80087c4:	e841 2300 	strex	r3, r2, [r1]
 80087c8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80087ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d1e6      	bne.n	800879e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2220      	movs	r2, #32
 80087d4:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2200      	movs	r2, #0
 80087da:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80087de:	2303      	movs	r3, #3
 80087e0:	e062      	b.n	80088a8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f003 0304 	and.w	r3, r3, #4
 80087ec:	2b04      	cmp	r3, #4
 80087ee:	d149      	bne.n	8008884 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80087f4:	9300      	str	r3, [sp, #0]
 80087f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80087f8:	2200      	movs	r2, #0
 80087fa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f000 f856 	bl	80088b0 <UART_WaitOnFlagUntilTimeout>
 8008804:	4603      	mov	r3, r0
 8008806:	2b00      	cmp	r3, #0
 8008808:	d03c      	beq.n	8008884 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008812:	e853 3f00 	ldrex	r3, [r3]
 8008816:	623b      	str	r3, [r7, #32]
   return(result);
 8008818:	6a3b      	ldr	r3, [r7, #32]
 800881a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800881e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	461a      	mov	r2, r3
 8008826:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008828:	633b      	str	r3, [r7, #48]	; 0x30
 800882a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800882c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800882e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008830:	e841 2300 	strex	r3, r2, [r1]
 8008834:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008838:	2b00      	cmp	r3, #0
 800883a:	d1e6      	bne.n	800880a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	3308      	adds	r3, #8
 8008842:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008844:	693b      	ldr	r3, [r7, #16]
 8008846:	e853 3f00 	ldrex	r3, [r3]
 800884a:	60fb      	str	r3, [r7, #12]
   return(result);
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	f023 0301 	bic.w	r3, r3, #1
 8008852:	64bb      	str	r3, [r7, #72]	; 0x48
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	3308      	adds	r3, #8
 800885a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800885c:	61fa      	str	r2, [r7, #28]
 800885e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008860:	69b9      	ldr	r1, [r7, #24]
 8008862:	69fa      	ldr	r2, [r7, #28]
 8008864:	e841 2300 	strex	r3, r2, [r1]
 8008868:	617b      	str	r3, [r7, #20]
   return(result);
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d1e5      	bne.n	800883c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2220      	movs	r2, #32
 8008874:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2200      	movs	r2, #0
 800887c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008880:	2303      	movs	r3, #3
 8008882:	e011      	b.n	80088a8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2220      	movs	r2, #32
 8008888:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2220      	movs	r2, #32
 800888e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2200      	movs	r2, #0
 8008896:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2200      	movs	r2, #0
 800889c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2200      	movs	r2, #0
 80088a2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80088a6:	2300      	movs	r3, #0
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3758      	adds	r7, #88	; 0x58
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}

080088b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b084      	sub	sp, #16
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	60f8      	str	r0, [r7, #12]
 80088b8:	60b9      	str	r1, [r7, #8]
 80088ba:	603b      	str	r3, [r7, #0]
 80088bc:	4613      	mov	r3, r2
 80088be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088c0:	e049      	b.n	8008956 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088c2:	69bb      	ldr	r3, [r7, #24]
 80088c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088c8:	d045      	beq.n	8008956 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088ca:	f7f9 ff8b 	bl	80027e4 <HAL_GetTick>
 80088ce:	4602      	mov	r2, r0
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	1ad3      	subs	r3, r2, r3
 80088d4:	69ba      	ldr	r2, [r7, #24]
 80088d6:	429a      	cmp	r2, r3
 80088d8:	d302      	bcc.n	80088e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80088da:	69bb      	ldr	r3, [r7, #24]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d101      	bne.n	80088e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80088e0:	2303      	movs	r3, #3
 80088e2:	e048      	b.n	8008976 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f003 0304 	and.w	r3, r3, #4
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d031      	beq.n	8008956 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	69db      	ldr	r3, [r3, #28]
 80088f8:	f003 0308 	and.w	r3, r3, #8
 80088fc:	2b08      	cmp	r3, #8
 80088fe:	d110      	bne.n	8008922 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	2208      	movs	r2, #8
 8008906:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8008908:	68f8      	ldr	r0, [r7, #12]
 800890a:	f000 f838 	bl	800897e <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	2208      	movs	r2, #8
 8008912:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	2200      	movs	r2, #0
 800891a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 800891e:	2301      	movs	r3, #1
 8008920:	e029      	b.n	8008976 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	69db      	ldr	r3, [r3, #28]
 8008928:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800892c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008930:	d111      	bne.n	8008956 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800893a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800893c:	68f8      	ldr	r0, [r7, #12]
 800893e:	f000 f81e 	bl	800897e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	2220      	movs	r2, #32
 8008946:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	2200      	movs	r2, #0
 800894e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8008952:	2303      	movs	r3, #3
 8008954:	e00f      	b.n	8008976 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	69da      	ldr	r2, [r3, #28]
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	4013      	ands	r3, r2
 8008960:	68ba      	ldr	r2, [r7, #8]
 8008962:	429a      	cmp	r2, r3
 8008964:	bf0c      	ite	eq
 8008966:	2301      	moveq	r3, #1
 8008968:	2300      	movne	r3, #0
 800896a:	b2db      	uxtb	r3, r3
 800896c:	461a      	mov	r2, r3
 800896e:	79fb      	ldrb	r3, [r7, #7]
 8008970:	429a      	cmp	r2, r3
 8008972:	d0a6      	beq.n	80088c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008974:	2300      	movs	r3, #0
}
 8008976:	4618      	mov	r0, r3
 8008978:	3710      	adds	r7, #16
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}

0800897e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800897e:	b480      	push	{r7}
 8008980:	b095      	sub	sp, #84	; 0x54
 8008982:	af00      	add	r7, sp, #0
 8008984:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800898c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800898e:	e853 3f00 	ldrex	r3, [r3]
 8008992:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008996:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800899a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	461a      	mov	r2, r3
 80089a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089a4:	643b      	str	r3, [r7, #64]	; 0x40
 80089a6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80089aa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80089ac:	e841 2300 	strex	r3, r2, [r1]
 80089b0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80089b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d1e6      	bne.n	8008986 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	3308      	adds	r3, #8
 80089be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c0:	6a3b      	ldr	r3, [r7, #32]
 80089c2:	e853 3f00 	ldrex	r3, [r3]
 80089c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80089c8:	69fb      	ldr	r3, [r7, #28]
 80089ca:	f023 0301 	bic.w	r3, r3, #1
 80089ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	3308      	adds	r3, #8
 80089d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80089d8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80089da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80089de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80089e0:	e841 2300 	strex	r3, r2, [r1]
 80089e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80089e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d1e5      	bne.n	80089b8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089f0:	2b01      	cmp	r3, #1
 80089f2:	d118      	bne.n	8008a26 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	e853 3f00 	ldrex	r3, [r3]
 8008a00:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	f023 0310 	bic.w	r3, r3, #16
 8008a08:	647b      	str	r3, [r7, #68]	; 0x44
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	461a      	mov	r2, r3
 8008a10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a12:	61bb      	str	r3, [r7, #24]
 8008a14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a16:	6979      	ldr	r1, [r7, #20]
 8008a18:	69ba      	ldr	r2, [r7, #24]
 8008a1a:	e841 2300 	strex	r3, r2, [r1]
 8008a1e:	613b      	str	r3, [r7, #16]
   return(result);
 8008a20:	693b      	ldr	r3, [r7, #16]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d1e6      	bne.n	80089f4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2220      	movs	r2, #32
 8008a2a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2200      	movs	r2, #0
 8008a32:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2200      	movs	r2, #0
 8008a38:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008a3a:	bf00      	nop
 8008a3c:	3754      	adds	r7, #84	; 0x54
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a44:	4770      	bx	lr

08008a46 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8008a46:	b480      	push	{r7}
 8008a48:	b085      	sub	sp, #20
 8008a4a:	af00      	add	r7, sp, #0
 8008a4c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2200      	movs	r2, #0
 8008a52:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008a56:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8008a5a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	b29a      	uxth	r2, r3
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008a66:	2300      	movs	r3, #0
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	3714      	adds	r7, #20
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a72:	4770      	bx	lr

08008a74 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8008a74:	b480      	push	{r7}
 8008a76:	b085      	sub	sp, #20
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008a7c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8008a80:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8008a88:	b29a      	uxth	r2, r3
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	43db      	mvns	r3, r3
 8008a90:	b29b      	uxth	r3, r3
 8008a92:	4013      	ands	r3, r2
 8008a94:	b29a      	uxth	r2, r3
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008a9c:	2300      	movs	r3, #0
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3714      	adds	r7, #20
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa8:	4770      	bx	lr

08008aaa <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008aaa:	b084      	sub	sp, #16
 8008aac:	b480      	push	{r7}
 8008aae:	b083      	sub	sp, #12
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
 8008ab4:	f107 0014 	add.w	r0, r7, #20
 8008ab8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8008adc:	2300      	movs	r3, #0
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	370c      	adds	r7, #12
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae8:	b004      	add	sp, #16
 8008aea:	4770      	bx	lr

08008aec <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b09d      	sub	sp, #116	; 0x74
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
 8008af4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8008af6:	2300      	movs	r3, #0
 8008af8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8008afc:	687a      	ldr	r2, [r7, #4]
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	781b      	ldrb	r3, [r3, #0]
 8008b02:	009b      	lsls	r3, r3, #2
 8008b04:	4413      	add	r3, r2
 8008b06:	881b      	ldrh	r3, [r3, #0]
 8008b08:	b29b      	uxth	r3, r3
 8008b0a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8008b0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b12:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	78db      	ldrb	r3, [r3, #3]
 8008b1a:	2b03      	cmp	r3, #3
 8008b1c:	d81f      	bhi.n	8008b5e <USB_ActivateEndpoint+0x72>
 8008b1e:	a201      	add	r2, pc, #4	; (adr r2, 8008b24 <USB_ActivateEndpoint+0x38>)
 8008b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b24:	08008b35 	.word	0x08008b35
 8008b28:	08008b51 	.word	0x08008b51
 8008b2c:	08008b67 	.word	0x08008b67
 8008b30:	08008b43 	.word	0x08008b43
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8008b34:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8008b38:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008b3c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8008b40:	e012      	b.n	8008b68 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8008b42:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8008b46:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8008b4a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8008b4e:	e00b      	b.n	8008b68 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8008b50:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8008b54:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008b58:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8008b5c:	e004      	b.n	8008b68 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8008b5e:	2301      	movs	r3, #1
 8008b60:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 8008b64:	e000      	b.n	8008b68 <USB_ActivateEndpoint+0x7c>
      break;
 8008b66:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8008b68:	687a      	ldr	r2, [r7, #4]
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	781b      	ldrb	r3, [r3, #0]
 8008b6e:	009b      	lsls	r3, r3, #2
 8008b70:	441a      	add	r2, r3
 8008b72:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8008b76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008b7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008b7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b86:	b29b      	uxth	r3, r3
 8008b88:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8008b8a:	687a      	ldr	r2, [r7, #4]
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	781b      	ldrb	r3, [r3, #0]
 8008b90:	009b      	lsls	r3, r3, #2
 8008b92:	4413      	add	r3, r2
 8008b94:	881b      	ldrh	r3, [r3, #0]
 8008b96:	b29b      	uxth	r3, r3
 8008b98:	b21b      	sxth	r3, r3
 8008b9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ba2:	b21a      	sxth	r2, r3
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	b21b      	sxth	r3, r3
 8008baa:	4313      	orrs	r3, r2
 8008bac:	b21b      	sxth	r3, r3
 8008bae:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8008bb2:	687a      	ldr	r2, [r7, #4]
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	781b      	ldrb	r3, [r3, #0]
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	441a      	add	r2, r3
 8008bbc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8008bc0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008bc4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008bc8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008bcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008bd0:	b29b      	uxth	r3, r3
 8008bd2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	7b1b      	ldrb	r3, [r3, #12]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	f040 8178 	bne.w	8008ece <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	785b      	ldrb	r3, [r3, #1]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	f000 8084 	beq.w	8008cf0 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	61bb      	str	r3, [r7, #24]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008bf2:	b29b      	uxth	r3, r3
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	69bb      	ldr	r3, [r7, #24]
 8008bf8:	4413      	add	r3, r2
 8008bfa:	61bb      	str	r3, [r7, #24]
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	781b      	ldrb	r3, [r3, #0]
 8008c00:	011a      	lsls	r2, r3, #4
 8008c02:	69bb      	ldr	r3, [r7, #24]
 8008c04:	4413      	add	r3, r2
 8008c06:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008c0a:	617b      	str	r3, [r7, #20]
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	88db      	ldrh	r3, [r3, #6]
 8008c10:	085b      	lsrs	r3, r3, #1
 8008c12:	b29b      	uxth	r3, r3
 8008c14:	005b      	lsls	r3, r3, #1
 8008c16:	b29a      	uxth	r2, r3
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008c1c:	687a      	ldr	r2, [r7, #4]
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	009b      	lsls	r3, r3, #2
 8008c24:	4413      	add	r3, r2
 8008c26:	881b      	ldrh	r3, [r3, #0]
 8008c28:	827b      	strh	r3, [r7, #18]
 8008c2a:	8a7b      	ldrh	r3, [r7, #18]
 8008c2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d01b      	beq.n	8008c6c <USB_ActivateEndpoint+0x180>
 8008c34:	687a      	ldr	r2, [r7, #4]
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	781b      	ldrb	r3, [r3, #0]
 8008c3a:	009b      	lsls	r3, r3, #2
 8008c3c:	4413      	add	r3, r2
 8008c3e:	881b      	ldrh	r3, [r3, #0]
 8008c40:	b29b      	uxth	r3, r3
 8008c42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c4a:	823b      	strh	r3, [r7, #16]
 8008c4c:	687a      	ldr	r2, [r7, #4]
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	781b      	ldrb	r3, [r3, #0]
 8008c52:	009b      	lsls	r3, r3, #2
 8008c54:	441a      	add	r2, r3
 8008c56:	8a3b      	ldrh	r3, [r7, #16]
 8008c58:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008c5c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008c60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008c64:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008c68:	b29b      	uxth	r3, r3
 8008c6a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	78db      	ldrb	r3, [r3, #3]
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	d020      	beq.n	8008cb6 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008c74:	687a      	ldr	r2, [r7, #4]
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	781b      	ldrb	r3, [r3, #0]
 8008c7a:	009b      	lsls	r3, r3, #2
 8008c7c:	4413      	add	r3, r2
 8008c7e:	881b      	ldrh	r3, [r3, #0]
 8008c80:	b29b      	uxth	r3, r3
 8008c82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c8a:	81bb      	strh	r3, [r7, #12]
 8008c8c:	89bb      	ldrh	r3, [r7, #12]
 8008c8e:	f083 0320 	eor.w	r3, r3, #32
 8008c92:	81bb      	strh	r3, [r7, #12]
 8008c94:	687a      	ldr	r2, [r7, #4]
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	781b      	ldrb	r3, [r3, #0]
 8008c9a:	009b      	lsls	r3, r3, #2
 8008c9c:	441a      	add	r2, r3
 8008c9e:	89bb      	ldrh	r3, [r7, #12]
 8008ca0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008ca4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008ca8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008cac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008cb0:	b29b      	uxth	r3, r3
 8008cb2:	8013      	strh	r3, [r2, #0]
 8008cb4:	e2d5      	b.n	8009262 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008cb6:	687a      	ldr	r2, [r7, #4]
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	781b      	ldrb	r3, [r3, #0]
 8008cbc:	009b      	lsls	r3, r3, #2
 8008cbe:	4413      	add	r3, r2
 8008cc0:	881b      	ldrh	r3, [r3, #0]
 8008cc2:	b29b      	uxth	r3, r3
 8008cc4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008cc8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ccc:	81fb      	strh	r3, [r7, #14]
 8008cce:	687a      	ldr	r2, [r7, #4]
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	781b      	ldrb	r3, [r3, #0]
 8008cd4:	009b      	lsls	r3, r3, #2
 8008cd6:	441a      	add	r2, r3
 8008cd8:	89fb      	ldrh	r3, [r7, #14]
 8008cda:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008cde:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008ce2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008ce6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	8013      	strh	r3, [r2, #0]
 8008cee:	e2b8      	b.n	8009262 <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	633b      	str	r3, [r7, #48]	; 0x30
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008cfa:	b29b      	uxth	r3, r3
 8008cfc:	461a      	mov	r2, r3
 8008cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d00:	4413      	add	r3, r2
 8008d02:	633b      	str	r3, [r7, #48]	; 0x30
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	781b      	ldrb	r3, [r3, #0]
 8008d08:	011a      	lsls	r2, r3, #4
 8008d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d0c:	4413      	add	r3, r2
 8008d0e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8008d12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	88db      	ldrh	r3, [r3, #6]
 8008d18:	085b      	lsrs	r3, r3, #1
 8008d1a:	b29b      	uxth	r3, r3
 8008d1c:	005b      	lsls	r3, r3, #1
 8008d1e:	b29a      	uxth	r2, r3
 8008d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d22:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d2e:	b29b      	uxth	r3, r3
 8008d30:	461a      	mov	r2, r3
 8008d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d34:	4413      	add	r3, r2
 8008d36:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	781b      	ldrb	r3, [r3, #0]
 8008d3c:	011a      	lsls	r2, r3, #4
 8008d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d40:	4413      	add	r3, r2
 8008d42:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008d46:	627b      	str	r3, [r7, #36]	; 0x24
 8008d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d4a:	881b      	ldrh	r3, [r3, #0]
 8008d4c:	b29b      	uxth	r3, r3
 8008d4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d52:	b29a      	uxth	r2, r3
 8008d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d56:	801a      	strh	r2, [r3, #0]
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	691b      	ldr	r3, [r3, #16]
 8008d5c:	2b3e      	cmp	r3, #62	; 0x3e
 8008d5e:	d91d      	bls.n	8008d9c <USB_ActivateEndpoint+0x2b0>
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	691b      	ldr	r3, [r3, #16]
 8008d64:	095b      	lsrs	r3, r3, #5
 8008d66:	66bb      	str	r3, [r7, #104]	; 0x68
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	691b      	ldr	r3, [r3, #16]
 8008d6c:	f003 031f 	and.w	r3, r3, #31
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d102      	bne.n	8008d7a <USB_ActivateEndpoint+0x28e>
 8008d74:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008d76:	3b01      	subs	r3, #1
 8008d78:	66bb      	str	r3, [r7, #104]	; 0x68
 8008d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d7c:	881b      	ldrh	r3, [r3, #0]
 8008d7e:	b29a      	uxth	r2, r3
 8008d80:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008d82:	b29b      	uxth	r3, r3
 8008d84:	029b      	lsls	r3, r3, #10
 8008d86:	b29b      	uxth	r3, r3
 8008d88:	4313      	orrs	r3, r2
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d94:	b29a      	uxth	r2, r3
 8008d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d98:	801a      	strh	r2, [r3, #0]
 8008d9a:	e026      	b.n	8008dea <USB_ActivateEndpoint+0x2fe>
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	691b      	ldr	r3, [r3, #16]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d10a      	bne.n	8008dba <USB_ActivateEndpoint+0x2ce>
 8008da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008da6:	881b      	ldrh	r3, [r3, #0]
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008dae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008db2:	b29a      	uxth	r2, r3
 8008db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008db6:	801a      	strh	r2, [r3, #0]
 8008db8:	e017      	b.n	8008dea <USB_ActivateEndpoint+0x2fe>
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	691b      	ldr	r3, [r3, #16]
 8008dbe:	085b      	lsrs	r3, r3, #1
 8008dc0:	66bb      	str	r3, [r7, #104]	; 0x68
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	691b      	ldr	r3, [r3, #16]
 8008dc6:	f003 0301 	and.w	r3, r3, #1
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d002      	beq.n	8008dd4 <USB_ActivateEndpoint+0x2e8>
 8008dce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008dd0:	3301      	adds	r3, #1
 8008dd2:	66bb      	str	r3, [r7, #104]	; 0x68
 8008dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd6:	881b      	ldrh	r3, [r3, #0]
 8008dd8:	b29a      	uxth	r2, r3
 8008dda:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008ddc:	b29b      	uxth	r3, r3
 8008dde:	029b      	lsls	r3, r3, #10
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	4313      	orrs	r3, r2
 8008de4:	b29a      	uxth	r2, r3
 8008de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008de8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008dea:	687a      	ldr	r2, [r7, #4]
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	781b      	ldrb	r3, [r3, #0]
 8008df0:	009b      	lsls	r3, r3, #2
 8008df2:	4413      	add	r3, r2
 8008df4:	881b      	ldrh	r3, [r3, #0]
 8008df6:	847b      	strh	r3, [r7, #34]	; 0x22
 8008df8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008dfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d01b      	beq.n	8008e3a <USB_ActivateEndpoint+0x34e>
 8008e02:	687a      	ldr	r2, [r7, #4]
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	781b      	ldrb	r3, [r3, #0]
 8008e08:	009b      	lsls	r3, r3, #2
 8008e0a:	4413      	add	r3, r2
 8008e0c:	881b      	ldrh	r3, [r3, #0]
 8008e0e:	b29b      	uxth	r3, r3
 8008e10:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e18:	843b      	strh	r3, [r7, #32]
 8008e1a:	687a      	ldr	r2, [r7, #4]
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	781b      	ldrb	r3, [r3, #0]
 8008e20:	009b      	lsls	r3, r3, #2
 8008e22:	441a      	add	r2, r3
 8008e24:	8c3b      	ldrh	r3, [r7, #32]
 8008e26:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008e2a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008e2e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008e32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e36:	b29b      	uxth	r3, r3
 8008e38:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	781b      	ldrb	r3, [r3, #0]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d124      	bne.n	8008e8c <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008e42:	687a      	ldr	r2, [r7, #4]
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	781b      	ldrb	r3, [r3, #0]
 8008e48:	009b      	lsls	r3, r3, #2
 8008e4a:	4413      	add	r3, r2
 8008e4c:	881b      	ldrh	r3, [r3, #0]
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008e54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e58:	83bb      	strh	r3, [r7, #28]
 8008e5a:	8bbb      	ldrh	r3, [r7, #28]
 8008e5c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008e60:	83bb      	strh	r3, [r7, #28]
 8008e62:	8bbb      	ldrh	r3, [r7, #28]
 8008e64:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008e68:	83bb      	strh	r3, [r7, #28]
 8008e6a:	687a      	ldr	r2, [r7, #4]
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	781b      	ldrb	r3, [r3, #0]
 8008e70:	009b      	lsls	r3, r3, #2
 8008e72:	441a      	add	r2, r3
 8008e74:	8bbb      	ldrh	r3, [r7, #28]
 8008e76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008e7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008e7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008e82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	8013      	strh	r3, [r2, #0]
 8008e8a:	e1ea      	b.n	8009262 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8008e8c:	687a      	ldr	r2, [r7, #4]
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	781b      	ldrb	r3, [r3, #0]
 8008e92:	009b      	lsls	r3, r3, #2
 8008e94:	4413      	add	r3, r2
 8008e96:	881b      	ldrh	r3, [r3, #0]
 8008e98:	b29b      	uxth	r3, r3
 8008e9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008e9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ea2:	83fb      	strh	r3, [r7, #30]
 8008ea4:	8bfb      	ldrh	r3, [r7, #30]
 8008ea6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008eaa:	83fb      	strh	r3, [r7, #30]
 8008eac:	687a      	ldr	r2, [r7, #4]
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	781b      	ldrb	r3, [r3, #0]
 8008eb2:	009b      	lsls	r3, r3, #2
 8008eb4:	441a      	add	r2, r3
 8008eb6:	8bfb      	ldrh	r3, [r7, #30]
 8008eb8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008ebc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008ec0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008ec4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ec8:	b29b      	uxth	r3, r3
 8008eca:	8013      	strh	r3, [r2, #0]
 8008ecc:	e1c9      	b.n	8009262 <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	78db      	ldrb	r3, [r3, #3]
 8008ed2:	2b02      	cmp	r3, #2
 8008ed4:	d11e      	bne.n	8008f14 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008ed6:	687a      	ldr	r2, [r7, #4]
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	781b      	ldrb	r3, [r3, #0]
 8008edc:	009b      	lsls	r3, r3, #2
 8008ede:	4413      	add	r3, r2
 8008ee0:	881b      	ldrh	r3, [r3, #0]
 8008ee2:	b29b      	uxth	r3, r3
 8008ee4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ee8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008eec:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8008ef0:	687a      	ldr	r2, [r7, #4]
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	781b      	ldrb	r3, [r3, #0]
 8008ef6:	009b      	lsls	r3, r3, #2
 8008ef8:	441a      	add	r2, r3
 8008efa:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8008efe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008f02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008f06:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8008f0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f0e:	b29b      	uxth	r3, r3
 8008f10:	8013      	strh	r3, [r2, #0]
 8008f12:	e01d      	b.n	8008f50 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8008f14:	687a      	ldr	r2, [r7, #4]
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	781b      	ldrb	r3, [r3, #0]
 8008f1a:	009b      	lsls	r3, r3, #2
 8008f1c:	4413      	add	r3, r2
 8008f1e:	881b      	ldrh	r3, [r3, #0]
 8008f20:	b29b      	uxth	r3, r3
 8008f22:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8008f26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f2a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8008f2e:	687a      	ldr	r2, [r7, #4]
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	781b      	ldrb	r3, [r3, #0]
 8008f34:	009b      	lsls	r3, r3, #2
 8008f36:	441a      	add	r2, r3
 8008f38:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8008f3c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008f40:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008f44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008f48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f4c:	b29b      	uxth	r3, r3
 8008f4e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f5a:	b29b      	uxth	r3, r3
 8008f5c:	461a      	mov	r2, r3
 8008f5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008f60:	4413      	add	r3, r2
 8008f62:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	781b      	ldrb	r3, [r3, #0]
 8008f68:	011a      	lsls	r2, r3, #4
 8008f6a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008f6c:	4413      	add	r3, r2
 8008f6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008f72:	65bb      	str	r3, [r7, #88]	; 0x58
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	891b      	ldrh	r3, [r3, #8]
 8008f78:	085b      	lsrs	r3, r3, #1
 8008f7a:	b29b      	uxth	r3, r3
 8008f7c:	005b      	lsls	r3, r3, #1
 8008f7e:	b29a      	uxth	r2, r3
 8008f80:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008f82:	801a      	strh	r2, [r3, #0]
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	657b      	str	r3, [r7, #84]	; 0x54
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f8e:	b29b      	uxth	r3, r3
 8008f90:	461a      	mov	r2, r3
 8008f92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008f94:	4413      	add	r3, r2
 8008f96:	657b      	str	r3, [r7, #84]	; 0x54
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	781b      	ldrb	r3, [r3, #0]
 8008f9c:	011a      	lsls	r2, r3, #4
 8008f9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008fa0:	4413      	add	r3, r2
 8008fa2:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8008fa6:	653b      	str	r3, [r7, #80]	; 0x50
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	895b      	ldrh	r3, [r3, #10]
 8008fac:	085b      	lsrs	r3, r3, #1
 8008fae:	b29b      	uxth	r3, r3
 8008fb0:	005b      	lsls	r3, r3, #1
 8008fb2:	b29a      	uxth	r2, r3
 8008fb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008fb6:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	785b      	ldrb	r3, [r3, #1]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	f040 8093 	bne.w	80090e8 <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008fc2:	687a      	ldr	r2, [r7, #4]
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	781b      	ldrb	r3, [r3, #0]
 8008fc8:	009b      	lsls	r3, r3, #2
 8008fca:	4413      	add	r3, r2
 8008fcc:	881b      	ldrh	r3, [r3, #0]
 8008fce:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8008fd2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8008fd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d01b      	beq.n	8009016 <USB_ActivateEndpoint+0x52a>
 8008fde:	687a      	ldr	r2, [r7, #4]
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	781b      	ldrb	r3, [r3, #0]
 8008fe4:	009b      	lsls	r3, r3, #2
 8008fe6:	4413      	add	r3, r2
 8008fe8:	881b      	ldrh	r3, [r3, #0]
 8008fea:	b29b      	uxth	r3, r3
 8008fec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ff0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ff4:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8008ff6:	687a      	ldr	r2, [r7, #4]
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	781b      	ldrb	r3, [r3, #0]
 8008ffc:	009b      	lsls	r3, r3, #2
 8008ffe:	441a      	add	r2, r3
 8009000:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8009002:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009006:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800900a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800900e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009012:	b29b      	uxth	r3, r3
 8009014:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009016:	687a      	ldr	r2, [r7, #4]
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	781b      	ldrb	r3, [r3, #0]
 800901c:	009b      	lsls	r3, r3, #2
 800901e:	4413      	add	r3, r2
 8009020:	881b      	ldrh	r3, [r3, #0]
 8009022:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8009024:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009026:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800902a:	2b00      	cmp	r3, #0
 800902c:	d01b      	beq.n	8009066 <USB_ActivateEndpoint+0x57a>
 800902e:	687a      	ldr	r2, [r7, #4]
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	781b      	ldrb	r3, [r3, #0]
 8009034:	009b      	lsls	r3, r3, #2
 8009036:	4413      	add	r3, r2
 8009038:	881b      	ldrh	r3, [r3, #0]
 800903a:	b29b      	uxth	r3, r3
 800903c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009040:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009044:	877b      	strh	r3, [r7, #58]	; 0x3a
 8009046:	687a      	ldr	r2, [r7, #4]
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	781b      	ldrb	r3, [r3, #0]
 800904c:	009b      	lsls	r3, r3, #2
 800904e:	441a      	add	r2, r3
 8009050:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8009052:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009056:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800905a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800905e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009062:	b29b      	uxth	r3, r3
 8009064:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009066:	687a      	ldr	r2, [r7, #4]
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	781b      	ldrb	r3, [r3, #0]
 800906c:	009b      	lsls	r3, r3, #2
 800906e:	4413      	add	r3, r2
 8009070:	881b      	ldrh	r3, [r3, #0]
 8009072:	b29b      	uxth	r3, r3
 8009074:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009078:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800907c:	873b      	strh	r3, [r7, #56]	; 0x38
 800907e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009080:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009084:	873b      	strh	r3, [r7, #56]	; 0x38
 8009086:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009088:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800908c:	873b      	strh	r3, [r7, #56]	; 0x38
 800908e:	687a      	ldr	r2, [r7, #4]
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	781b      	ldrb	r3, [r3, #0]
 8009094:	009b      	lsls	r3, r3, #2
 8009096:	441a      	add	r2, r3
 8009098:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800909a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800909e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80090a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80090a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090aa:	b29b      	uxth	r3, r3
 80090ac:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80090ae:	687a      	ldr	r2, [r7, #4]
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	781b      	ldrb	r3, [r3, #0]
 80090b4:	009b      	lsls	r3, r3, #2
 80090b6:	4413      	add	r3, r2
 80090b8:	881b      	ldrh	r3, [r3, #0]
 80090ba:	b29b      	uxth	r3, r3
 80090bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80090c4:	86fb      	strh	r3, [r7, #54]	; 0x36
 80090c6:	687a      	ldr	r2, [r7, #4]
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	781b      	ldrb	r3, [r3, #0]
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	441a      	add	r2, r3
 80090d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80090d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80090d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80090da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80090de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090e2:	b29b      	uxth	r3, r3
 80090e4:	8013      	strh	r3, [r2, #0]
 80090e6:	e0bc      	b.n	8009262 <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80090e8:	687a      	ldr	r2, [r7, #4]
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	781b      	ldrb	r3, [r3, #0]
 80090ee:	009b      	lsls	r3, r3, #2
 80090f0:	4413      	add	r3, r2
 80090f2:	881b      	ldrh	r3, [r3, #0]
 80090f4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80090f8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80090fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009100:	2b00      	cmp	r3, #0
 8009102:	d01d      	beq.n	8009140 <USB_ActivateEndpoint+0x654>
 8009104:	687a      	ldr	r2, [r7, #4]
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	781b      	ldrb	r3, [r3, #0]
 800910a:	009b      	lsls	r3, r3, #2
 800910c:	4413      	add	r3, r2
 800910e:	881b      	ldrh	r3, [r3, #0]
 8009110:	b29b      	uxth	r3, r3
 8009112:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009116:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800911a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800911e:	687a      	ldr	r2, [r7, #4]
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	781b      	ldrb	r3, [r3, #0]
 8009124:	009b      	lsls	r3, r3, #2
 8009126:	441a      	add	r2, r3
 8009128:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800912c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009130:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009134:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009138:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800913c:	b29b      	uxth	r3, r3
 800913e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009140:	687a      	ldr	r2, [r7, #4]
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	781b      	ldrb	r3, [r3, #0]
 8009146:	009b      	lsls	r3, r3, #2
 8009148:	4413      	add	r3, r2
 800914a:	881b      	ldrh	r3, [r3, #0]
 800914c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8009150:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009158:	2b00      	cmp	r3, #0
 800915a:	d01d      	beq.n	8009198 <USB_ActivateEndpoint+0x6ac>
 800915c:	687a      	ldr	r2, [r7, #4]
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	781b      	ldrb	r3, [r3, #0]
 8009162:	009b      	lsls	r3, r3, #2
 8009164:	4413      	add	r3, r2
 8009166:	881b      	ldrh	r3, [r3, #0]
 8009168:	b29b      	uxth	r3, r3
 800916a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800916e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009172:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8009176:	687a      	ldr	r2, [r7, #4]
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	781b      	ldrb	r3, [r3, #0]
 800917c:	009b      	lsls	r3, r3, #2
 800917e:	441a      	add	r2, r3
 8009180:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8009184:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009188:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800918c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009190:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009194:	b29b      	uxth	r3, r3
 8009196:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	78db      	ldrb	r3, [r3, #3]
 800919c:	2b01      	cmp	r3, #1
 800919e:	d024      	beq.n	80091ea <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80091a0:	687a      	ldr	r2, [r7, #4]
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	781b      	ldrb	r3, [r3, #0]
 80091a6:	009b      	lsls	r3, r3, #2
 80091a8:	4413      	add	r3, r2
 80091aa:	881b      	ldrh	r3, [r3, #0]
 80091ac:	b29b      	uxth	r3, r3
 80091ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80091b6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80091ba:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80091be:	f083 0320 	eor.w	r3, r3, #32
 80091c2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80091c6:	687a      	ldr	r2, [r7, #4]
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	781b      	ldrb	r3, [r3, #0]
 80091cc:	009b      	lsls	r3, r3, #2
 80091ce:	441a      	add	r2, r3
 80091d0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80091d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80091d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80091dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80091e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80091e4:	b29b      	uxth	r3, r3
 80091e6:	8013      	strh	r3, [r2, #0]
 80091e8:	e01d      	b.n	8009226 <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80091ea:	687a      	ldr	r2, [r7, #4]
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	009b      	lsls	r3, r3, #2
 80091f2:	4413      	add	r3, r2
 80091f4:	881b      	ldrh	r3, [r3, #0]
 80091f6:	b29b      	uxth	r3, r3
 80091f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009200:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8009204:	687a      	ldr	r2, [r7, #4]
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	781b      	ldrb	r3, [r3, #0]
 800920a:	009b      	lsls	r3, r3, #2
 800920c:	441a      	add	r2, r3
 800920e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8009212:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009216:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800921a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800921e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009222:	b29b      	uxth	r3, r3
 8009224:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009226:	687a      	ldr	r2, [r7, #4]
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	781b      	ldrb	r3, [r3, #0]
 800922c:	009b      	lsls	r3, r3, #2
 800922e:	4413      	add	r3, r2
 8009230:	881b      	ldrh	r3, [r3, #0]
 8009232:	b29b      	uxth	r3, r3
 8009234:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009238:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800923c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8009240:	687a      	ldr	r2, [r7, #4]
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	781b      	ldrb	r3, [r3, #0]
 8009246:	009b      	lsls	r3, r3, #2
 8009248:	441a      	add	r2, r3
 800924a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800924e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009252:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009256:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800925a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800925e:	b29b      	uxth	r3, r3
 8009260:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8009262:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8009266:	4618      	mov	r0, r3
 8009268:	3774      	adds	r7, #116	; 0x74
 800926a:	46bd      	mov	sp, r7
 800926c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009270:	4770      	bx	lr
 8009272:	bf00      	nop

08009274 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009274:	b480      	push	{r7}
 8009276:	b08d      	sub	sp, #52	; 0x34
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
 800927c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	7b1b      	ldrb	r3, [r3, #12]
 8009282:	2b00      	cmp	r3, #0
 8009284:	f040 808e 	bne.w	80093a4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	785b      	ldrb	r3, [r3, #1]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d044      	beq.n	800931a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009290:	687a      	ldr	r2, [r7, #4]
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	781b      	ldrb	r3, [r3, #0]
 8009296:	009b      	lsls	r3, r3, #2
 8009298:	4413      	add	r3, r2
 800929a:	881b      	ldrh	r3, [r3, #0]
 800929c:	81bb      	strh	r3, [r7, #12]
 800929e:	89bb      	ldrh	r3, [r7, #12]
 80092a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d01b      	beq.n	80092e0 <USB_DeactivateEndpoint+0x6c>
 80092a8:	687a      	ldr	r2, [r7, #4]
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	781b      	ldrb	r3, [r3, #0]
 80092ae:	009b      	lsls	r3, r3, #2
 80092b0:	4413      	add	r3, r2
 80092b2:	881b      	ldrh	r3, [r3, #0]
 80092b4:	b29b      	uxth	r3, r3
 80092b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80092ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092be:	817b      	strh	r3, [r7, #10]
 80092c0:	687a      	ldr	r2, [r7, #4]
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	781b      	ldrb	r3, [r3, #0]
 80092c6:	009b      	lsls	r3, r3, #2
 80092c8:	441a      	add	r2, r3
 80092ca:	897b      	ldrh	r3, [r7, #10]
 80092cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80092d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80092d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80092d8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80092dc:	b29b      	uxth	r3, r3
 80092de:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80092e0:	687a      	ldr	r2, [r7, #4]
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	781b      	ldrb	r3, [r3, #0]
 80092e6:	009b      	lsls	r3, r3, #2
 80092e8:	4413      	add	r3, r2
 80092ea:	881b      	ldrh	r3, [r3, #0]
 80092ec:	b29b      	uxth	r3, r3
 80092ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80092f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80092f6:	813b      	strh	r3, [r7, #8]
 80092f8:	687a      	ldr	r2, [r7, #4]
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	781b      	ldrb	r3, [r3, #0]
 80092fe:	009b      	lsls	r3, r3, #2
 8009300:	441a      	add	r2, r3
 8009302:	893b      	ldrh	r3, [r7, #8]
 8009304:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009308:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800930c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009310:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009314:	b29b      	uxth	r3, r3
 8009316:	8013      	strh	r3, [r2, #0]
 8009318:	e192      	b.n	8009640 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800931a:	687a      	ldr	r2, [r7, #4]
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	781b      	ldrb	r3, [r3, #0]
 8009320:	009b      	lsls	r3, r3, #2
 8009322:	4413      	add	r3, r2
 8009324:	881b      	ldrh	r3, [r3, #0]
 8009326:	827b      	strh	r3, [r7, #18]
 8009328:	8a7b      	ldrh	r3, [r7, #18]
 800932a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800932e:	2b00      	cmp	r3, #0
 8009330:	d01b      	beq.n	800936a <USB_DeactivateEndpoint+0xf6>
 8009332:	687a      	ldr	r2, [r7, #4]
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	781b      	ldrb	r3, [r3, #0]
 8009338:	009b      	lsls	r3, r3, #2
 800933a:	4413      	add	r3, r2
 800933c:	881b      	ldrh	r3, [r3, #0]
 800933e:	b29b      	uxth	r3, r3
 8009340:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009344:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009348:	823b      	strh	r3, [r7, #16]
 800934a:	687a      	ldr	r2, [r7, #4]
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	781b      	ldrb	r3, [r3, #0]
 8009350:	009b      	lsls	r3, r3, #2
 8009352:	441a      	add	r2, r3
 8009354:	8a3b      	ldrh	r3, [r7, #16]
 8009356:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800935a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800935e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009362:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009366:	b29b      	uxth	r3, r3
 8009368:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800936a:	687a      	ldr	r2, [r7, #4]
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	781b      	ldrb	r3, [r3, #0]
 8009370:	009b      	lsls	r3, r3, #2
 8009372:	4413      	add	r3, r2
 8009374:	881b      	ldrh	r3, [r3, #0]
 8009376:	b29b      	uxth	r3, r3
 8009378:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800937c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009380:	81fb      	strh	r3, [r7, #14]
 8009382:	687a      	ldr	r2, [r7, #4]
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	781b      	ldrb	r3, [r3, #0]
 8009388:	009b      	lsls	r3, r3, #2
 800938a:	441a      	add	r2, r3
 800938c:	89fb      	ldrh	r3, [r7, #14]
 800938e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009392:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009396:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800939a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800939e:	b29b      	uxth	r3, r3
 80093a0:	8013      	strh	r3, [r2, #0]
 80093a2:	e14d      	b.n	8009640 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	785b      	ldrb	r3, [r3, #1]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	f040 80a5 	bne.w	80094f8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80093ae:	687a      	ldr	r2, [r7, #4]
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	781b      	ldrb	r3, [r3, #0]
 80093b4:	009b      	lsls	r3, r3, #2
 80093b6:	4413      	add	r3, r2
 80093b8:	881b      	ldrh	r3, [r3, #0]
 80093ba:	843b      	strh	r3, [r7, #32]
 80093bc:	8c3b      	ldrh	r3, [r7, #32]
 80093be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d01b      	beq.n	80093fe <USB_DeactivateEndpoint+0x18a>
 80093c6:	687a      	ldr	r2, [r7, #4]
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	781b      	ldrb	r3, [r3, #0]
 80093cc:	009b      	lsls	r3, r3, #2
 80093ce:	4413      	add	r3, r2
 80093d0:	881b      	ldrh	r3, [r3, #0]
 80093d2:	b29b      	uxth	r3, r3
 80093d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80093d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093dc:	83fb      	strh	r3, [r7, #30]
 80093de:	687a      	ldr	r2, [r7, #4]
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	781b      	ldrb	r3, [r3, #0]
 80093e4:	009b      	lsls	r3, r3, #2
 80093e6:	441a      	add	r2, r3
 80093e8:	8bfb      	ldrh	r3, [r7, #30]
 80093ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80093ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80093f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80093f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093fa:	b29b      	uxth	r3, r3
 80093fc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80093fe:	687a      	ldr	r2, [r7, #4]
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	781b      	ldrb	r3, [r3, #0]
 8009404:	009b      	lsls	r3, r3, #2
 8009406:	4413      	add	r3, r2
 8009408:	881b      	ldrh	r3, [r3, #0]
 800940a:	83bb      	strh	r3, [r7, #28]
 800940c:	8bbb      	ldrh	r3, [r7, #28]
 800940e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009412:	2b00      	cmp	r3, #0
 8009414:	d01b      	beq.n	800944e <USB_DeactivateEndpoint+0x1da>
 8009416:	687a      	ldr	r2, [r7, #4]
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	781b      	ldrb	r3, [r3, #0]
 800941c:	009b      	lsls	r3, r3, #2
 800941e:	4413      	add	r3, r2
 8009420:	881b      	ldrh	r3, [r3, #0]
 8009422:	b29b      	uxth	r3, r3
 8009424:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009428:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800942c:	837b      	strh	r3, [r7, #26]
 800942e:	687a      	ldr	r2, [r7, #4]
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	781b      	ldrb	r3, [r3, #0]
 8009434:	009b      	lsls	r3, r3, #2
 8009436:	441a      	add	r2, r3
 8009438:	8b7b      	ldrh	r3, [r7, #26]
 800943a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800943e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009442:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009446:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800944a:	b29b      	uxth	r3, r3
 800944c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800944e:	687a      	ldr	r2, [r7, #4]
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	781b      	ldrb	r3, [r3, #0]
 8009454:	009b      	lsls	r3, r3, #2
 8009456:	4413      	add	r3, r2
 8009458:	881b      	ldrh	r3, [r3, #0]
 800945a:	b29b      	uxth	r3, r3
 800945c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009460:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009464:	833b      	strh	r3, [r7, #24]
 8009466:	687a      	ldr	r2, [r7, #4]
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	781b      	ldrb	r3, [r3, #0]
 800946c:	009b      	lsls	r3, r3, #2
 800946e:	441a      	add	r2, r3
 8009470:	8b3b      	ldrh	r3, [r7, #24]
 8009472:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009476:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800947a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800947e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009482:	b29b      	uxth	r3, r3
 8009484:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009486:	687a      	ldr	r2, [r7, #4]
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	781b      	ldrb	r3, [r3, #0]
 800948c:	009b      	lsls	r3, r3, #2
 800948e:	4413      	add	r3, r2
 8009490:	881b      	ldrh	r3, [r3, #0]
 8009492:	b29b      	uxth	r3, r3
 8009494:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009498:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800949c:	82fb      	strh	r3, [r7, #22]
 800949e:	687a      	ldr	r2, [r7, #4]
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	781b      	ldrb	r3, [r3, #0]
 80094a4:	009b      	lsls	r3, r3, #2
 80094a6:	441a      	add	r2, r3
 80094a8:	8afb      	ldrh	r3, [r7, #22]
 80094aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80094ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80094b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80094b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094ba:	b29b      	uxth	r3, r3
 80094bc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80094be:	687a      	ldr	r2, [r7, #4]
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	781b      	ldrb	r3, [r3, #0]
 80094c4:	009b      	lsls	r3, r3, #2
 80094c6:	4413      	add	r3, r2
 80094c8:	881b      	ldrh	r3, [r3, #0]
 80094ca:	b29b      	uxth	r3, r3
 80094cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80094d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80094d4:	82bb      	strh	r3, [r7, #20]
 80094d6:	687a      	ldr	r2, [r7, #4]
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	781b      	ldrb	r3, [r3, #0]
 80094dc:	009b      	lsls	r3, r3, #2
 80094de:	441a      	add	r2, r3
 80094e0:	8abb      	ldrh	r3, [r7, #20]
 80094e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80094e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80094ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80094ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094f2:	b29b      	uxth	r3, r3
 80094f4:	8013      	strh	r3, [r2, #0]
 80094f6:	e0a3      	b.n	8009640 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80094f8:	687a      	ldr	r2, [r7, #4]
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	781b      	ldrb	r3, [r3, #0]
 80094fe:	009b      	lsls	r3, r3, #2
 8009500:	4413      	add	r3, r2
 8009502:	881b      	ldrh	r3, [r3, #0]
 8009504:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8009506:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009508:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800950c:	2b00      	cmp	r3, #0
 800950e:	d01b      	beq.n	8009548 <USB_DeactivateEndpoint+0x2d4>
 8009510:	687a      	ldr	r2, [r7, #4]
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	781b      	ldrb	r3, [r3, #0]
 8009516:	009b      	lsls	r3, r3, #2
 8009518:	4413      	add	r3, r2
 800951a:	881b      	ldrh	r3, [r3, #0]
 800951c:	b29b      	uxth	r3, r3
 800951e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009526:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8009528:	687a      	ldr	r2, [r7, #4]
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	781b      	ldrb	r3, [r3, #0]
 800952e:	009b      	lsls	r3, r3, #2
 8009530:	441a      	add	r2, r3
 8009532:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009534:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009538:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800953c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009540:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009544:	b29b      	uxth	r3, r3
 8009546:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009548:	687a      	ldr	r2, [r7, #4]
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	781b      	ldrb	r3, [r3, #0]
 800954e:	009b      	lsls	r3, r3, #2
 8009550:	4413      	add	r3, r2
 8009552:	881b      	ldrh	r3, [r3, #0]
 8009554:	857b      	strh	r3, [r7, #42]	; 0x2a
 8009556:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800955c:	2b00      	cmp	r3, #0
 800955e:	d01b      	beq.n	8009598 <USB_DeactivateEndpoint+0x324>
 8009560:	687a      	ldr	r2, [r7, #4]
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	781b      	ldrb	r3, [r3, #0]
 8009566:	009b      	lsls	r3, r3, #2
 8009568:	4413      	add	r3, r2
 800956a:	881b      	ldrh	r3, [r3, #0]
 800956c:	b29b      	uxth	r3, r3
 800956e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009572:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009576:	853b      	strh	r3, [r7, #40]	; 0x28
 8009578:	687a      	ldr	r2, [r7, #4]
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	781b      	ldrb	r3, [r3, #0]
 800957e:	009b      	lsls	r3, r3, #2
 8009580:	441a      	add	r2, r3
 8009582:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009584:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009588:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800958c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009590:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009594:	b29b      	uxth	r3, r3
 8009596:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8009598:	687a      	ldr	r2, [r7, #4]
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	781b      	ldrb	r3, [r3, #0]
 800959e:	009b      	lsls	r3, r3, #2
 80095a0:	4413      	add	r3, r2
 80095a2:	881b      	ldrh	r3, [r3, #0]
 80095a4:	b29b      	uxth	r3, r3
 80095a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80095aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095ae:	84fb      	strh	r3, [r7, #38]	; 0x26
 80095b0:	687a      	ldr	r2, [r7, #4]
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	781b      	ldrb	r3, [r3, #0]
 80095b6:	009b      	lsls	r3, r3, #2
 80095b8:	441a      	add	r2, r3
 80095ba:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80095bc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80095c0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80095c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80095c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095cc:	b29b      	uxth	r3, r3
 80095ce:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80095d0:	687a      	ldr	r2, [r7, #4]
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	781b      	ldrb	r3, [r3, #0]
 80095d6:	009b      	lsls	r3, r3, #2
 80095d8:	4413      	add	r3, r2
 80095da:	881b      	ldrh	r3, [r3, #0]
 80095dc:	b29b      	uxth	r3, r3
 80095de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80095e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80095e6:	84bb      	strh	r3, [r7, #36]	; 0x24
 80095e8:	687a      	ldr	r2, [r7, #4]
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	781b      	ldrb	r3, [r3, #0]
 80095ee:	009b      	lsls	r3, r3, #2
 80095f0:	441a      	add	r2, r3
 80095f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80095f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80095fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009600:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009604:	b29b      	uxth	r3, r3
 8009606:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009608:	687a      	ldr	r2, [r7, #4]
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	781b      	ldrb	r3, [r3, #0]
 800960e:	009b      	lsls	r3, r3, #2
 8009610:	4413      	add	r3, r2
 8009612:	881b      	ldrh	r3, [r3, #0]
 8009614:	b29b      	uxth	r3, r3
 8009616:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800961a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800961e:	847b      	strh	r3, [r7, #34]	; 0x22
 8009620:	687a      	ldr	r2, [r7, #4]
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	781b      	ldrb	r3, [r3, #0]
 8009626:	009b      	lsls	r3, r3, #2
 8009628:	441a      	add	r2, r3
 800962a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800962c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009630:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009634:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009638:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800963c:	b29b      	uxth	r3, r3
 800963e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8009640:	2300      	movs	r3, #0
}
 8009642:	4618      	mov	r0, r3
 8009644:	3734      	adds	r7, #52	; 0x34
 8009646:	46bd      	mov	sp, r7
 8009648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964c:	4770      	bx	lr

0800964e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800964e:	b580      	push	{r7, lr}
 8009650:	b0c2      	sub	sp, #264	; 0x108
 8009652:	af00      	add	r7, sp, #0
 8009654:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009658:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800965c:	6018      	str	r0, [r3, #0]
 800965e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009662:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009666:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009668:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800966c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	785b      	ldrb	r3, [r3, #1]
 8009674:	2b01      	cmp	r3, #1
 8009676:	f040 86b7 	bne.w	800a3e8 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800967a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800967e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	699a      	ldr	r2, [r3, #24]
 8009686:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800968a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	691b      	ldr	r3, [r3, #16]
 8009692:	429a      	cmp	r2, r3
 8009694:	d908      	bls.n	80096a8 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8009696:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800969a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	691b      	ldr	r3, [r3, #16]
 80096a2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80096a6:	e007      	b.n	80096b8 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80096a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	699b      	ldr	r3, [r3, #24]
 80096b4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80096b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	7b1b      	ldrb	r3, [r3, #12]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d13a      	bne.n	800973e <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80096c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	6959      	ldr	r1, [r3, #20]
 80096d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	88da      	ldrh	r2, [r3, #6]
 80096e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80096e4:	b29b      	uxth	r3, r3
 80096e6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80096ea:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80096ee:	6800      	ldr	r0, [r0, #0]
 80096f0:	f001 fc8c 	bl	800b00c <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80096f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096f8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	613b      	str	r3, [r7, #16]
 8009700:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009704:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800970e:	b29b      	uxth	r3, r3
 8009710:	461a      	mov	r2, r3
 8009712:	693b      	ldr	r3, [r7, #16]
 8009714:	4413      	add	r3, r2
 8009716:	613b      	str	r3, [r7, #16]
 8009718:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800971c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	781b      	ldrb	r3, [r3, #0]
 8009724:	011a      	lsls	r2, r3, #4
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	4413      	add	r3, r2
 800972a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800972e:	60fb      	str	r3, [r7, #12]
 8009730:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009734:	b29a      	uxth	r2, r3
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	801a      	strh	r2, [r3, #0]
 800973a:	f000 be1f 	b.w	800a37c <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800973e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009742:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	78db      	ldrb	r3, [r3, #3]
 800974a:	2b02      	cmp	r3, #2
 800974c:	f040 8462 	bne.w	800a014 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8009750:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009754:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	6a1a      	ldr	r2, [r3, #32]
 800975c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009760:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	691b      	ldr	r3, [r3, #16]
 8009768:	429a      	cmp	r2, r3
 800976a:	f240 83df 	bls.w	8009f2c <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800976e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009772:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009776:	681a      	ldr	r2, [r3, #0]
 8009778:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800977c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	781b      	ldrb	r3, [r3, #0]
 8009784:	009b      	lsls	r3, r3, #2
 8009786:	4413      	add	r3, r2
 8009788:	881b      	ldrh	r3, [r3, #0]
 800978a:	b29b      	uxth	r3, r3
 800978c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009790:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009794:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8009798:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800979c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80097a0:	681a      	ldr	r2, [r3, #0]
 80097a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80097a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	781b      	ldrb	r3, [r3, #0]
 80097ae:	009b      	lsls	r3, r3, #2
 80097b0:	441a      	add	r2, r3
 80097b2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80097b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80097ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80097be:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80097c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097c6:	b29b      	uxth	r3, r3
 80097c8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80097ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80097ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	6a1a      	ldr	r2, [r3, #32]
 80097d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80097da:	1ad2      	subs	r2, r2, r3
 80097dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80097e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80097e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80097ec:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80097f0:	681a      	ldr	r2, [r3, #0]
 80097f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80097f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	781b      	ldrb	r3, [r3, #0]
 80097fe:	009b      	lsls	r3, r3, #2
 8009800:	4413      	add	r3, r2
 8009802:	881b      	ldrh	r3, [r3, #0]
 8009804:	b29b      	uxth	r3, r3
 8009806:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800980a:	2b00      	cmp	r3, #0
 800980c:	f000 81c7 	beq.w	8009b9e <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009810:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009814:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	633b      	str	r3, [r7, #48]	; 0x30
 800981c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009820:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	785b      	ldrb	r3, [r3, #1]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d177      	bne.n	800991c <USB_EPStartXfer+0x2ce>
 800982c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009830:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	62bb      	str	r3, [r7, #40]	; 0x28
 8009838:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800983c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009846:	b29b      	uxth	r3, r3
 8009848:	461a      	mov	r2, r3
 800984a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800984c:	4413      	add	r3, r2
 800984e:	62bb      	str	r3, [r7, #40]	; 0x28
 8009850:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009854:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	781b      	ldrb	r3, [r3, #0]
 800985c:	011a      	lsls	r2, r3, #4
 800985e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009860:	4413      	add	r3, r2
 8009862:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009866:	627b      	str	r3, [r7, #36]	; 0x24
 8009868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800986a:	881b      	ldrh	r3, [r3, #0]
 800986c:	b29b      	uxth	r3, r3
 800986e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009872:	b29a      	uxth	r2, r3
 8009874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009876:	801a      	strh	r2, [r3, #0]
 8009878:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800987c:	2b3e      	cmp	r3, #62	; 0x3e
 800987e:	d921      	bls.n	80098c4 <USB_EPStartXfer+0x276>
 8009880:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009884:	095b      	lsrs	r3, r3, #5
 8009886:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800988a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800988e:	f003 031f 	and.w	r3, r3, #31
 8009892:	2b00      	cmp	r3, #0
 8009894:	d104      	bne.n	80098a0 <USB_EPStartXfer+0x252>
 8009896:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800989a:	3b01      	subs	r3, #1
 800989c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80098a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098a2:	881b      	ldrh	r3, [r3, #0]
 80098a4:	b29a      	uxth	r2, r3
 80098a6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80098aa:	b29b      	uxth	r3, r3
 80098ac:	029b      	lsls	r3, r3, #10
 80098ae:	b29b      	uxth	r3, r3
 80098b0:	4313      	orrs	r3, r2
 80098b2:	b29b      	uxth	r3, r3
 80098b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80098b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80098bc:	b29a      	uxth	r2, r3
 80098be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098c0:	801a      	strh	r2, [r3, #0]
 80098c2:	e050      	b.n	8009966 <USB_EPStartXfer+0x318>
 80098c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d10a      	bne.n	80098e2 <USB_EPStartXfer+0x294>
 80098cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ce:	881b      	ldrh	r3, [r3, #0]
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80098d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80098da:	b29a      	uxth	r2, r3
 80098dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098de:	801a      	strh	r2, [r3, #0]
 80098e0:	e041      	b.n	8009966 <USB_EPStartXfer+0x318>
 80098e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80098e6:	085b      	lsrs	r3, r3, #1
 80098e8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80098ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80098f0:	f003 0301 	and.w	r3, r3, #1
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d004      	beq.n	8009902 <USB_EPStartXfer+0x2b4>
 80098f8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80098fc:	3301      	adds	r3, #1
 80098fe:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8009902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009904:	881b      	ldrh	r3, [r3, #0]
 8009906:	b29a      	uxth	r2, r3
 8009908:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800990c:	b29b      	uxth	r3, r3
 800990e:	029b      	lsls	r3, r3, #10
 8009910:	b29b      	uxth	r3, r3
 8009912:	4313      	orrs	r3, r2
 8009914:	b29a      	uxth	r2, r3
 8009916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009918:	801a      	strh	r2, [r3, #0]
 800991a:	e024      	b.n	8009966 <USB_EPStartXfer+0x318>
 800991c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009920:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	785b      	ldrb	r3, [r3, #1]
 8009928:	2b01      	cmp	r3, #1
 800992a:	d11c      	bne.n	8009966 <USB_EPStartXfer+0x318>
 800992c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009930:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800993a:	b29b      	uxth	r3, r3
 800993c:	461a      	mov	r2, r3
 800993e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009940:	4413      	add	r3, r2
 8009942:	633b      	str	r3, [r7, #48]	; 0x30
 8009944:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009948:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	781b      	ldrb	r3, [r3, #0]
 8009950:	011a      	lsls	r2, r3, #4
 8009952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009954:	4413      	add	r3, r2
 8009956:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800995a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800995c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009960:	b29a      	uxth	r2, r3
 8009962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009964:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009966:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800996a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	895b      	ldrh	r3, [r3, #10]
 8009972:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009976:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800997a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	6959      	ldr	r1, [r3, #20]
 8009982:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009986:	b29b      	uxth	r3, r3
 8009988:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800998c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8009990:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8009994:	6800      	ldr	r0, [r0, #0]
 8009996:	f001 fb39 	bl	800b00c <USB_WritePMA>
            ep->xfer_buff += len;
 800999a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800999e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	695a      	ldr	r2, [r3, #20]
 80099a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80099aa:	441a      	add	r2, r3
 80099ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80099b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80099b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80099bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	6a1a      	ldr	r2, [r3, #32]
 80099c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80099c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	691b      	ldr	r3, [r3, #16]
 80099d0:	429a      	cmp	r2, r3
 80099d2:	d90f      	bls.n	80099f4 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 80099d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80099d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	6a1a      	ldr	r2, [r3, #32]
 80099e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80099e4:	1ad2      	subs	r2, r2, r3
 80099e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80099ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	621a      	str	r2, [r3, #32]
 80099f2:	e00e      	b.n	8009a12 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80099f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80099f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	6a1b      	ldr	r3, [r3, #32]
 8009a00:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8009a04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	2200      	movs	r2, #0
 8009a10:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009a12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a16:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	785b      	ldrb	r3, [r3, #1]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d177      	bne.n	8009b12 <USB_EPStartXfer+0x4c4>
 8009a22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a26:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	61bb      	str	r3, [r7, #24]
 8009a2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a32:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009a3c:	b29b      	uxth	r3, r3
 8009a3e:	461a      	mov	r2, r3
 8009a40:	69bb      	ldr	r3, [r7, #24]
 8009a42:	4413      	add	r3, r2
 8009a44:	61bb      	str	r3, [r7, #24]
 8009a46:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a4a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	781b      	ldrb	r3, [r3, #0]
 8009a52:	011a      	lsls	r2, r3, #4
 8009a54:	69bb      	ldr	r3, [r7, #24]
 8009a56:	4413      	add	r3, r2
 8009a58:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009a5c:	617b      	str	r3, [r7, #20]
 8009a5e:	697b      	ldr	r3, [r7, #20]
 8009a60:	881b      	ldrh	r3, [r3, #0]
 8009a62:	b29b      	uxth	r3, r3
 8009a64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009a68:	b29a      	uxth	r2, r3
 8009a6a:	697b      	ldr	r3, [r7, #20]
 8009a6c:	801a      	strh	r2, [r3, #0]
 8009a6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009a72:	2b3e      	cmp	r3, #62	; 0x3e
 8009a74:	d921      	bls.n	8009aba <USB_EPStartXfer+0x46c>
 8009a76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009a7a:	095b      	lsrs	r3, r3, #5
 8009a7c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8009a80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009a84:	f003 031f 	and.w	r3, r3, #31
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d104      	bne.n	8009a96 <USB_EPStartXfer+0x448>
 8009a8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009a90:	3b01      	subs	r3, #1
 8009a92:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8009a96:	697b      	ldr	r3, [r7, #20]
 8009a98:	881b      	ldrh	r3, [r3, #0]
 8009a9a:	b29a      	uxth	r2, r3
 8009a9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009aa0:	b29b      	uxth	r3, r3
 8009aa2:	029b      	lsls	r3, r3, #10
 8009aa4:	b29b      	uxth	r3, r3
 8009aa6:	4313      	orrs	r3, r2
 8009aa8:	b29b      	uxth	r3, r3
 8009aaa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009aae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ab2:	b29a      	uxth	r2, r3
 8009ab4:	697b      	ldr	r3, [r7, #20]
 8009ab6:	801a      	strh	r2, [r3, #0]
 8009ab8:	e056      	b.n	8009b68 <USB_EPStartXfer+0x51a>
 8009aba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d10a      	bne.n	8009ad8 <USB_EPStartXfer+0x48a>
 8009ac2:	697b      	ldr	r3, [r7, #20]
 8009ac4:	881b      	ldrh	r3, [r3, #0]
 8009ac6:	b29b      	uxth	r3, r3
 8009ac8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009acc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ad0:	b29a      	uxth	r2, r3
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	801a      	strh	r2, [r3, #0]
 8009ad6:	e047      	b.n	8009b68 <USB_EPStartXfer+0x51a>
 8009ad8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009adc:	085b      	lsrs	r3, r3, #1
 8009ade:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8009ae2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009ae6:	f003 0301 	and.w	r3, r3, #1
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d004      	beq.n	8009af8 <USB_EPStartXfer+0x4aa>
 8009aee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009af2:	3301      	adds	r3, #1
 8009af4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8009af8:	697b      	ldr	r3, [r7, #20]
 8009afa:	881b      	ldrh	r3, [r3, #0]
 8009afc:	b29a      	uxth	r2, r3
 8009afe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009b02:	b29b      	uxth	r3, r3
 8009b04:	029b      	lsls	r3, r3, #10
 8009b06:	b29b      	uxth	r3, r3
 8009b08:	4313      	orrs	r3, r2
 8009b0a:	b29a      	uxth	r2, r3
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	801a      	strh	r2, [r3, #0]
 8009b10:	e02a      	b.n	8009b68 <USB_EPStartXfer+0x51a>
 8009b12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009b16:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	785b      	ldrb	r3, [r3, #1]
 8009b1e:	2b01      	cmp	r3, #1
 8009b20:	d122      	bne.n	8009b68 <USB_EPStartXfer+0x51a>
 8009b22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009b26:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	623b      	str	r3, [r7, #32]
 8009b2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009b32:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009b3c:	b29b      	uxth	r3, r3
 8009b3e:	461a      	mov	r2, r3
 8009b40:	6a3b      	ldr	r3, [r7, #32]
 8009b42:	4413      	add	r3, r2
 8009b44:	623b      	str	r3, [r7, #32]
 8009b46:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009b4a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	781b      	ldrb	r3, [r3, #0]
 8009b52:	011a      	lsls	r2, r3, #4
 8009b54:	6a3b      	ldr	r3, [r7, #32]
 8009b56:	4413      	add	r3, r2
 8009b58:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009b5c:	61fb      	str	r3, [r7, #28]
 8009b5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009b62:	b29a      	uxth	r2, r3
 8009b64:	69fb      	ldr	r3, [r7, #28]
 8009b66:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009b68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009b6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	891b      	ldrh	r3, [r3, #8]
 8009b74:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009b78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009b7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	6959      	ldr	r1, [r3, #20]
 8009b84:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009b88:	b29b      	uxth	r3, r3
 8009b8a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8009b8e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8009b92:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8009b96:	6800      	ldr	r0, [r0, #0]
 8009b98:	f001 fa38 	bl	800b00c <USB_WritePMA>
 8009b9c:	e3ee      	b.n	800a37c <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009b9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009ba2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	785b      	ldrb	r3, [r3, #1]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d177      	bne.n	8009c9e <USB_EPStartXfer+0x650>
 8009bae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009bb2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	64bb      	str	r3, [r7, #72]	; 0x48
 8009bba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009bbe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009bc8:	b29b      	uxth	r3, r3
 8009bca:	461a      	mov	r2, r3
 8009bcc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009bce:	4413      	add	r3, r2
 8009bd0:	64bb      	str	r3, [r7, #72]	; 0x48
 8009bd2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009bd6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	781b      	ldrb	r3, [r3, #0]
 8009bde:	011a      	lsls	r2, r3, #4
 8009be0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009be2:	4413      	add	r3, r2
 8009be4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009be8:	647b      	str	r3, [r7, #68]	; 0x44
 8009bea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009bec:	881b      	ldrh	r3, [r3, #0]
 8009bee:	b29b      	uxth	r3, r3
 8009bf0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009bf4:	b29a      	uxth	r2, r3
 8009bf6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009bf8:	801a      	strh	r2, [r3, #0]
 8009bfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009bfe:	2b3e      	cmp	r3, #62	; 0x3e
 8009c00:	d921      	bls.n	8009c46 <USB_EPStartXfer+0x5f8>
 8009c02:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009c06:	095b      	lsrs	r3, r3, #5
 8009c08:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009c0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009c10:	f003 031f 	and.w	r3, r3, #31
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d104      	bne.n	8009c22 <USB_EPStartXfer+0x5d4>
 8009c18:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009c1c:	3b01      	subs	r3, #1
 8009c1e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009c22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009c24:	881b      	ldrh	r3, [r3, #0]
 8009c26:	b29a      	uxth	r2, r3
 8009c28:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009c2c:	b29b      	uxth	r3, r3
 8009c2e:	029b      	lsls	r3, r3, #10
 8009c30:	b29b      	uxth	r3, r3
 8009c32:	4313      	orrs	r3, r2
 8009c34:	b29b      	uxth	r3, r3
 8009c36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009c3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009c3e:	b29a      	uxth	r2, r3
 8009c40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009c42:	801a      	strh	r2, [r3, #0]
 8009c44:	e056      	b.n	8009cf4 <USB_EPStartXfer+0x6a6>
 8009c46:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d10a      	bne.n	8009c64 <USB_EPStartXfer+0x616>
 8009c4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009c50:	881b      	ldrh	r3, [r3, #0]
 8009c52:	b29b      	uxth	r3, r3
 8009c54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009c58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009c5c:	b29a      	uxth	r2, r3
 8009c5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009c60:	801a      	strh	r2, [r3, #0]
 8009c62:	e047      	b.n	8009cf4 <USB_EPStartXfer+0x6a6>
 8009c64:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009c68:	085b      	lsrs	r3, r3, #1
 8009c6a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009c6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009c72:	f003 0301 	and.w	r3, r3, #1
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d004      	beq.n	8009c84 <USB_EPStartXfer+0x636>
 8009c7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009c7e:	3301      	adds	r3, #1
 8009c80:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009c84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009c86:	881b      	ldrh	r3, [r3, #0]
 8009c88:	b29a      	uxth	r2, r3
 8009c8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009c8e:	b29b      	uxth	r3, r3
 8009c90:	029b      	lsls	r3, r3, #10
 8009c92:	b29b      	uxth	r3, r3
 8009c94:	4313      	orrs	r3, r2
 8009c96:	b29a      	uxth	r2, r3
 8009c98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009c9a:	801a      	strh	r2, [r3, #0]
 8009c9c:	e02a      	b.n	8009cf4 <USB_EPStartXfer+0x6a6>
 8009c9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009ca2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	785b      	ldrb	r3, [r3, #1]
 8009caa:	2b01      	cmp	r3, #1
 8009cac:	d122      	bne.n	8009cf4 <USB_EPStartXfer+0x6a6>
 8009cae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009cb2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	653b      	str	r3, [r7, #80]	; 0x50
 8009cba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009cbe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009cc8:	b29b      	uxth	r3, r3
 8009cca:	461a      	mov	r2, r3
 8009ccc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009cce:	4413      	add	r3, r2
 8009cd0:	653b      	str	r3, [r7, #80]	; 0x50
 8009cd2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009cd6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	781b      	ldrb	r3, [r3, #0]
 8009cde:	011a      	lsls	r2, r3, #4
 8009ce0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ce2:	4413      	add	r3, r2
 8009ce4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009ce8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009cea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009cee:	b29a      	uxth	r2, r3
 8009cf0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009cf2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009cf4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009cf8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	891b      	ldrh	r3, [r3, #8]
 8009d00:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009d04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009d08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	6959      	ldr	r1, [r3, #20]
 8009d10:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009d14:	b29b      	uxth	r3, r3
 8009d16:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8009d1a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8009d1e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8009d22:	6800      	ldr	r0, [r0, #0]
 8009d24:	f001 f972 	bl	800b00c <USB_WritePMA>
            ep->xfer_buff += len;
 8009d28:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009d2c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	695a      	ldr	r2, [r3, #20]
 8009d34:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009d38:	441a      	add	r2, r3
 8009d3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009d3e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009d46:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009d4a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	6a1a      	ldr	r2, [r3, #32]
 8009d52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009d56:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	691b      	ldr	r3, [r3, #16]
 8009d5e:	429a      	cmp	r2, r3
 8009d60:	d90f      	bls.n	8009d82 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8009d62:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009d66:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	6a1a      	ldr	r2, [r3, #32]
 8009d6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009d72:	1ad2      	subs	r2, r2, r3
 8009d74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009d78:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	621a      	str	r2, [r3, #32]
 8009d80:	e00e      	b.n	8009da0 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8009d82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009d86:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	6a1b      	ldr	r3, [r3, #32]
 8009d8e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8009d92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009d96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009da0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009da4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	643b      	str	r3, [r7, #64]	; 0x40
 8009dac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009db0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	785b      	ldrb	r3, [r3, #1]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d177      	bne.n	8009eac <USB_EPStartXfer+0x85e>
 8009dbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009dc0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	63bb      	str	r3, [r7, #56]	; 0x38
 8009dc8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009dcc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009dd6:	b29b      	uxth	r3, r3
 8009dd8:	461a      	mov	r2, r3
 8009dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ddc:	4413      	add	r3, r2
 8009dde:	63bb      	str	r3, [r7, #56]	; 0x38
 8009de0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009de4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	781b      	ldrb	r3, [r3, #0]
 8009dec:	011a      	lsls	r2, r3, #4
 8009dee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009df0:	4413      	add	r3, r2
 8009df2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009df6:	637b      	str	r3, [r7, #52]	; 0x34
 8009df8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009dfa:	881b      	ldrh	r3, [r3, #0]
 8009dfc:	b29b      	uxth	r3, r3
 8009dfe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009e02:	b29a      	uxth	r2, r3
 8009e04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e06:	801a      	strh	r2, [r3, #0]
 8009e08:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e0c:	2b3e      	cmp	r3, #62	; 0x3e
 8009e0e:	d921      	bls.n	8009e54 <USB_EPStartXfer+0x806>
 8009e10:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e14:	095b      	lsrs	r3, r3, #5
 8009e16:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8009e1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e1e:	f003 031f 	and.w	r3, r3, #31
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d104      	bne.n	8009e30 <USB_EPStartXfer+0x7e2>
 8009e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e2a:	3b01      	subs	r3, #1
 8009e2c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8009e30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e32:	881b      	ldrh	r3, [r3, #0]
 8009e34:	b29a      	uxth	r2, r3
 8009e36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e3a:	b29b      	uxth	r3, r3
 8009e3c:	029b      	lsls	r3, r3, #10
 8009e3e:	b29b      	uxth	r3, r3
 8009e40:	4313      	orrs	r3, r2
 8009e42:	b29b      	uxth	r3, r3
 8009e44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e4c:	b29a      	uxth	r2, r3
 8009e4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e50:	801a      	strh	r2, [r3, #0]
 8009e52:	e050      	b.n	8009ef6 <USB_EPStartXfer+0x8a8>
 8009e54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d10a      	bne.n	8009e72 <USB_EPStartXfer+0x824>
 8009e5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e5e:	881b      	ldrh	r3, [r3, #0]
 8009e60:	b29b      	uxth	r3, r3
 8009e62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e6a:	b29a      	uxth	r2, r3
 8009e6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e6e:	801a      	strh	r2, [r3, #0]
 8009e70:	e041      	b.n	8009ef6 <USB_EPStartXfer+0x8a8>
 8009e72:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e76:	085b      	lsrs	r3, r3, #1
 8009e78:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8009e7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e80:	f003 0301 	and.w	r3, r3, #1
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d004      	beq.n	8009e92 <USB_EPStartXfer+0x844>
 8009e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e8c:	3301      	adds	r3, #1
 8009e8e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8009e92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e94:	881b      	ldrh	r3, [r3, #0]
 8009e96:	b29a      	uxth	r2, r3
 8009e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e9c:	b29b      	uxth	r3, r3
 8009e9e:	029b      	lsls	r3, r3, #10
 8009ea0:	b29b      	uxth	r3, r3
 8009ea2:	4313      	orrs	r3, r2
 8009ea4:	b29a      	uxth	r2, r3
 8009ea6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ea8:	801a      	strh	r2, [r3, #0]
 8009eaa:	e024      	b.n	8009ef6 <USB_EPStartXfer+0x8a8>
 8009eac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009eb0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	785b      	ldrb	r3, [r3, #1]
 8009eb8:	2b01      	cmp	r3, #1
 8009eba:	d11c      	bne.n	8009ef6 <USB_EPStartXfer+0x8a8>
 8009ebc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009ec0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009eca:	b29b      	uxth	r3, r3
 8009ecc:	461a      	mov	r2, r3
 8009ece:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ed0:	4413      	add	r3, r2
 8009ed2:	643b      	str	r3, [r7, #64]	; 0x40
 8009ed4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009ed8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	781b      	ldrb	r3, [r3, #0]
 8009ee0:	011a      	lsls	r2, r3, #4
 8009ee2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ee4:	4413      	add	r3, r2
 8009ee6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009eea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009eec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009ef0:	b29a      	uxth	r2, r3
 8009ef2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ef4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009ef6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009efa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	895b      	ldrh	r3, [r3, #10]
 8009f02:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009f06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009f0a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	6959      	ldr	r1, [r3, #20]
 8009f12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f16:	b29b      	uxth	r3, r3
 8009f18:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8009f1c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8009f20:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8009f24:	6800      	ldr	r0, [r0, #0]
 8009f26:	f001 f871 	bl	800b00c <USB_WritePMA>
 8009f2a:	e227      	b.n	800a37c <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8009f2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009f30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	6a1b      	ldr	r3, [r3, #32]
 8009f38:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8009f3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009f40:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009f44:	681a      	ldr	r2, [r3, #0]
 8009f46:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009f4a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	781b      	ldrb	r3, [r3, #0]
 8009f52:	009b      	lsls	r3, r3, #2
 8009f54:	4413      	add	r3, r2
 8009f56:	881b      	ldrh	r3, [r3, #0]
 8009f58:	b29b      	uxth	r3, r3
 8009f5a:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8009f5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f62:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8009f66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009f6a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009f6e:	681a      	ldr	r2, [r3, #0]
 8009f70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009f74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	781b      	ldrb	r3, [r3, #0]
 8009f7c:	009b      	lsls	r3, r3, #2
 8009f7e:	441a      	add	r2, r3
 8009f80:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8009f84:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f88:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f94:	b29b      	uxth	r3, r3
 8009f96:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009f98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009f9c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009fa4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009fa8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009fb2:	b29b      	uxth	r3, r3
 8009fb4:	461a      	mov	r2, r3
 8009fb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009fb8:	4413      	add	r3, r2
 8009fba:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009fbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009fc0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	781b      	ldrb	r3, [r3, #0]
 8009fc8:	011a      	lsls	r2, r3, #4
 8009fca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009fcc:	4413      	add	r3, r2
 8009fce:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009fd2:	65bb      	str	r3, [r7, #88]	; 0x58
 8009fd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009fd8:	b29a      	uxth	r2, r3
 8009fda:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009fdc:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009fde:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009fe2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	891b      	ldrh	r3, [r3, #8]
 8009fea:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009fee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009ff2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	6959      	ldr	r1, [r3, #20]
 8009ffa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009ffe:	b29b      	uxth	r3, r3
 800a000:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a004:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a008:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a00c:	6800      	ldr	r0, [r0, #0]
 800a00e:	f000 fffd 	bl	800b00c <USB_WritePMA>
 800a012:	e1b3      	b.n	800a37c <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800a014:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a018:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	6a1a      	ldr	r2, [r3, #32]
 800a020:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a024:	1ad2      	subs	r2, r2, r3
 800a026:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a02a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a032:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a036:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a03a:	681a      	ldr	r2, [r3, #0]
 800a03c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a040:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	781b      	ldrb	r3, [r3, #0]
 800a048:	009b      	lsls	r3, r3, #2
 800a04a:	4413      	add	r3, r2
 800a04c:	881b      	ldrh	r3, [r3, #0]
 800a04e:	b29b      	uxth	r3, r3
 800a050:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a054:	2b00      	cmp	r3, #0
 800a056:	f000 80c6 	beq.w	800a1e6 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a05a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a05e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	673b      	str	r3, [r7, #112]	; 0x70
 800a066:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a06a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	785b      	ldrb	r3, [r3, #1]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d177      	bne.n	800a166 <USB_EPStartXfer+0xb18>
 800a076:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a07a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	66bb      	str	r3, [r7, #104]	; 0x68
 800a082:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a086:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a090:	b29b      	uxth	r3, r3
 800a092:	461a      	mov	r2, r3
 800a094:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a096:	4413      	add	r3, r2
 800a098:	66bb      	str	r3, [r7, #104]	; 0x68
 800a09a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a09e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	781b      	ldrb	r3, [r3, #0]
 800a0a6:	011a      	lsls	r2, r3, #4
 800a0a8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a0aa:	4413      	add	r3, r2
 800a0ac:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a0b0:	667b      	str	r3, [r7, #100]	; 0x64
 800a0b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a0b4:	881b      	ldrh	r3, [r3, #0]
 800a0b6:	b29b      	uxth	r3, r3
 800a0b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a0bc:	b29a      	uxth	r2, r3
 800a0be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a0c0:	801a      	strh	r2, [r3, #0]
 800a0c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a0c6:	2b3e      	cmp	r3, #62	; 0x3e
 800a0c8:	d921      	bls.n	800a10e <USB_EPStartXfer+0xac0>
 800a0ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a0ce:	095b      	lsrs	r3, r3, #5
 800a0d0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800a0d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a0d8:	f003 031f 	and.w	r3, r3, #31
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d104      	bne.n	800a0ea <USB_EPStartXfer+0xa9c>
 800a0e0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800a0e4:	3b01      	subs	r3, #1
 800a0e6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800a0ea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a0ec:	881b      	ldrh	r3, [r3, #0]
 800a0ee:	b29a      	uxth	r2, r3
 800a0f0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800a0f4:	b29b      	uxth	r3, r3
 800a0f6:	029b      	lsls	r3, r3, #10
 800a0f8:	b29b      	uxth	r3, r3
 800a0fa:	4313      	orrs	r3, r2
 800a0fc:	b29b      	uxth	r3, r3
 800a0fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a102:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a106:	b29a      	uxth	r2, r3
 800a108:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a10a:	801a      	strh	r2, [r3, #0]
 800a10c:	e050      	b.n	800a1b0 <USB_EPStartXfer+0xb62>
 800a10e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a112:	2b00      	cmp	r3, #0
 800a114:	d10a      	bne.n	800a12c <USB_EPStartXfer+0xade>
 800a116:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a118:	881b      	ldrh	r3, [r3, #0]
 800a11a:	b29b      	uxth	r3, r3
 800a11c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a120:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a124:	b29a      	uxth	r2, r3
 800a126:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a128:	801a      	strh	r2, [r3, #0]
 800a12a:	e041      	b.n	800a1b0 <USB_EPStartXfer+0xb62>
 800a12c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a130:	085b      	lsrs	r3, r3, #1
 800a132:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800a136:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a13a:	f003 0301 	and.w	r3, r3, #1
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d004      	beq.n	800a14c <USB_EPStartXfer+0xafe>
 800a142:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800a146:	3301      	adds	r3, #1
 800a148:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800a14c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a14e:	881b      	ldrh	r3, [r3, #0]
 800a150:	b29a      	uxth	r2, r3
 800a152:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800a156:	b29b      	uxth	r3, r3
 800a158:	029b      	lsls	r3, r3, #10
 800a15a:	b29b      	uxth	r3, r3
 800a15c:	4313      	orrs	r3, r2
 800a15e:	b29a      	uxth	r2, r3
 800a160:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a162:	801a      	strh	r2, [r3, #0]
 800a164:	e024      	b.n	800a1b0 <USB_EPStartXfer+0xb62>
 800a166:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a16a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	785b      	ldrb	r3, [r3, #1]
 800a172:	2b01      	cmp	r3, #1
 800a174:	d11c      	bne.n	800a1b0 <USB_EPStartXfer+0xb62>
 800a176:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a17a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a184:	b29b      	uxth	r3, r3
 800a186:	461a      	mov	r2, r3
 800a188:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a18a:	4413      	add	r3, r2
 800a18c:	673b      	str	r3, [r7, #112]	; 0x70
 800a18e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a192:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	781b      	ldrb	r3, [r3, #0]
 800a19a:	011a      	lsls	r2, r3, #4
 800a19c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a19e:	4413      	add	r3, r2
 800a1a0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a1a4:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a1a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a1aa:	b29a      	uxth	r2, r3
 800a1ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1ae:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800a1b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a1b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	895b      	ldrh	r3, [r3, #10]
 800a1bc:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a1c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a1c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	6959      	ldr	r1, [r3, #20]
 800a1cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a1d0:	b29b      	uxth	r3, r3
 800a1d2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a1d6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a1da:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a1de:	6800      	ldr	r0, [r0, #0]
 800a1e0:	f000 ff14 	bl	800b00c <USB_WritePMA>
 800a1e4:	e0ca      	b.n	800a37c <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a1e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a1ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	785b      	ldrb	r3, [r3, #1]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d177      	bne.n	800a2e6 <USB_EPStartXfer+0xc98>
 800a1f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a1fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a202:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a206:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a210:	b29b      	uxth	r3, r3
 800a212:	461a      	mov	r2, r3
 800a214:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a216:	4413      	add	r3, r2
 800a218:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a21a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a21e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	781b      	ldrb	r3, [r3, #0]
 800a226:	011a      	lsls	r2, r3, #4
 800a228:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a22a:	4413      	add	r3, r2
 800a22c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a230:	67bb      	str	r3, [r7, #120]	; 0x78
 800a232:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a234:	881b      	ldrh	r3, [r3, #0]
 800a236:	b29b      	uxth	r3, r3
 800a238:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a23c:	b29a      	uxth	r2, r3
 800a23e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a240:	801a      	strh	r2, [r3, #0]
 800a242:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a246:	2b3e      	cmp	r3, #62	; 0x3e
 800a248:	d921      	bls.n	800a28e <USB_EPStartXfer+0xc40>
 800a24a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a24e:	095b      	lsrs	r3, r3, #5
 800a250:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a254:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a258:	f003 031f 	and.w	r3, r3, #31
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d104      	bne.n	800a26a <USB_EPStartXfer+0xc1c>
 800a260:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a264:	3b01      	subs	r3, #1
 800a266:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a26a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a26c:	881b      	ldrh	r3, [r3, #0]
 800a26e:	b29a      	uxth	r2, r3
 800a270:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a274:	b29b      	uxth	r3, r3
 800a276:	029b      	lsls	r3, r3, #10
 800a278:	b29b      	uxth	r3, r3
 800a27a:	4313      	orrs	r3, r2
 800a27c:	b29b      	uxth	r3, r3
 800a27e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a282:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a286:	b29a      	uxth	r2, r3
 800a288:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a28a:	801a      	strh	r2, [r3, #0]
 800a28c:	e05c      	b.n	800a348 <USB_EPStartXfer+0xcfa>
 800a28e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a292:	2b00      	cmp	r3, #0
 800a294:	d10a      	bne.n	800a2ac <USB_EPStartXfer+0xc5e>
 800a296:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a298:	881b      	ldrh	r3, [r3, #0]
 800a29a:	b29b      	uxth	r3, r3
 800a29c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a2a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a2a4:	b29a      	uxth	r2, r3
 800a2a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a2a8:	801a      	strh	r2, [r3, #0]
 800a2aa:	e04d      	b.n	800a348 <USB_EPStartXfer+0xcfa>
 800a2ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a2b0:	085b      	lsrs	r3, r3, #1
 800a2b2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a2b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a2ba:	f003 0301 	and.w	r3, r3, #1
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d004      	beq.n	800a2cc <USB_EPStartXfer+0xc7e>
 800a2c2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a2c6:	3301      	adds	r3, #1
 800a2c8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a2cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a2ce:	881b      	ldrh	r3, [r3, #0]
 800a2d0:	b29a      	uxth	r2, r3
 800a2d2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a2d6:	b29b      	uxth	r3, r3
 800a2d8:	029b      	lsls	r3, r3, #10
 800a2da:	b29b      	uxth	r3, r3
 800a2dc:	4313      	orrs	r3, r2
 800a2de:	b29a      	uxth	r2, r3
 800a2e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a2e2:	801a      	strh	r2, [r3, #0]
 800a2e4:	e030      	b.n	800a348 <USB_EPStartXfer+0xcfa>
 800a2e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a2ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	785b      	ldrb	r3, [r3, #1]
 800a2f2:	2b01      	cmp	r3, #1
 800a2f4:	d128      	bne.n	800a348 <USB_EPStartXfer+0xcfa>
 800a2f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a2fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a304:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a308:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a312:	b29b      	uxth	r3, r3
 800a314:	461a      	mov	r2, r3
 800a316:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a31a:	4413      	add	r3, r2
 800a31c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a320:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a324:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	781b      	ldrb	r3, [r3, #0]
 800a32c:	011a      	lsls	r2, r3, #4
 800a32e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a332:	4413      	add	r3, r2
 800a334:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a338:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a33c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a340:	b29a      	uxth	r2, r3
 800a342:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a346:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a348:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a34c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	891b      	ldrh	r3, [r3, #8]
 800a354:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a358:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a35c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	6959      	ldr	r1, [r3, #20]
 800a364:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a368:	b29b      	uxth	r3, r3
 800a36a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a36e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800a372:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800a376:	6800      	ldr	r0, [r0, #0]
 800a378:	f000 fe48 	bl	800b00c <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800a37c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a380:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a384:	681a      	ldr	r2, [r3, #0]
 800a386:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a38a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	781b      	ldrb	r3, [r3, #0]
 800a392:	009b      	lsls	r3, r3, #2
 800a394:	4413      	add	r3, r2
 800a396:	881b      	ldrh	r3, [r3, #0]
 800a398:	b29b      	uxth	r3, r3
 800a39a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a39e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a3a2:	817b      	strh	r3, [r7, #10]
 800a3a4:	897b      	ldrh	r3, [r7, #10]
 800a3a6:	f083 0310 	eor.w	r3, r3, #16
 800a3aa:	817b      	strh	r3, [r7, #10]
 800a3ac:	897b      	ldrh	r3, [r7, #10]
 800a3ae:	f083 0320 	eor.w	r3, r3, #32
 800a3b2:	817b      	strh	r3, [r7, #10]
 800a3b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a3b8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a3bc:	681a      	ldr	r2, [r3, #0]
 800a3be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a3c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	781b      	ldrb	r3, [r3, #0]
 800a3ca:	009b      	lsls	r3, r3, #2
 800a3cc:	441a      	add	r2, r3
 800a3ce:	897b      	ldrh	r3, [r7, #10]
 800a3d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a3d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a3d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a3dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a3e0:	b29b      	uxth	r3, r3
 800a3e2:	8013      	strh	r3, [r2, #0]
 800a3e4:	f000 bcde 	b.w	800ada4 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800a3e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a3ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	7b1b      	ldrb	r3, [r3, #12]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	f040 80bb 	bne.w	800a570 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800a3fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a3fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	699a      	ldr	r2, [r3, #24]
 800a406:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a40a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	691b      	ldr	r3, [r3, #16]
 800a412:	429a      	cmp	r2, r3
 800a414:	d917      	bls.n	800a446 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800a416:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a41a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	691b      	ldr	r3, [r3, #16]
 800a422:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800a426:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a42a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	699a      	ldr	r2, [r3, #24]
 800a432:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a436:	1ad2      	subs	r2, r2, r3
 800a438:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a43c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	619a      	str	r2, [r3, #24]
 800a444:	e00e      	b.n	800a464 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800a446:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a44a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	699b      	ldr	r3, [r3, #24]
 800a452:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800a456:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a45a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	2200      	movs	r2, #0
 800a462:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800a464:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a468:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a472:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a476:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a480:	b29b      	uxth	r3, r3
 800a482:	461a      	mov	r2, r3
 800a484:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a488:	4413      	add	r3, r2
 800a48a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a48e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a492:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	011a      	lsls	r2, r3, #4
 800a49c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a4a0:	4413      	add	r3, r2
 800a4a2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a4a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800a4aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a4ae:	881b      	ldrh	r3, [r3, #0]
 800a4b0:	b29b      	uxth	r3, r3
 800a4b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a4b6:	b29a      	uxth	r2, r3
 800a4b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a4bc:	801a      	strh	r2, [r3, #0]
 800a4be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a4c2:	2b3e      	cmp	r3, #62	; 0x3e
 800a4c4:	d924      	bls.n	800a510 <USB_EPStartXfer+0xec2>
 800a4c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a4ca:	095b      	lsrs	r3, r3, #5
 800a4cc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a4d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a4d4:	f003 031f 	and.w	r3, r3, #31
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d104      	bne.n	800a4e6 <USB_EPStartXfer+0xe98>
 800a4dc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a4e0:	3b01      	subs	r3, #1
 800a4e2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a4e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a4ea:	881b      	ldrh	r3, [r3, #0]
 800a4ec:	b29a      	uxth	r2, r3
 800a4ee:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a4f2:	b29b      	uxth	r3, r3
 800a4f4:	029b      	lsls	r3, r3, #10
 800a4f6:	b29b      	uxth	r3, r3
 800a4f8:	4313      	orrs	r3, r2
 800a4fa:	b29b      	uxth	r3, r3
 800a4fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a500:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a504:	b29a      	uxth	r2, r3
 800a506:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a50a:	801a      	strh	r2, [r3, #0]
 800a50c:	f000 bc10 	b.w	800ad30 <USB_EPStartXfer+0x16e2>
 800a510:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a514:	2b00      	cmp	r3, #0
 800a516:	d10c      	bne.n	800a532 <USB_EPStartXfer+0xee4>
 800a518:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a51c:	881b      	ldrh	r3, [r3, #0]
 800a51e:	b29b      	uxth	r3, r3
 800a520:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a524:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a528:	b29a      	uxth	r2, r3
 800a52a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a52e:	801a      	strh	r2, [r3, #0]
 800a530:	e3fe      	b.n	800ad30 <USB_EPStartXfer+0x16e2>
 800a532:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a536:	085b      	lsrs	r3, r3, #1
 800a538:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a53c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a540:	f003 0301 	and.w	r3, r3, #1
 800a544:	2b00      	cmp	r3, #0
 800a546:	d004      	beq.n	800a552 <USB_EPStartXfer+0xf04>
 800a548:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a54c:	3301      	adds	r3, #1
 800a54e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a552:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a556:	881b      	ldrh	r3, [r3, #0]
 800a558:	b29a      	uxth	r2, r3
 800a55a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a55e:	b29b      	uxth	r3, r3
 800a560:	029b      	lsls	r3, r3, #10
 800a562:	b29b      	uxth	r3, r3
 800a564:	4313      	orrs	r3, r2
 800a566:	b29a      	uxth	r2, r3
 800a568:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a56c:	801a      	strh	r2, [r3, #0]
 800a56e:	e3df      	b.n	800ad30 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800a570:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a574:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	78db      	ldrb	r3, [r3, #3]
 800a57c:	2b02      	cmp	r3, #2
 800a57e:	f040 8218 	bne.w	800a9b2 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800a582:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a586:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	785b      	ldrb	r3, [r3, #1]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	f040 809d 	bne.w	800a6ce <USB_EPStartXfer+0x1080>
 800a594:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a598:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a5a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a5a6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a5b0:	b29b      	uxth	r3, r3
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a5b8:	4413      	add	r3, r2
 800a5ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a5be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a5c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	781b      	ldrb	r3, [r3, #0]
 800a5ca:	011a      	lsls	r2, r3, #4
 800a5cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a5d0:	4413      	add	r3, r2
 800a5d2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a5d6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a5da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a5de:	881b      	ldrh	r3, [r3, #0]
 800a5e0:	b29b      	uxth	r3, r3
 800a5e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a5e6:	b29a      	uxth	r2, r3
 800a5e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a5ec:	801a      	strh	r2, [r3, #0]
 800a5ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a5f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	691b      	ldr	r3, [r3, #16]
 800a5fa:	2b3e      	cmp	r3, #62	; 0x3e
 800a5fc:	d92b      	bls.n	800a656 <USB_EPStartXfer+0x1008>
 800a5fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a602:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	691b      	ldr	r3, [r3, #16]
 800a60a:	095b      	lsrs	r3, r3, #5
 800a60c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a610:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a614:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	691b      	ldr	r3, [r3, #16]
 800a61c:	f003 031f 	and.w	r3, r3, #31
 800a620:	2b00      	cmp	r3, #0
 800a622:	d104      	bne.n	800a62e <USB_EPStartXfer+0xfe0>
 800a624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a628:	3b01      	subs	r3, #1
 800a62a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a62e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a632:	881b      	ldrh	r3, [r3, #0]
 800a634:	b29a      	uxth	r2, r3
 800a636:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a63a:	b29b      	uxth	r3, r3
 800a63c:	029b      	lsls	r3, r3, #10
 800a63e:	b29b      	uxth	r3, r3
 800a640:	4313      	orrs	r3, r2
 800a642:	b29b      	uxth	r3, r3
 800a644:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a648:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a64c:	b29a      	uxth	r2, r3
 800a64e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a652:	801a      	strh	r2, [r3, #0]
 800a654:	e070      	b.n	800a738 <USB_EPStartXfer+0x10ea>
 800a656:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a65a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	691b      	ldr	r3, [r3, #16]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d10c      	bne.n	800a680 <USB_EPStartXfer+0x1032>
 800a666:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a66a:	881b      	ldrh	r3, [r3, #0]
 800a66c:	b29b      	uxth	r3, r3
 800a66e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a672:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a676:	b29a      	uxth	r2, r3
 800a678:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a67c:	801a      	strh	r2, [r3, #0]
 800a67e:	e05b      	b.n	800a738 <USB_EPStartXfer+0x10ea>
 800a680:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a684:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	691b      	ldr	r3, [r3, #16]
 800a68c:	085b      	lsrs	r3, r3, #1
 800a68e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a692:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a696:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	691b      	ldr	r3, [r3, #16]
 800a69e:	f003 0301 	and.w	r3, r3, #1
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d004      	beq.n	800a6b0 <USB_EPStartXfer+0x1062>
 800a6a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6aa:	3301      	adds	r3, #1
 800a6ac:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a6b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a6b4:	881b      	ldrh	r3, [r3, #0]
 800a6b6:	b29a      	uxth	r2, r3
 800a6b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6bc:	b29b      	uxth	r3, r3
 800a6be:	029b      	lsls	r3, r3, #10
 800a6c0:	b29b      	uxth	r3, r3
 800a6c2:	4313      	orrs	r3, r2
 800a6c4:	b29a      	uxth	r2, r3
 800a6c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a6ca:	801a      	strh	r2, [r3, #0]
 800a6cc:	e034      	b.n	800a738 <USB_EPStartXfer+0x10ea>
 800a6ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a6d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	785b      	ldrb	r3, [r3, #1]
 800a6da:	2b01      	cmp	r3, #1
 800a6dc:	d12c      	bne.n	800a738 <USB_EPStartXfer+0x10ea>
 800a6de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a6e2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a6ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a6f0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a6fa:	b29b      	uxth	r3, r3
 800a6fc:	461a      	mov	r2, r3
 800a6fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800a702:	4413      	add	r3, r2
 800a704:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a708:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a70c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	781b      	ldrb	r3, [r3, #0]
 800a714:	011a      	lsls	r2, r3, #4
 800a716:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800a71a:	4413      	add	r3, r2
 800a71c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a720:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a724:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a728:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	691b      	ldr	r3, [r3, #16]
 800a730:	b29a      	uxth	r2, r3
 800a732:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800a736:	801a      	strh	r2, [r3, #0]
 800a738:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a73c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800a746:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a74a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	785b      	ldrb	r3, [r3, #1]
 800a752:	2b00      	cmp	r3, #0
 800a754:	f040 809d 	bne.w	800a892 <USB_EPStartXfer+0x1244>
 800a758:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a75c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a766:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a76a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a774:	b29b      	uxth	r3, r3
 800a776:	461a      	mov	r2, r3
 800a778:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a77c:	4413      	add	r3, r2
 800a77e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a782:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a786:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	781b      	ldrb	r3, [r3, #0]
 800a78e:	011a      	lsls	r2, r3, #4
 800a790:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a794:	4413      	add	r3, r2
 800a796:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a79a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a79e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a7a2:	881b      	ldrh	r3, [r3, #0]
 800a7a4:	b29b      	uxth	r3, r3
 800a7a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a7aa:	b29a      	uxth	r2, r3
 800a7ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a7b0:	801a      	strh	r2, [r3, #0]
 800a7b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a7b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	691b      	ldr	r3, [r3, #16]
 800a7be:	2b3e      	cmp	r3, #62	; 0x3e
 800a7c0:	d92b      	bls.n	800a81a <USB_EPStartXfer+0x11cc>
 800a7c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a7c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	691b      	ldr	r3, [r3, #16]
 800a7ce:	095b      	lsrs	r3, r3, #5
 800a7d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a7d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a7d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	691b      	ldr	r3, [r3, #16]
 800a7e0:	f003 031f 	and.w	r3, r3, #31
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d104      	bne.n	800a7f2 <USB_EPStartXfer+0x11a4>
 800a7e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a7ec:	3b01      	subs	r3, #1
 800a7ee:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a7f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a7f6:	881b      	ldrh	r3, [r3, #0]
 800a7f8:	b29a      	uxth	r2, r3
 800a7fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a7fe:	b29b      	uxth	r3, r3
 800a800:	029b      	lsls	r3, r3, #10
 800a802:	b29b      	uxth	r3, r3
 800a804:	4313      	orrs	r3, r2
 800a806:	b29b      	uxth	r3, r3
 800a808:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a80c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a810:	b29a      	uxth	r2, r3
 800a812:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a816:	801a      	strh	r2, [r3, #0]
 800a818:	e069      	b.n	800a8ee <USB_EPStartXfer+0x12a0>
 800a81a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a81e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	691b      	ldr	r3, [r3, #16]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d10c      	bne.n	800a844 <USB_EPStartXfer+0x11f6>
 800a82a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a82e:	881b      	ldrh	r3, [r3, #0]
 800a830:	b29b      	uxth	r3, r3
 800a832:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a836:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a83a:	b29a      	uxth	r2, r3
 800a83c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a840:	801a      	strh	r2, [r3, #0]
 800a842:	e054      	b.n	800a8ee <USB_EPStartXfer+0x12a0>
 800a844:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a848:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	691b      	ldr	r3, [r3, #16]
 800a850:	085b      	lsrs	r3, r3, #1
 800a852:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a856:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a85a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	691b      	ldr	r3, [r3, #16]
 800a862:	f003 0301 	and.w	r3, r3, #1
 800a866:	2b00      	cmp	r3, #0
 800a868:	d004      	beq.n	800a874 <USB_EPStartXfer+0x1226>
 800a86a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a86e:	3301      	adds	r3, #1
 800a870:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a874:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a878:	881b      	ldrh	r3, [r3, #0]
 800a87a:	b29a      	uxth	r2, r3
 800a87c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a880:	b29b      	uxth	r3, r3
 800a882:	029b      	lsls	r3, r3, #10
 800a884:	b29b      	uxth	r3, r3
 800a886:	4313      	orrs	r3, r2
 800a888:	b29a      	uxth	r2, r3
 800a88a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a88e:	801a      	strh	r2, [r3, #0]
 800a890:	e02d      	b.n	800a8ee <USB_EPStartXfer+0x12a0>
 800a892:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a896:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	785b      	ldrb	r3, [r3, #1]
 800a89e:	2b01      	cmp	r3, #1
 800a8a0:	d125      	bne.n	800a8ee <USB_EPStartXfer+0x12a0>
 800a8a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8a6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a8b0:	b29b      	uxth	r3, r3
 800a8b2:	461a      	mov	r2, r3
 800a8b4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a8b8:	4413      	add	r3, r2
 800a8ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800a8be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	781b      	ldrb	r3, [r3, #0]
 800a8ca:	011a      	lsls	r2, r3, #4
 800a8cc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a8d0:	4413      	add	r3, r2
 800a8d2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a8d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a8da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	691b      	ldr	r3, [r3, #16]
 800a8e6:	b29a      	uxth	r2, r3
 800a8e8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a8ec:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800a8ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a8f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	69db      	ldr	r3, [r3, #28]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	f000 8218 	beq.w	800ad30 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800a900:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a904:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a908:	681a      	ldr	r2, [r3, #0]
 800a90a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a90e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	781b      	ldrb	r3, [r3, #0]
 800a916:	009b      	lsls	r3, r3, #2
 800a918:	4413      	add	r3, r2
 800a91a:	881b      	ldrh	r3, [r3, #0]
 800a91c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a920:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800a924:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d005      	beq.n	800a938 <USB_EPStartXfer+0x12ea>
 800a92c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800a930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a934:	2b00      	cmp	r3, #0
 800a936:	d10d      	bne.n	800a954 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a938:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800a93c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a940:	2b00      	cmp	r3, #0
 800a942:	f040 81f5 	bne.w	800ad30 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a946:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800a94a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a94e:	2b00      	cmp	r3, #0
 800a950:	f040 81ee 	bne.w	800ad30 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800a954:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a958:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a95c:	681a      	ldr	r2, [r3, #0]
 800a95e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a962:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	781b      	ldrb	r3, [r3, #0]
 800a96a:	009b      	lsls	r3, r3, #2
 800a96c:	4413      	add	r3, r2
 800a96e:	881b      	ldrh	r3, [r3, #0]
 800a970:	b29b      	uxth	r3, r3
 800a972:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a976:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a97a:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800a97e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a982:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800a986:	681a      	ldr	r2, [r3, #0]
 800a988:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a98c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	781b      	ldrb	r3, [r3, #0]
 800a994:	009b      	lsls	r3, r3, #2
 800a996:	441a      	add	r2, r3
 800a998:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800a99c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a9a0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a9a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a9a8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a9ac:	b29b      	uxth	r3, r3
 800a9ae:	8013      	strh	r3, [r2, #0]
 800a9b0:	e1be      	b.n	800ad30 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800a9b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	78db      	ldrb	r3, [r3, #3]
 800a9be:	2b01      	cmp	r3, #1
 800a9c0:	f040 81b4 	bne.w	800ad2c <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800a9c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	699a      	ldr	r2, [r3, #24]
 800a9d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	691b      	ldr	r3, [r3, #16]
 800a9dc:	429a      	cmp	r2, r3
 800a9de:	d917      	bls.n	800aa10 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800a9e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9e4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	691b      	ldr	r3, [r3, #16]
 800a9ec:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800a9f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800a9f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	699a      	ldr	r2, [r3, #24]
 800a9fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa00:	1ad2      	subs	r2, r2, r3
 800aa02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	619a      	str	r2, [r3, #24]
 800aa0e:	e00e      	b.n	800aa2e <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800aa10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	699b      	ldr	r3, [r3, #24]
 800aa1c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800aa20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa24:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800aa2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	785b      	ldrb	r3, [r3, #1]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	f040 8085 	bne.w	800ab4a <USB_EPStartXfer+0x14fc>
 800aa40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa44:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800aa4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa52:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aa5c:	b29b      	uxth	r3, r3
 800aa5e:	461a      	mov	r2, r3
 800aa60:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800aa64:	4413      	add	r3, r2
 800aa66:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800aa6a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800aa6e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	781b      	ldrb	r3, [r3, #0]
 800aa76:	011a      	lsls	r2, r3, #4
 800aa78:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800aa7c:	4413      	add	r3, r2
 800aa7e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800aa82:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800aa86:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aa8a:	881b      	ldrh	r3, [r3, #0]
 800aa8c:	b29b      	uxth	r3, r3
 800aa8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aa92:	b29a      	uxth	r2, r3
 800aa94:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aa98:	801a      	strh	r2, [r3, #0]
 800aa9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa9e:	2b3e      	cmp	r3, #62	; 0x3e
 800aaa0:	d923      	bls.n	800aaea <USB_EPStartXfer+0x149c>
 800aaa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aaa6:	095b      	lsrs	r3, r3, #5
 800aaa8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800aaac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aab0:	f003 031f 	and.w	r3, r3, #31
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d104      	bne.n	800aac2 <USB_EPStartXfer+0x1474>
 800aab8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aabc:	3b01      	subs	r3, #1
 800aabe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800aac2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aac6:	881b      	ldrh	r3, [r3, #0]
 800aac8:	b29a      	uxth	r2, r3
 800aaca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aace:	b29b      	uxth	r3, r3
 800aad0:	029b      	lsls	r3, r3, #10
 800aad2:	b29b      	uxth	r3, r3
 800aad4:	4313      	orrs	r3, r2
 800aad6:	b29b      	uxth	r3, r3
 800aad8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aadc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aae0:	b29a      	uxth	r2, r3
 800aae2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aae6:	801a      	strh	r2, [r3, #0]
 800aae8:	e060      	b.n	800abac <USB_EPStartXfer+0x155e>
 800aaea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d10c      	bne.n	800ab0c <USB_EPStartXfer+0x14be>
 800aaf2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aaf6:	881b      	ldrh	r3, [r3, #0]
 800aaf8:	b29b      	uxth	r3, r3
 800aafa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aafe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ab02:	b29a      	uxth	r2, r3
 800ab04:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ab08:	801a      	strh	r2, [r3, #0]
 800ab0a:	e04f      	b.n	800abac <USB_EPStartXfer+0x155e>
 800ab0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab10:	085b      	lsrs	r3, r3, #1
 800ab12:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800ab16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab1a:	f003 0301 	and.w	r3, r3, #1
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d004      	beq.n	800ab2c <USB_EPStartXfer+0x14de>
 800ab22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ab26:	3301      	adds	r3, #1
 800ab28:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800ab2c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ab30:	881b      	ldrh	r3, [r3, #0]
 800ab32:	b29a      	uxth	r2, r3
 800ab34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ab38:	b29b      	uxth	r3, r3
 800ab3a:	029b      	lsls	r3, r3, #10
 800ab3c:	b29b      	uxth	r3, r3
 800ab3e:	4313      	orrs	r3, r2
 800ab40:	b29a      	uxth	r2, r3
 800ab42:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ab46:	801a      	strh	r2, [r3, #0]
 800ab48:	e030      	b.n	800abac <USB_EPStartXfer+0x155e>
 800ab4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab4e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	785b      	ldrb	r3, [r3, #1]
 800ab56:	2b01      	cmp	r3, #1
 800ab58:	d128      	bne.n	800abac <USB_EPStartXfer+0x155e>
 800ab5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab5e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800ab68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab6c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ab76:	b29b      	uxth	r3, r3
 800ab78:	461a      	mov	r2, r3
 800ab7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ab7e:	4413      	add	r3, r2
 800ab80:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800ab84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ab88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	781b      	ldrb	r3, [r3, #0]
 800ab90:	011a      	lsls	r2, r3, #4
 800ab92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ab96:	4413      	add	r3, r2
 800ab98:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ab9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800aba0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aba4:	b29a      	uxth	r2, r3
 800aba6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800abaa:	801a      	strh	r2, [r3, #0]
 800abac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800abb0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800abba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800abbe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	785b      	ldrb	r3, [r3, #1]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	f040 8085 	bne.w	800acd6 <USB_EPStartXfer+0x1688>
 800abcc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800abd0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800abda:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800abde:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800abe8:	b29b      	uxth	r3, r3
 800abea:	461a      	mov	r2, r3
 800abec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800abf0:	4413      	add	r3, r2
 800abf2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800abf6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800abfa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	781b      	ldrb	r3, [r3, #0]
 800ac02:	011a      	lsls	r2, r3, #4
 800ac04:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800ac08:	4413      	add	r3, r2
 800ac0a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ac0e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ac12:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ac16:	881b      	ldrh	r3, [r3, #0]
 800ac18:	b29b      	uxth	r3, r3
 800ac1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ac1e:	b29a      	uxth	r2, r3
 800ac20:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ac24:	801a      	strh	r2, [r3, #0]
 800ac26:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac2a:	2b3e      	cmp	r3, #62	; 0x3e
 800ac2c:	d923      	bls.n	800ac76 <USB_EPStartXfer+0x1628>
 800ac2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac32:	095b      	lsrs	r3, r3, #5
 800ac34:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ac38:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac3c:	f003 031f 	and.w	r3, r3, #31
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d104      	bne.n	800ac4e <USB_EPStartXfer+0x1600>
 800ac44:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ac48:	3b01      	subs	r3, #1
 800ac4a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ac4e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ac52:	881b      	ldrh	r3, [r3, #0]
 800ac54:	b29a      	uxth	r2, r3
 800ac56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ac5a:	b29b      	uxth	r3, r3
 800ac5c:	029b      	lsls	r3, r3, #10
 800ac5e:	b29b      	uxth	r3, r3
 800ac60:	4313      	orrs	r3, r2
 800ac62:	b29b      	uxth	r3, r3
 800ac64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac6c:	b29a      	uxth	r2, r3
 800ac6e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ac72:	801a      	strh	r2, [r3, #0]
 800ac74:	e05c      	b.n	800ad30 <USB_EPStartXfer+0x16e2>
 800ac76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d10c      	bne.n	800ac98 <USB_EPStartXfer+0x164a>
 800ac7e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ac82:	881b      	ldrh	r3, [r3, #0]
 800ac84:	b29b      	uxth	r3, r3
 800ac86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac8e:	b29a      	uxth	r2, r3
 800ac90:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ac94:	801a      	strh	r2, [r3, #0]
 800ac96:	e04b      	b.n	800ad30 <USB_EPStartXfer+0x16e2>
 800ac98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac9c:	085b      	lsrs	r3, r3, #1
 800ac9e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800aca2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aca6:	f003 0301 	and.w	r3, r3, #1
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d004      	beq.n	800acb8 <USB_EPStartXfer+0x166a>
 800acae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800acb2:	3301      	adds	r3, #1
 800acb4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800acb8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800acbc:	881b      	ldrh	r3, [r3, #0]
 800acbe:	b29a      	uxth	r2, r3
 800acc0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800acc4:	b29b      	uxth	r3, r3
 800acc6:	029b      	lsls	r3, r3, #10
 800acc8:	b29b      	uxth	r3, r3
 800acca:	4313      	orrs	r3, r2
 800accc:	b29a      	uxth	r2, r3
 800acce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800acd2:	801a      	strh	r2, [r3, #0]
 800acd4:	e02c      	b.n	800ad30 <USB_EPStartXfer+0x16e2>
 800acd6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800acda:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	785b      	ldrb	r3, [r3, #1]
 800ace2:	2b01      	cmp	r3, #1
 800ace4:	d124      	bne.n	800ad30 <USB_EPStartXfer+0x16e2>
 800ace6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800acea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800acf4:	b29b      	uxth	r3, r3
 800acf6:	461a      	mov	r2, r3
 800acf8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800acfc:	4413      	add	r3, r2
 800acfe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ad02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	781b      	ldrb	r3, [r3, #0]
 800ad0e:	011a      	lsls	r2, r3, #4
 800ad10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ad14:	4413      	add	r3, r2
 800ad16:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ad1a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ad1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad22:	b29a      	uxth	r2, r3
 800ad24:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800ad28:	801a      	strh	r2, [r3, #0]
 800ad2a:	e001      	b.n	800ad30 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800ad2c:	2301      	movs	r3, #1
 800ad2e:	e03a      	b.n	800ada6 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ad30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad34:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ad38:	681a      	ldr	r2, [r3, #0]
 800ad3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad3e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	781b      	ldrb	r3, [r3, #0]
 800ad46:	009b      	lsls	r3, r3, #2
 800ad48:	4413      	add	r3, r2
 800ad4a:	881b      	ldrh	r3, [r3, #0]
 800ad4c:	b29b      	uxth	r3, r3
 800ad4e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ad52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad56:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800ad5a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800ad5e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800ad62:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800ad66:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800ad6a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800ad6e:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800ad72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad76:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ad7a:	681a      	ldr	r2, [r3, #0]
 800ad7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ad80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	781b      	ldrb	r3, [r3, #0]
 800ad88:	009b      	lsls	r3, r3, #2
 800ad8a:	441a      	add	r2, r3
 800ad8c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800ad90:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad94:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ada0:	b29b      	uxth	r3, r3
 800ada2:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800ada4:	2300      	movs	r3, #0
}
 800ada6:	4618      	mov	r0, r3
 800ada8:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800adac:	46bd      	mov	sp, r7
 800adae:	bd80      	pop	{r7, pc}

0800adb0 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800adb0:	b480      	push	{r7}
 800adb2:	b085      	sub	sp, #20
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
 800adb8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	785b      	ldrb	r3, [r3, #1]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d020      	beq.n	800ae04 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800adc2:	687a      	ldr	r2, [r7, #4]
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	781b      	ldrb	r3, [r3, #0]
 800adc8:	009b      	lsls	r3, r3, #2
 800adca:	4413      	add	r3, r2
 800adcc:	881b      	ldrh	r3, [r3, #0]
 800adce:	b29b      	uxth	r3, r3
 800add0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800add4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800add8:	81bb      	strh	r3, [r7, #12]
 800adda:	89bb      	ldrh	r3, [r7, #12]
 800addc:	f083 0310 	eor.w	r3, r3, #16
 800ade0:	81bb      	strh	r3, [r7, #12]
 800ade2:	687a      	ldr	r2, [r7, #4]
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	781b      	ldrb	r3, [r3, #0]
 800ade8:	009b      	lsls	r3, r3, #2
 800adea:	441a      	add	r2, r3
 800adec:	89bb      	ldrh	r3, [r7, #12]
 800adee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800adf2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800adf6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800adfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800adfe:	b29b      	uxth	r3, r3
 800ae00:	8013      	strh	r3, [r2, #0]
 800ae02:	e01f      	b.n	800ae44 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800ae04:	687a      	ldr	r2, [r7, #4]
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	781b      	ldrb	r3, [r3, #0]
 800ae0a:	009b      	lsls	r3, r3, #2
 800ae0c:	4413      	add	r3, r2
 800ae0e:	881b      	ldrh	r3, [r3, #0]
 800ae10:	b29b      	uxth	r3, r3
 800ae12:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ae16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae1a:	81fb      	strh	r3, [r7, #14]
 800ae1c:	89fb      	ldrh	r3, [r7, #14]
 800ae1e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800ae22:	81fb      	strh	r3, [r7, #14]
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	781b      	ldrb	r3, [r3, #0]
 800ae2a:	009b      	lsls	r3, r3, #2
 800ae2c:	441a      	add	r2, r3
 800ae2e:	89fb      	ldrh	r3, [r7, #14]
 800ae30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae40:	b29b      	uxth	r3, r3
 800ae42:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800ae44:	2300      	movs	r3, #0
}
 800ae46:	4618      	mov	r0, r3
 800ae48:	3714      	adds	r7, #20
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae50:	4770      	bx	lr

0800ae52 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ae52:	b480      	push	{r7}
 800ae54:	b087      	sub	sp, #28
 800ae56:	af00      	add	r7, sp, #0
 800ae58:	6078      	str	r0, [r7, #4]
 800ae5a:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	7b1b      	ldrb	r3, [r3, #12]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	f040 809d 	bne.w	800afa0 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	785b      	ldrb	r3, [r3, #1]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d04c      	beq.n	800af08 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ae6e:	687a      	ldr	r2, [r7, #4]
 800ae70:	683b      	ldr	r3, [r7, #0]
 800ae72:	781b      	ldrb	r3, [r3, #0]
 800ae74:	009b      	lsls	r3, r3, #2
 800ae76:	4413      	add	r3, r2
 800ae78:	881b      	ldrh	r3, [r3, #0]
 800ae7a:	823b      	strh	r3, [r7, #16]
 800ae7c:	8a3b      	ldrh	r3, [r7, #16]
 800ae7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d01b      	beq.n	800aebe <USB_EPClearStall+0x6c>
 800ae86:	687a      	ldr	r2, [r7, #4]
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	781b      	ldrb	r3, [r3, #0]
 800ae8c:	009b      	lsls	r3, r3, #2
 800ae8e:	4413      	add	r3, r2
 800ae90:	881b      	ldrh	r3, [r3, #0]
 800ae92:	b29b      	uxth	r3, r3
 800ae94:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae9c:	81fb      	strh	r3, [r7, #14]
 800ae9e:	687a      	ldr	r2, [r7, #4]
 800aea0:	683b      	ldr	r3, [r7, #0]
 800aea2:	781b      	ldrb	r3, [r3, #0]
 800aea4:	009b      	lsls	r3, r3, #2
 800aea6:	441a      	add	r2, r3
 800aea8:	89fb      	ldrh	r3, [r7, #14]
 800aeaa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aeae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aeb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aeb6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800aeba:	b29b      	uxth	r3, r3
 800aebc:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	78db      	ldrb	r3, [r3, #3]
 800aec2:	2b01      	cmp	r3, #1
 800aec4:	d06c      	beq.n	800afa0 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800aec6:	687a      	ldr	r2, [r7, #4]
 800aec8:	683b      	ldr	r3, [r7, #0]
 800aeca:	781b      	ldrb	r3, [r3, #0]
 800aecc:	009b      	lsls	r3, r3, #2
 800aece:	4413      	add	r3, r2
 800aed0:	881b      	ldrh	r3, [r3, #0]
 800aed2:	b29b      	uxth	r3, r3
 800aed4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aed8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aedc:	81bb      	strh	r3, [r7, #12]
 800aede:	89bb      	ldrh	r3, [r7, #12]
 800aee0:	f083 0320 	eor.w	r3, r3, #32
 800aee4:	81bb      	strh	r3, [r7, #12]
 800aee6:	687a      	ldr	r2, [r7, #4]
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	781b      	ldrb	r3, [r3, #0]
 800aeec:	009b      	lsls	r3, r3, #2
 800aeee:	441a      	add	r2, r3
 800aef0:	89bb      	ldrh	r3, [r7, #12]
 800aef2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aef6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aefa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aefe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af02:	b29b      	uxth	r3, r3
 800af04:	8013      	strh	r3, [r2, #0]
 800af06:	e04b      	b.n	800afa0 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800af08:	687a      	ldr	r2, [r7, #4]
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	781b      	ldrb	r3, [r3, #0]
 800af0e:	009b      	lsls	r3, r3, #2
 800af10:	4413      	add	r3, r2
 800af12:	881b      	ldrh	r3, [r3, #0]
 800af14:	82fb      	strh	r3, [r7, #22]
 800af16:	8afb      	ldrh	r3, [r7, #22]
 800af18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d01b      	beq.n	800af58 <USB_EPClearStall+0x106>
 800af20:	687a      	ldr	r2, [r7, #4]
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	781b      	ldrb	r3, [r3, #0]
 800af26:	009b      	lsls	r3, r3, #2
 800af28:	4413      	add	r3, r2
 800af2a:	881b      	ldrh	r3, [r3, #0]
 800af2c:	b29b      	uxth	r3, r3
 800af2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800af32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af36:	82bb      	strh	r3, [r7, #20]
 800af38:	687a      	ldr	r2, [r7, #4]
 800af3a:	683b      	ldr	r3, [r7, #0]
 800af3c:	781b      	ldrb	r3, [r3, #0]
 800af3e:	009b      	lsls	r3, r3, #2
 800af40:	441a      	add	r2, r3
 800af42:	8abb      	ldrh	r3, [r7, #20]
 800af44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800af48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800af4c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800af50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af54:	b29b      	uxth	r3, r3
 800af56:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800af58:	687a      	ldr	r2, [r7, #4]
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	781b      	ldrb	r3, [r3, #0]
 800af5e:	009b      	lsls	r3, r3, #2
 800af60:	4413      	add	r3, r2
 800af62:	881b      	ldrh	r3, [r3, #0]
 800af64:	b29b      	uxth	r3, r3
 800af66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800af6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af6e:	827b      	strh	r3, [r7, #18]
 800af70:	8a7b      	ldrh	r3, [r7, #18]
 800af72:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800af76:	827b      	strh	r3, [r7, #18]
 800af78:	8a7b      	ldrh	r3, [r7, #18]
 800af7a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800af7e:	827b      	strh	r3, [r7, #18]
 800af80:	687a      	ldr	r2, [r7, #4]
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	781b      	ldrb	r3, [r3, #0]
 800af86:	009b      	lsls	r3, r3, #2
 800af88:	441a      	add	r2, r3
 800af8a:	8a7b      	ldrh	r3, [r7, #18]
 800af8c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800af90:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800af94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800af98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af9c:	b29b      	uxth	r3, r3
 800af9e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800afa0:	2300      	movs	r3, #0
}
 800afa2:	4618      	mov	r0, r3
 800afa4:	371c      	adds	r7, #28
 800afa6:	46bd      	mov	sp, r7
 800afa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afac:	4770      	bx	lr

0800afae <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800afae:	b480      	push	{r7}
 800afb0:	b083      	sub	sp, #12
 800afb2:	af00      	add	r7, sp, #0
 800afb4:	6078      	str	r0, [r7, #4]
 800afb6:	460b      	mov	r3, r1
 800afb8:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800afba:	78fb      	ldrb	r3, [r7, #3]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d103      	bne.n	800afc8 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	2280      	movs	r2, #128	; 0x80
 800afc4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800afc8:	2300      	movs	r3, #0
}
 800afca:	4618      	mov	r0, r3
 800afcc:	370c      	adds	r7, #12
 800afce:	46bd      	mov	sp, r7
 800afd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd4:	4770      	bx	lr

0800afd6 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800afd6:	b480      	push	{r7}
 800afd8:	b083      	sub	sp, #12
 800afda:	af00      	add	r7, sp, #0
 800afdc:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800afde:	2300      	movs	r3, #0
}
 800afe0:	4618      	mov	r0, r3
 800afe2:	370c      	adds	r7, #12
 800afe4:	46bd      	mov	sp, r7
 800afe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afea:	4770      	bx	lr

0800afec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800afec:	b480      	push	{r7}
 800afee:	b085      	sub	sp, #20
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800affa:	b29b      	uxth	r3, r3
 800affc:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800affe:	68fb      	ldr	r3, [r7, #12]
}
 800b000:	4618      	mov	r0, r3
 800b002:	3714      	adds	r7, #20
 800b004:	46bd      	mov	sp, r7
 800b006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00a:	4770      	bx	lr

0800b00c <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b00c:	b480      	push	{r7}
 800b00e:	b08b      	sub	sp, #44	; 0x2c
 800b010:	af00      	add	r7, sp, #0
 800b012:	60f8      	str	r0, [r7, #12]
 800b014:	60b9      	str	r1, [r7, #8]
 800b016:	4611      	mov	r1, r2
 800b018:	461a      	mov	r2, r3
 800b01a:	460b      	mov	r3, r1
 800b01c:	80fb      	strh	r3, [r7, #6]
 800b01e:	4613      	mov	r3, r2
 800b020:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800b022:	88bb      	ldrh	r3, [r7, #4]
 800b024:	3301      	adds	r3, #1
 800b026:	085b      	lsrs	r3, r3, #1
 800b028:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b032:	88fb      	ldrh	r3, [r7, #6]
 800b034:	005a      	lsls	r2, r3, #1
 800b036:	697b      	ldr	r3, [r7, #20]
 800b038:	4413      	add	r3, r2
 800b03a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b03e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800b040:	69bb      	ldr	r3, [r7, #24]
 800b042:	627b      	str	r3, [r7, #36]	; 0x24
 800b044:	e01e      	b.n	800b084 <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 800b046:	69fb      	ldr	r3, [r7, #28]
 800b048:	781b      	ldrb	r3, [r3, #0]
 800b04a:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800b04c:	69fb      	ldr	r3, [r7, #28]
 800b04e:	3301      	adds	r3, #1
 800b050:	781b      	ldrb	r3, [r3, #0]
 800b052:	021b      	lsls	r3, r3, #8
 800b054:	b21a      	sxth	r2, r3
 800b056:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b05a:	4313      	orrs	r3, r2
 800b05c:	b21b      	sxth	r3, r3
 800b05e:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800b060:	6a3b      	ldr	r3, [r7, #32]
 800b062:	8a7a      	ldrh	r2, [r7, #18]
 800b064:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800b066:	6a3b      	ldr	r3, [r7, #32]
 800b068:	3302      	adds	r3, #2
 800b06a:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 800b06c:	6a3b      	ldr	r3, [r7, #32]
 800b06e:	3302      	adds	r3, #2
 800b070:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800b072:	69fb      	ldr	r3, [r7, #28]
 800b074:	3301      	adds	r3, #1
 800b076:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800b078:	69fb      	ldr	r3, [r7, #28]
 800b07a:	3301      	adds	r3, #1
 800b07c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800b07e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b080:	3b01      	subs	r3, #1
 800b082:	627b      	str	r3, [r7, #36]	; 0x24
 800b084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b086:	2b00      	cmp	r3, #0
 800b088:	d1dd      	bne.n	800b046 <USB_WritePMA+0x3a>
  }
}
 800b08a:	bf00      	nop
 800b08c:	bf00      	nop
 800b08e:	372c      	adds	r7, #44	; 0x2c
 800b090:	46bd      	mov	sp, r7
 800b092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b096:	4770      	bx	lr

0800b098 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b098:	b480      	push	{r7}
 800b09a:	b08b      	sub	sp, #44	; 0x2c
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	60f8      	str	r0, [r7, #12]
 800b0a0:	60b9      	str	r1, [r7, #8]
 800b0a2:	4611      	mov	r1, r2
 800b0a4:	461a      	mov	r2, r3
 800b0a6:	460b      	mov	r3, r1
 800b0a8:	80fb      	strh	r3, [r7, #6]
 800b0aa:	4613      	mov	r3, r2
 800b0ac:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800b0ae:	88bb      	ldrh	r3, [r7, #4]
 800b0b0:	085b      	lsrs	r3, r3, #1
 800b0b2:	b29b      	uxth	r3, r3
 800b0b4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b0ba:	68bb      	ldr	r3, [r7, #8]
 800b0bc:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b0be:	88fb      	ldrh	r3, [r7, #6]
 800b0c0:	005a      	lsls	r2, r3, #1
 800b0c2:	697b      	ldr	r3, [r7, #20]
 800b0c4:	4413      	add	r3, r2
 800b0c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b0ca:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800b0cc:	69bb      	ldr	r3, [r7, #24]
 800b0ce:	627b      	str	r3, [r7, #36]	; 0x24
 800b0d0:	e01b      	b.n	800b10a <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800b0d2:	6a3b      	ldr	r3, [r7, #32]
 800b0d4:	881b      	ldrh	r3, [r3, #0]
 800b0d6:	b29b      	uxth	r3, r3
 800b0d8:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800b0da:	6a3b      	ldr	r3, [r7, #32]
 800b0dc:	3302      	adds	r3, #2
 800b0de:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b0e0:	693b      	ldr	r3, [r7, #16]
 800b0e2:	b2da      	uxtb	r2, r3
 800b0e4:	69fb      	ldr	r3, [r7, #28]
 800b0e6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b0e8:	69fb      	ldr	r3, [r7, #28]
 800b0ea:	3301      	adds	r3, #1
 800b0ec:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800b0ee:	693b      	ldr	r3, [r7, #16]
 800b0f0:	0a1b      	lsrs	r3, r3, #8
 800b0f2:	b2da      	uxtb	r2, r3
 800b0f4:	69fb      	ldr	r3, [r7, #28]
 800b0f6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b0f8:	69fb      	ldr	r3, [r7, #28]
 800b0fa:	3301      	adds	r3, #1
 800b0fc:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800b0fe:	6a3b      	ldr	r3, [r7, #32]
 800b100:	3302      	adds	r3, #2
 800b102:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800b104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b106:	3b01      	subs	r3, #1
 800b108:	627b      	str	r3, [r7, #36]	; 0x24
 800b10a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d1e0      	bne.n	800b0d2 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800b110:	88bb      	ldrh	r3, [r7, #4]
 800b112:	f003 0301 	and.w	r3, r3, #1
 800b116:	b29b      	uxth	r3, r3
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d007      	beq.n	800b12c <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 800b11c:	6a3b      	ldr	r3, [r7, #32]
 800b11e:	881b      	ldrh	r3, [r3, #0]
 800b120:	b29b      	uxth	r3, r3
 800b122:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b124:	693b      	ldr	r3, [r7, #16]
 800b126:	b2da      	uxtb	r2, r3
 800b128:	69fb      	ldr	r3, [r7, #28]
 800b12a:	701a      	strb	r2, [r3, #0]
  }
}
 800b12c:	bf00      	nop
 800b12e:	372c      	adds	r7, #44	; 0x2c
 800b130:	46bd      	mov	sp, r7
 800b132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b136:	4770      	bx	lr

0800b138 <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b084      	sub	sp, #16
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
 800b140:	460b      	mov	r3, r1
 800b142:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800b144:	2300      	movs	r3, #0
 800b146:	73fb      	strb	r3, [r7, #15]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 800b148:	2302      	movs	r3, #2
 800b14a:	2203      	movs	r2, #3
 800b14c:	2181      	movs	r1, #129	; 0x81
 800b14e:	6878      	ldr	r0, [r7, #4]
 800b150:	f001 fd93 	bl	800cc7a <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	2201      	movs	r2, #1
 800b158:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 800b15a:	2304      	movs	r3, #4
 800b15c:	2203      	movs	r2, #3
 800b15e:	2101      	movs	r1, #1
 800b160:	6878      	ldr	r0, [r7, #4]
 800b162:	f001 fd8a 	bl	800cc7a <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2201      	movs	r2, #1
 800b16a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 800b16e:	2018      	movs	r0, #24
 800b170:	f001 fe98 	bl	800cea4 <USBD_static_malloc>
 800b174:	4602      	mov	r2, r0
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b182:	2b00      	cmp	r3, #0
 800b184:	d102      	bne.n	800b18c <USBD_CUSTOM_HID_Init+0x54>
  {
    ret = 1U;
 800b186:	2301      	movs	r3, #1
 800b188:	73fb      	strb	r3, [r7, #15]
 800b18a:	e011      	b.n	800b1b0 <USBD_CUSTOM_HID_Init+0x78>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b192:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 800b194:	68bb      	ldr	r3, [r7, #8]
 800b196:	2200      	movs	r2, #0
 800b198:	751a      	strb	r2, [r3, #20]
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b1a0:	685b      	ldr	r3, [r3, #4]
 800b1a2:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 800b1a4:	68ba      	ldr	r2, [r7, #8]
 800b1a6:	2304      	movs	r3, #4
 800b1a8:	2101      	movs	r1, #1
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	f001 fe57 	bl	800ce5e <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 800b1b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	3710      	adds	r7, #16
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	bd80      	pop	{r7, pc}

0800b1ba <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 800b1ba:	b580      	push	{r7, lr}
 800b1bc:	b082      	sub	sp, #8
 800b1be:	af00      	add	r7, sp, #0
 800b1c0:	6078      	str	r0, [r7, #4]
 800b1c2:	460b      	mov	r3, r1
 800b1c4:	70fb      	strb	r3, [r7, #3]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 800b1c6:	2181      	movs	r1, #129	; 0x81
 800b1c8:	6878      	ldr	r0, [r7, #4]
 800b1ca:	f001 fd7c 	bl	800ccc6 <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 800b1d4:	2101      	movs	r1, #1
 800b1d6:	6878      	ldr	r0, [r7, #4]
 800b1d8:	f001 fd75 	bl	800ccc6 <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	2200      	movs	r2, #0
 800b1e0:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d00e      	beq.n	800b20c <USBD_CUSTOM_HID_DeInit+0x52>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b1f4:	689b      	ldr	r3, [r3, #8]
 800b1f6:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b1fe:	4618      	mov	r0, r3
 800b200:	f001 fe5e 	bl	800cec0 <USBD_static_free>
    pdev->pClassData = NULL;
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2200      	movs	r2, #0
 800b208:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }
  return USBD_OK;
 800b20c:	2300      	movs	r3, #0
}
 800b20e:	4618      	mov	r0, r3
 800b210:	3708      	adds	r7, #8
 800b212:	46bd      	mov	sp, r7
 800b214:	bd80      	pop	{r7, pc}
	...

0800b218 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b088      	sub	sp, #32
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
 800b220:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b228:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800b22a:	2300      	movs	r3, #0
 800b22c:	83fb      	strh	r3, [r7, #30]
  uint8_t  *pbuf = NULL;
 800b22e:	2300      	movs	r3, #0
 800b230:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800b232:	2300      	movs	r3, #0
 800b234:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = USBD_OK;
 800b236:	2300      	movs	r3, #0
 800b238:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b23a:	683b      	ldr	r3, [r7, #0]
 800b23c:	781b      	ldrb	r3, [r3, #0]
 800b23e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b242:	2b00      	cmp	r3, #0
 800b244:	d051      	beq.n	800b2ea <USBD_CUSTOM_HID_Setup+0xd2>
 800b246:	2b20      	cmp	r3, #32
 800b248:	f040 80d8 	bne.w	800b3fc <USBD_CUSTOM_HID_Setup+0x1e4>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	785b      	ldrb	r3, [r3, #1]
 800b250:	3b02      	subs	r3, #2
 800b252:	2b09      	cmp	r3, #9
 800b254:	d841      	bhi.n	800b2da <USBD_CUSTOM_HID_Setup+0xc2>
 800b256:	a201      	add	r2, pc, #4	; (adr r2, 800b25c <USBD_CUSTOM_HID_Setup+0x44>)
 800b258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b25c:	0800b2b5 	.word	0x0800b2b5
 800b260:	0800b293 	.word	0x0800b293
 800b264:	0800b2db 	.word	0x0800b2db
 800b268:	0800b2db 	.word	0x0800b2db
 800b26c:	0800b2db 	.word	0x0800b2db
 800b270:	0800b2db 	.word	0x0800b2db
 800b274:	0800b2db 	.word	0x0800b2db
 800b278:	0800b2c5 	.word	0x0800b2c5
 800b27c:	0800b2a3 	.word	0x0800b2a3
 800b280:	0800b285 	.word	0x0800b285
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 800b284:	683b      	ldr	r3, [r7, #0]
 800b286:	885b      	ldrh	r3, [r3, #2]
 800b288:	b2db      	uxtb	r3, r3
 800b28a:	461a      	mov	r2, r3
 800b28c:	693b      	ldr	r3, [r7, #16]
 800b28e:	605a      	str	r2, [r3, #4]
          break;
 800b290:	e02a      	b.n	800b2e8 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 800b292:	693b      	ldr	r3, [r7, #16]
 800b294:	3304      	adds	r3, #4
 800b296:	2201      	movs	r2, #1
 800b298:	4619      	mov	r1, r3
 800b29a:	6878      	ldr	r0, [r7, #4]
 800b29c:	f001 f99f 	bl	800c5de <USBD_CtlSendData>
          break;
 800b2a0:	e022      	b.n	800b2e8 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800b2a2:	683b      	ldr	r3, [r7, #0]
 800b2a4:	885b      	ldrh	r3, [r3, #2]
 800b2a6:	0a1b      	lsrs	r3, r3, #8
 800b2a8:	b29b      	uxth	r3, r3
 800b2aa:	b2db      	uxtb	r3, r3
 800b2ac:	461a      	mov	r2, r3
 800b2ae:	693b      	ldr	r3, [r7, #16]
 800b2b0:	609a      	str	r2, [r3, #8]
          break;
 800b2b2:	e019      	b.n	800b2e8 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 800b2b4:	693b      	ldr	r3, [r7, #16]
 800b2b6:	3308      	adds	r3, #8
 800b2b8:	2201      	movs	r2, #1
 800b2ba:	4619      	mov	r1, r3
 800b2bc:	6878      	ldr	r0, [r7, #4]
 800b2be:	f001 f98e 	bl	800c5de <USBD_CtlSendData>
          break;
 800b2c2:	e011      	b.n	800b2e8 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 800b2c4:	693b      	ldr	r3, [r7, #16]
 800b2c6:	2201      	movs	r2, #1
 800b2c8:	611a      	str	r2, [r3, #16]
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 800b2ca:	6939      	ldr	r1, [r7, #16]
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	88db      	ldrh	r3, [r3, #6]
 800b2d0:	461a      	mov	r2, r3
 800b2d2:	6878      	ldr	r0, [r7, #4]
 800b2d4:	f001 f9b1 	bl	800c63a <USBD_CtlPrepareRx>
          break;
 800b2d8:	e006      	b.n	800b2e8 <USBD_CUSTOM_HID_Setup+0xd0>

        default:
          USBD_CtlError(pdev, req);
 800b2da:	6839      	ldr	r1, [r7, #0]
 800b2dc:	6878      	ldr	r0, [r7, #4]
 800b2de:	f001 f913 	bl	800c508 <USBD_CtlError>
          ret = USBD_FAIL;
 800b2e2:	2302      	movs	r3, #2
 800b2e4:	75fb      	strb	r3, [r7, #23]
          break;
 800b2e6:	bf00      	nop
      }
      break;
 800b2e8:	e08f      	b.n	800b40a <USBD_CUSTOM_HID_Setup+0x1f2>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b2ea:	683b      	ldr	r3, [r7, #0]
 800b2ec:	785b      	ldrb	r3, [r3, #1]
 800b2ee:	2b0b      	cmp	r3, #11
 800b2f0:	d87c      	bhi.n	800b3ec <USBD_CUSTOM_HID_Setup+0x1d4>
 800b2f2:	a201      	add	r2, pc, #4	; (adr r2, 800b2f8 <USBD_CUSTOM_HID_Setup+0xe0>)
 800b2f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2f8:	0800b329 	.word	0x0800b329
 800b2fc:	0800b3ed 	.word	0x0800b3ed
 800b300:	0800b3ed 	.word	0x0800b3ed
 800b304:	0800b3ed 	.word	0x0800b3ed
 800b308:	0800b3ed 	.word	0x0800b3ed
 800b30c:	0800b3ed 	.word	0x0800b3ed
 800b310:	0800b351 	.word	0x0800b351
 800b314:	0800b3ed 	.word	0x0800b3ed
 800b318:	0800b3ed 	.word	0x0800b3ed
 800b31c:	0800b3ed 	.word	0x0800b3ed
 800b320:	0800b39f 	.word	0x0800b39f
 800b324:	0800b3c7 	.word	0x0800b3c7
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b32e:	2b03      	cmp	r3, #3
 800b330:	d107      	bne.n	800b342 <USBD_CUSTOM_HID_Setup+0x12a>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800b332:	f107 030e 	add.w	r3, r7, #14
 800b336:	2202      	movs	r2, #2
 800b338:	4619      	mov	r1, r3
 800b33a:	6878      	ldr	r0, [r7, #4]
 800b33c:	f001 f94f 	bl	800c5de <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b340:	e05b      	b.n	800b3fa <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 800b342:	6839      	ldr	r1, [r7, #0]
 800b344:	6878      	ldr	r0, [r7, #4]
 800b346:	f001 f8df 	bl	800c508 <USBD_CtlError>
            ret = USBD_FAIL;
 800b34a:	2302      	movs	r3, #2
 800b34c:	75fb      	strb	r3, [r7, #23]
          break;
 800b34e:	e054      	b.n	800b3fa <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	885b      	ldrh	r3, [r3, #2]
 800b354:	0a1b      	lsrs	r3, r3, #8
 800b356:	b29b      	uxth	r3, r3
 800b358:	2b22      	cmp	r3, #34	; 0x22
 800b35a:	d10b      	bne.n	800b374 <USBD_CUSTOM_HID_Setup+0x15c>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 800b35c:	683b      	ldr	r3, [r7, #0]
 800b35e:	88db      	ldrh	r3, [r3, #6]
 800b360:	2b21      	cmp	r3, #33	; 0x21
 800b362:	bf28      	it	cs
 800b364:	2321      	movcs	r3, #33	; 0x21
 800b366:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	61bb      	str	r3, [r7, #24]
 800b372:	e00d      	b.n	800b390 <USBD_CUSTOM_HID_Setup+0x178>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	885b      	ldrh	r3, [r3, #2]
 800b378:	0a1b      	lsrs	r3, r3, #8
 800b37a:	b29b      	uxth	r3, r3
 800b37c:	2b21      	cmp	r3, #33	; 0x21
 800b37e:	d107      	bne.n	800b390 <USBD_CUSTOM_HID_Setup+0x178>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 800b380:	4b24      	ldr	r3, [pc, #144]	; (800b414 <USBD_CUSTOM_HID_Setup+0x1fc>)
 800b382:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	88db      	ldrh	r3, [r3, #6]
 800b388:	2b09      	cmp	r3, #9
 800b38a:	bf28      	it	cs
 800b38c:	2309      	movcs	r3, #9
 800b38e:	83fb      	strh	r3, [r7, #30]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 800b390:	8bfb      	ldrh	r3, [r7, #30]
 800b392:	461a      	mov	r2, r3
 800b394:	69b9      	ldr	r1, [r7, #24]
 800b396:	6878      	ldr	r0, [r7, #4]
 800b398:	f001 f921 	bl	800c5de <USBD_CtlSendData>
          break;
 800b39c:	e02d      	b.n	800b3fa <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b3a4:	2b03      	cmp	r3, #3
 800b3a6:	d107      	bne.n	800b3b8 <USBD_CUSTOM_HID_Setup+0x1a0>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 800b3a8:	693b      	ldr	r3, [r7, #16]
 800b3aa:	330c      	adds	r3, #12
 800b3ac:	2201      	movs	r2, #1
 800b3ae:	4619      	mov	r1, r3
 800b3b0:	6878      	ldr	r0, [r7, #4]
 800b3b2:	f001 f914 	bl	800c5de <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b3b6:	e020      	b.n	800b3fa <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 800b3b8:	6839      	ldr	r1, [r7, #0]
 800b3ba:	6878      	ldr	r0, [r7, #4]
 800b3bc:	f001 f8a4 	bl	800c508 <USBD_CtlError>
            ret = USBD_FAIL;
 800b3c0:	2302      	movs	r3, #2
 800b3c2:	75fb      	strb	r3, [r7, #23]
          break;
 800b3c4:	e019      	b.n	800b3fa <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b3cc:	2b03      	cmp	r3, #3
 800b3ce:	d106      	bne.n	800b3de <USBD_CUSTOM_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	885b      	ldrh	r3, [r3, #2]
 800b3d4:	b2db      	uxtb	r3, r3
 800b3d6:	461a      	mov	r2, r3
 800b3d8:	693b      	ldr	r3, [r7, #16]
 800b3da:	60da      	str	r2, [r3, #12]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b3dc:	e00d      	b.n	800b3fa <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 800b3de:	6839      	ldr	r1, [r7, #0]
 800b3e0:	6878      	ldr	r0, [r7, #4]
 800b3e2:	f001 f891 	bl	800c508 <USBD_CtlError>
            ret = USBD_FAIL;
 800b3e6:	2302      	movs	r3, #2
 800b3e8:	75fb      	strb	r3, [r7, #23]
          break;
 800b3ea:	e006      	b.n	800b3fa <USBD_CUSTOM_HID_Setup+0x1e2>

        default:
          USBD_CtlError(pdev, req);
 800b3ec:	6839      	ldr	r1, [r7, #0]
 800b3ee:	6878      	ldr	r0, [r7, #4]
 800b3f0:	f001 f88a 	bl	800c508 <USBD_CtlError>
          ret = USBD_FAIL;
 800b3f4:	2302      	movs	r3, #2
 800b3f6:	75fb      	strb	r3, [r7, #23]
          break;
 800b3f8:	bf00      	nop
      }
      break;
 800b3fa:	e006      	b.n	800b40a <USBD_CUSTOM_HID_Setup+0x1f2>

    default:
      USBD_CtlError(pdev, req);
 800b3fc:	6839      	ldr	r1, [r7, #0]
 800b3fe:	6878      	ldr	r0, [r7, #4]
 800b400:	f001 f882 	bl	800c508 <USBD_CtlError>
      ret = USBD_FAIL;
 800b404:	2302      	movs	r3, #2
 800b406:	75fb      	strb	r3, [r7, #23]
      break;
 800b408:	bf00      	nop
  }
  return ret;
 800b40a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b40c:	4618      	mov	r0, r3
 800b40e:	3720      	adds	r7, #32
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}
 800b414:	200000c8 	.word	0x200000c8

0800b418 <USBD_CUSTOM_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef  *pdev,
                                   uint8_t *report,
                                   uint16_t len)
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b086      	sub	sp, #24
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	60f8      	str	r0, [r7, #12]
 800b420:	60b9      	str	r1, [r7, #8]
 800b422:	4613      	mov	r3, r2
 800b424:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b42c:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b434:	2b03      	cmp	r3, #3
 800b436:	d10f      	bne.n	800b458 <USBD_CUSTOM_HID_SendReport+0x40>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 800b438:	697b      	ldr	r3, [r7, #20]
 800b43a:	7d1b      	ldrb	r3, [r3, #20]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d109      	bne.n	800b454 <USBD_CUSTOM_HID_SendReport+0x3c>
    {
      hhid->state = CUSTOM_HID_BUSY;
 800b440:	697b      	ldr	r3, [r7, #20]
 800b442:	2201      	movs	r2, #1
 800b444:	751a      	strb	r2, [r3, #20]
      USBD_LL_Transmit(pdev, CUSTOM_HID_EPIN_ADDR, report, len);
 800b446:	88fb      	ldrh	r3, [r7, #6]
 800b448:	68ba      	ldr	r2, [r7, #8]
 800b44a:	2181      	movs	r1, #129	; 0x81
 800b44c:	68f8      	ldr	r0, [r7, #12]
 800b44e:	f001 fce3 	bl	800ce18 <USBD_LL_Transmit>
 800b452:	e001      	b.n	800b458 <USBD_CUSTOM_HID_SendReport+0x40>
    }
    else
    {
      return USBD_BUSY;
 800b454:	2301      	movs	r3, #1
 800b456:	e000      	b.n	800b45a <USBD_CUSTOM_HID_SendReport+0x42>
    }
  }
  return USBD_OK;
 800b458:	2300      	movs	r3, #0
}
 800b45a:	4618      	mov	r0, r3
 800b45c:	3718      	adds	r7, #24
 800b45e:	46bd      	mov	sp, r7
 800b460:	bd80      	pop	{r7, pc}
	...

0800b464 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 800b464:	b480      	push	{r7}
 800b466:	b083      	sub	sp, #12
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2229      	movs	r2, #41	; 0x29
 800b470:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 800b472:	4b03      	ldr	r3, [pc, #12]	; (800b480 <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 800b474:	4618      	mov	r0, r3
 800b476:	370c      	adds	r7, #12
 800b478:	46bd      	mov	sp, r7
 800b47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47e:	4770      	bx	lr
 800b480:	20000044 	.word	0x20000044

0800b484 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 800b484:	b480      	push	{r7}
 800b486:	b083      	sub	sp, #12
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2229      	movs	r2, #41	; 0x29
 800b490:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 800b492:	4b03      	ldr	r3, [pc, #12]	; (800b4a0 <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 800b494:	4618      	mov	r0, r3
 800b496:	370c      	adds	r7, #12
 800b498:	46bd      	mov	sp, r7
 800b49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49e:	4770      	bx	lr
 800b4a0:	20000070 	.word	0x20000070

0800b4a4 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b4a4:	b480      	push	{r7}
 800b4a6:	b083      	sub	sp, #12
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	2229      	movs	r2, #41	; 0x29
 800b4b0:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 800b4b2:	4b03      	ldr	r3, [pc, #12]	; (800b4c0 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	370c      	adds	r7, #12
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4be:	4770      	bx	lr
 800b4c0:	2000009c 	.word	0x2000009c

0800b4c4 <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 800b4c4:	b480      	push	{r7}
 800b4c6:	b083      	sub	sp, #12
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
 800b4cc:	460b      	mov	r3, r1
 800b4ce:	70fb      	strb	r3, [r7, #3]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	751a      	strb	r2, [r3, #20]

  return USBD_OK;
 800b4da:	2300      	movs	r3, #0
}
 800b4dc:	4618      	mov	r0, r3
 800b4de:	370c      	adds	r7, #12
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e6:	4770      	bx	lr

0800b4e8 <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b084      	sub	sp, #16
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
 800b4f0:	460b      	mov	r3, r1
 800b4f2:	70fb      	strb	r3, [r7, #3]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b4fa:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b502:	68db      	ldr	r3, [r3, #12]
 800b504:	68fa      	ldr	r2, [r7, #12]
 800b506:	4610      	mov	r0, r2
 800b508:	4798      	blx	r3

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 800b50a:	68fa      	ldr	r2, [r7, #12]
 800b50c:	2304      	movs	r3, #4
 800b50e:	2101      	movs	r1, #1
 800b510:	6878      	ldr	r0, [r7, #4]
 800b512:	f001 fca4 	bl	800ce5e <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 800b516:	2300      	movs	r3, #0
}
 800b518:	4618      	mov	r0, r3
 800b51a:	3710      	adds	r7, #16
 800b51c:	46bd      	mov	sp, r7
 800b51e:	bd80      	pop	{r7, pc}

0800b520 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b084      	sub	sp, #16
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b52e:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	691b      	ldr	r3, [r3, #16]
 800b534:	2b01      	cmp	r3, #1
 800b536:	d109      	bne.n	800b54c <USBD_CUSTOM_HID_EP0_RxReady+0x2c>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf);
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b53e:	68db      	ldr	r3, [r3, #12]
 800b540:	68fa      	ldr	r2, [r7, #12]
 800b542:	4610      	mov	r0, r2
 800b544:	4798      	blx	r3
    hhid->IsReportAvailable = 0U;
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	2200      	movs	r2, #0
 800b54a:	611a      	str	r2, [r3, #16]
  }

  return USBD_OK;
 800b54c:	2300      	movs	r3, #0
}
 800b54e:	4618      	mov	r0, r3
 800b550:	3710      	adds	r7, #16
 800b552:	46bd      	mov	sp, r7
 800b554:	bd80      	pop	{r7, pc}
	...

0800b558 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800b558:	b480      	push	{r7}
 800b55a:	b083      	sub	sp, #12
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	220a      	movs	r2, #10
 800b564:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800b566:	4b03      	ldr	r3, [pc, #12]	; (800b574 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 800b568:	4618      	mov	r0, r3
 800b56a:	370c      	adds	r7, #12
 800b56c:	46bd      	mov	sp, r7
 800b56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b572:	4770      	bx	lr
 800b574:	200000d4 	.word	0x200000d4

0800b578 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 800b578:	b480      	push	{r7}
 800b57a:	b085      	sub	sp, #20
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
 800b580:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800b582:	2302      	movs	r3, #2
 800b584:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800b586:	683b      	ldr	r3, [r7, #0]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d005      	beq.n	800b598 <USBD_CUSTOM_HID_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	683a      	ldr	r2, [r7, #0]
 800b590:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800b594:	2300      	movs	r3, #0
 800b596:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800b598:	7bfb      	ldrb	r3, [r7, #15]
}
 800b59a:	4618      	mov	r0, r3
 800b59c:	3714      	adds	r7, #20
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a4:	4770      	bx	lr

0800b5a6 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b5a6:	b580      	push	{r7, lr}
 800b5a8:	b084      	sub	sp, #16
 800b5aa:	af00      	add	r7, sp, #0
 800b5ac:	60f8      	str	r0, [r7, #12]
 800b5ae:	60b9      	str	r1, [r7, #8]
 800b5b0:	4613      	mov	r3, r2
 800b5b2:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d101      	bne.n	800b5be <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800b5ba:	2302      	movs	r3, #2
 800b5bc:	e01a      	b.n	800b5f4 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d003      	beq.n	800b5d0 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b5d0:	68bb      	ldr	r3, [r7, #8]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d003      	beq.n	800b5de <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	68ba      	ldr	r2, [r7, #8]
 800b5da:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	2201      	movs	r2, #1
 800b5e2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	79fa      	ldrb	r2, [r7, #7]
 800b5ea:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800b5ec:	68f8      	ldr	r0, [r7, #12]
 800b5ee:	f001 fad9 	bl	800cba4 <USBD_LL_Init>

  return USBD_OK;
 800b5f2:	2300      	movs	r3, #0
}
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	3710      	adds	r7, #16
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	bd80      	pop	{r7, pc}

0800b5fc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b5fc:	b480      	push	{r7}
 800b5fe:	b085      	sub	sp, #20
 800b600:	af00      	add	r7, sp, #0
 800b602:	6078      	str	r0, [r7, #4]
 800b604:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800b606:	2300      	movs	r3, #0
 800b608:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d006      	beq.n	800b61e <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	683a      	ldr	r2, [r7, #0]
 800b614:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800b618:	2300      	movs	r3, #0
 800b61a:	73fb      	strb	r3, [r7, #15]
 800b61c:	e001      	b.n	800b622 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800b61e:	2302      	movs	r3, #2
 800b620:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b622:	7bfb      	ldrb	r3, [r7, #15]
}
 800b624:	4618      	mov	r0, r3
 800b626:	3714      	adds	r7, #20
 800b628:	46bd      	mov	sp, r7
 800b62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62e:	4770      	bx	lr

0800b630 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b082      	sub	sp, #8
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800b638:	6878      	ldr	r0, [r7, #4]
 800b63a:	f001 fb03 	bl	800cc44 <USBD_LL_Start>

  return USBD_OK;
 800b63e:	2300      	movs	r3, #0
}
 800b640:	4618      	mov	r0, r3
 800b642:	3708      	adds	r7, #8
 800b644:	46bd      	mov	sp, r7
 800b646:	bd80      	pop	{r7, pc}

0800b648 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b648:	b480      	push	{r7}
 800b64a:	b083      	sub	sp, #12
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b650:	2300      	movs	r3, #0
}
 800b652:	4618      	mov	r0, r3
 800b654:	370c      	adds	r7, #12
 800b656:	46bd      	mov	sp, r7
 800b658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65c:	4770      	bx	lr

0800b65e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b65e:	b580      	push	{r7, lr}
 800b660:	b084      	sub	sp, #16
 800b662:	af00      	add	r7, sp, #0
 800b664:	6078      	str	r0, [r7, #4]
 800b666:	460b      	mov	r3, r1
 800b668:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800b66a:	2302      	movs	r3, #2
 800b66c:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b674:	2b00      	cmp	r3, #0
 800b676:	d00c      	beq.n	800b692 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	78fa      	ldrb	r2, [r7, #3]
 800b682:	4611      	mov	r1, r2
 800b684:	6878      	ldr	r0, [r7, #4]
 800b686:	4798      	blx	r3
 800b688:	4603      	mov	r3, r0
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d101      	bne.n	800b692 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800b68e:	2300      	movs	r3, #0
 800b690:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800b692:	7bfb      	ldrb	r3, [r7, #15]
}
 800b694:	4618      	mov	r0, r3
 800b696:	3710      	adds	r7, #16
 800b698:	46bd      	mov	sp, r7
 800b69a:	bd80      	pop	{r7, pc}

0800b69c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b082      	sub	sp, #8
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
 800b6a4:	460b      	mov	r3, r1
 800b6a6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b6ae:	685b      	ldr	r3, [r3, #4]
 800b6b0:	78fa      	ldrb	r2, [r7, #3]
 800b6b2:	4611      	mov	r1, r2
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	4798      	blx	r3

  return USBD_OK;
 800b6b8:	2300      	movs	r3, #0
}
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	3708      	adds	r7, #8
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	bd80      	pop	{r7, pc}

0800b6c2 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b6c2:	b580      	push	{r7, lr}
 800b6c4:	b082      	sub	sp, #8
 800b6c6:	af00      	add	r7, sp, #0
 800b6c8:	6078      	str	r0, [r7, #4]
 800b6ca:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b6d2:	6839      	ldr	r1, [r7, #0]
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	f000 feda 	bl	800c48e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2201      	movs	r2, #1
 800b6de:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800b6e8:	461a      	mov	r2, r3
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b6f6:	f003 031f 	and.w	r3, r3, #31
 800b6fa:	2b02      	cmp	r3, #2
 800b6fc:	d016      	beq.n	800b72c <USBD_LL_SetupStage+0x6a>
 800b6fe:	2b02      	cmp	r3, #2
 800b700:	d81c      	bhi.n	800b73c <USBD_LL_SetupStage+0x7a>
 800b702:	2b00      	cmp	r3, #0
 800b704:	d002      	beq.n	800b70c <USBD_LL_SetupStage+0x4a>
 800b706:	2b01      	cmp	r3, #1
 800b708:	d008      	beq.n	800b71c <USBD_LL_SetupStage+0x5a>
 800b70a:	e017      	b.n	800b73c <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b712:	4619      	mov	r1, r3
 800b714:	6878      	ldr	r0, [r7, #4]
 800b716:	f000 f9cd 	bl	800bab4 <USBD_StdDevReq>
      break;
 800b71a:	e01a      	b.n	800b752 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b722:	4619      	mov	r1, r3
 800b724:	6878      	ldr	r0, [r7, #4]
 800b726:	f000 fa2f 	bl	800bb88 <USBD_StdItfReq>
      break;
 800b72a:	e012      	b.n	800b752 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b732:	4619      	mov	r1, r3
 800b734:	6878      	ldr	r0, [r7, #4]
 800b736:	f000 fa6f 	bl	800bc18 <USBD_StdEPReq>
      break;
 800b73a:	e00a      	b.n	800b752 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b742:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b746:	b2db      	uxtb	r3, r3
 800b748:	4619      	mov	r1, r3
 800b74a:	6878      	ldr	r0, [r7, #4]
 800b74c:	f001 fada 	bl	800cd04 <USBD_LL_StallEP>
      break;
 800b750:	bf00      	nop
  }

  return USBD_OK;
 800b752:	2300      	movs	r3, #0
}
 800b754:	4618      	mov	r0, r3
 800b756:	3708      	adds	r7, #8
 800b758:	46bd      	mov	sp, r7
 800b75a:	bd80      	pop	{r7, pc}

0800b75c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b086      	sub	sp, #24
 800b760:	af00      	add	r7, sp, #0
 800b762:	60f8      	str	r0, [r7, #12]
 800b764:	460b      	mov	r3, r1
 800b766:	607a      	str	r2, [r7, #4]
 800b768:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b76a:	7afb      	ldrb	r3, [r7, #11]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d14b      	bne.n	800b808 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b776:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b77e:	2b03      	cmp	r3, #3
 800b780:	d134      	bne.n	800b7ec <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800b782:	697b      	ldr	r3, [r7, #20]
 800b784:	68da      	ldr	r2, [r3, #12]
 800b786:	697b      	ldr	r3, [r7, #20]
 800b788:	691b      	ldr	r3, [r3, #16]
 800b78a:	429a      	cmp	r2, r3
 800b78c:	d919      	bls.n	800b7c2 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800b78e:	697b      	ldr	r3, [r7, #20]
 800b790:	68da      	ldr	r2, [r3, #12]
 800b792:	697b      	ldr	r3, [r7, #20]
 800b794:	691b      	ldr	r3, [r3, #16]
 800b796:	1ad2      	subs	r2, r2, r3
 800b798:	697b      	ldr	r3, [r7, #20]
 800b79a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b79c:	697b      	ldr	r3, [r7, #20]
 800b79e:	68da      	ldr	r2, [r3, #12]
 800b7a0:	697b      	ldr	r3, [r7, #20]
 800b7a2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b7a4:	429a      	cmp	r2, r3
 800b7a6:	d203      	bcs.n	800b7b0 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800b7ac:	b29b      	uxth	r3, r3
 800b7ae:	e002      	b.n	800b7b6 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b7b0:	697b      	ldr	r3, [r7, #20]
 800b7b2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b7b4:	b29b      	uxth	r3, r3
 800b7b6:	461a      	mov	r2, r3
 800b7b8:	6879      	ldr	r1, [r7, #4]
 800b7ba:	68f8      	ldr	r0, [r7, #12]
 800b7bc:	f000 ff5b 	bl	800c676 <USBD_CtlContinueRx>
 800b7c0:	e038      	b.n	800b834 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b7c8:	691b      	ldr	r3, [r3, #16]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d00a      	beq.n	800b7e4 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b7d4:	2b03      	cmp	r3, #3
 800b7d6:	d105      	bne.n	800b7e4 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b7de:	691b      	ldr	r3, [r3, #16]
 800b7e0:	68f8      	ldr	r0, [r7, #12]
 800b7e2:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800b7e4:	68f8      	ldr	r0, [r7, #12]
 800b7e6:	f000 ff58 	bl	800c69a <USBD_CtlSendStatus>
 800b7ea:	e023      	b.n	800b834 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b7f2:	2b05      	cmp	r3, #5
 800b7f4:	d11e      	bne.n	800b834 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800b7fe:	2100      	movs	r1, #0
 800b800:	68f8      	ldr	r0, [r7, #12]
 800b802:	f001 fa7f 	bl	800cd04 <USBD_LL_StallEP>
 800b806:	e015      	b.n	800b834 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b80e:	699b      	ldr	r3, [r3, #24]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d00d      	beq.n	800b830 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800b81a:	2b03      	cmp	r3, #3
 800b81c:	d108      	bne.n	800b830 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b824:	699b      	ldr	r3, [r3, #24]
 800b826:	7afa      	ldrb	r2, [r7, #11]
 800b828:	4611      	mov	r1, r2
 800b82a:	68f8      	ldr	r0, [r7, #12]
 800b82c:	4798      	blx	r3
 800b82e:	e001      	b.n	800b834 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b830:	2302      	movs	r3, #2
 800b832:	e000      	b.n	800b836 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800b834:	2300      	movs	r3, #0
}
 800b836:	4618      	mov	r0, r3
 800b838:	3718      	adds	r7, #24
 800b83a:	46bd      	mov	sp, r7
 800b83c:	bd80      	pop	{r7, pc}

0800b83e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b83e:	b580      	push	{r7, lr}
 800b840:	b086      	sub	sp, #24
 800b842:	af00      	add	r7, sp, #0
 800b844:	60f8      	str	r0, [r7, #12]
 800b846:	460b      	mov	r3, r1
 800b848:	607a      	str	r2, [r7, #4]
 800b84a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b84c:	7afb      	ldrb	r3, [r7, #11]
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d17f      	bne.n	800b952 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	3314      	adds	r3, #20
 800b856:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b85e:	2b02      	cmp	r3, #2
 800b860:	d15c      	bne.n	800b91c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800b862:	697b      	ldr	r3, [r7, #20]
 800b864:	68da      	ldr	r2, [r3, #12]
 800b866:	697b      	ldr	r3, [r7, #20]
 800b868:	691b      	ldr	r3, [r3, #16]
 800b86a:	429a      	cmp	r2, r3
 800b86c:	d915      	bls.n	800b89a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800b86e:	697b      	ldr	r3, [r7, #20]
 800b870:	68da      	ldr	r2, [r3, #12]
 800b872:	697b      	ldr	r3, [r7, #20]
 800b874:	691b      	ldr	r3, [r3, #16]
 800b876:	1ad2      	subs	r2, r2, r3
 800b878:	697b      	ldr	r3, [r7, #20]
 800b87a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800b87c:	697b      	ldr	r3, [r7, #20]
 800b87e:	68db      	ldr	r3, [r3, #12]
 800b880:	b29b      	uxth	r3, r3
 800b882:	461a      	mov	r2, r3
 800b884:	6879      	ldr	r1, [r7, #4]
 800b886:	68f8      	ldr	r0, [r7, #12]
 800b888:	f000 fec5 	bl	800c616 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b88c:	2300      	movs	r3, #0
 800b88e:	2200      	movs	r2, #0
 800b890:	2100      	movs	r1, #0
 800b892:	68f8      	ldr	r0, [r7, #12]
 800b894:	f001 fae3 	bl	800ce5e <USBD_LL_PrepareReceive>
 800b898:	e04e      	b.n	800b938 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b89a:	697b      	ldr	r3, [r7, #20]
 800b89c:	689b      	ldr	r3, [r3, #8]
 800b89e:	697a      	ldr	r2, [r7, #20]
 800b8a0:	6912      	ldr	r2, [r2, #16]
 800b8a2:	fbb3 f1f2 	udiv	r1, r3, r2
 800b8a6:	fb01 f202 	mul.w	r2, r1, r2
 800b8aa:	1a9b      	subs	r3, r3, r2
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d11c      	bne.n	800b8ea <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800b8b0:	697b      	ldr	r3, [r7, #20]
 800b8b2:	689a      	ldr	r2, [r3, #8]
 800b8b4:	697b      	ldr	r3, [r7, #20]
 800b8b6:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b8b8:	429a      	cmp	r2, r3
 800b8ba:	d316      	bcc.n	800b8ea <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800b8bc:	697b      	ldr	r3, [r7, #20]
 800b8be:	689a      	ldr	r2, [r3, #8]
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b8c6:	429a      	cmp	r2, r3
 800b8c8:	d20f      	bcs.n	800b8ea <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	2100      	movs	r1, #0
 800b8ce:	68f8      	ldr	r0, [r7, #12]
 800b8d0:	f000 fea1 	bl	800c616 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	2200      	movs	r2, #0
 800b8d8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b8dc:	2300      	movs	r3, #0
 800b8de:	2200      	movs	r2, #0
 800b8e0:	2100      	movs	r1, #0
 800b8e2:	68f8      	ldr	r0, [r7, #12]
 800b8e4:	f001 fabb 	bl	800ce5e <USBD_LL_PrepareReceive>
 800b8e8:	e026      	b.n	800b938 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b8f0:	68db      	ldr	r3, [r3, #12]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d00a      	beq.n	800b90c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b8fc:	2b03      	cmp	r3, #3
 800b8fe:	d105      	bne.n	800b90c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b906:	68db      	ldr	r3, [r3, #12]
 800b908:	68f8      	ldr	r0, [r7, #12]
 800b90a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800b90c:	2180      	movs	r1, #128	; 0x80
 800b90e:	68f8      	ldr	r0, [r7, #12]
 800b910:	f001 f9f8 	bl	800cd04 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800b914:	68f8      	ldr	r0, [r7, #12]
 800b916:	f000 fed3 	bl	800c6c0 <USBD_CtlReceiveStatus>
 800b91a:	e00d      	b.n	800b938 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b922:	2b04      	cmp	r3, #4
 800b924:	d004      	beq.n	800b930 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d103      	bne.n	800b938 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800b930:	2180      	movs	r1, #128	; 0x80
 800b932:	68f8      	ldr	r0, [r7, #12]
 800b934:	f001 f9e6 	bl	800cd04 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b93e:	2b01      	cmp	r3, #1
 800b940:	d11d      	bne.n	800b97e <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800b942:	68f8      	ldr	r0, [r7, #12]
 800b944:	f7ff fe80 	bl	800b648 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	2200      	movs	r2, #0
 800b94c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b950:	e015      	b.n	800b97e <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b958:	695b      	ldr	r3, [r3, #20]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d00d      	beq.n	800b97a <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800b964:	2b03      	cmp	r3, #3
 800b966:	d108      	bne.n	800b97a <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b96e:	695b      	ldr	r3, [r3, #20]
 800b970:	7afa      	ldrb	r2, [r7, #11]
 800b972:	4611      	mov	r1, r2
 800b974:	68f8      	ldr	r0, [r7, #12]
 800b976:	4798      	blx	r3
 800b978:	e001      	b.n	800b97e <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b97a:	2302      	movs	r3, #2
 800b97c:	e000      	b.n	800b980 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800b97e:	2300      	movs	r3, #0
}
 800b980:	4618      	mov	r0, r3
 800b982:	3718      	adds	r7, #24
 800b984:	46bd      	mov	sp, r7
 800b986:	bd80      	pop	{r7, pc}

0800b988 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b082      	sub	sp, #8
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b990:	2340      	movs	r3, #64	; 0x40
 800b992:	2200      	movs	r2, #0
 800b994:	2100      	movs	r1, #0
 800b996:	6878      	ldr	r0, [r7, #4]
 800b998:	f001 f96f 	bl	800cc7a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2201      	movs	r2, #1
 800b9a0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	2240      	movs	r2, #64	; 0x40
 800b9a8:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b9ac:	2340      	movs	r3, #64	; 0x40
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	2180      	movs	r1, #128	; 0x80
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f001 f961 	bl	800cc7a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	2201      	movs	r2, #1
 800b9bc:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	2240      	movs	r2, #64	; 0x40
 800b9c2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	2201      	movs	r2, #1
 800b9c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	2200      	movs	r2, #0
 800b9d8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	2200      	movs	r2, #0
 800b9de:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d009      	beq.n	800ba00 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b9f2:	685b      	ldr	r3, [r3, #4]
 800b9f4:	687a      	ldr	r2, [r7, #4]
 800b9f6:	6852      	ldr	r2, [r2, #4]
 800b9f8:	b2d2      	uxtb	r2, r2
 800b9fa:	4611      	mov	r1, r2
 800b9fc:	6878      	ldr	r0, [r7, #4]
 800b9fe:	4798      	blx	r3
  }

  return USBD_OK;
 800ba00:	2300      	movs	r3, #0
}
 800ba02:	4618      	mov	r0, r3
 800ba04:	3708      	adds	r7, #8
 800ba06:	46bd      	mov	sp, r7
 800ba08:	bd80      	pop	{r7, pc}

0800ba0a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ba0a:	b480      	push	{r7}
 800ba0c:	b083      	sub	sp, #12
 800ba0e:	af00      	add	r7, sp, #0
 800ba10:	6078      	str	r0, [r7, #4]
 800ba12:	460b      	mov	r3, r1
 800ba14:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	78fa      	ldrb	r2, [r7, #3]
 800ba1a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ba1c:	2300      	movs	r3, #0
}
 800ba1e:	4618      	mov	r0, r3
 800ba20:	370c      	adds	r7, #12
 800ba22:	46bd      	mov	sp, r7
 800ba24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba28:	4770      	bx	lr

0800ba2a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ba2a:	b480      	push	{r7}
 800ba2c:	b083      	sub	sp, #12
 800ba2e:	af00      	add	r7, sp, #0
 800ba30:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2204      	movs	r2, #4
 800ba42:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800ba46:	2300      	movs	r3, #0
}
 800ba48:	4618      	mov	r0, r3
 800ba4a:	370c      	adds	r7, #12
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba52:	4770      	bx	lr

0800ba54 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ba54:	b480      	push	{r7}
 800ba56:	b083      	sub	sp, #12
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba62:	2b04      	cmp	r3, #4
 800ba64:	d105      	bne.n	800ba72 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800ba72:	2300      	movs	r3, #0
}
 800ba74:	4618      	mov	r0, r3
 800ba76:	370c      	adds	r7, #12
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7e:	4770      	bx	lr

0800ba80 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b082      	sub	sp, #8
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba8e:	2b03      	cmp	r3, #3
 800ba90:	d10b      	bne.n	800baaa <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ba98:	69db      	ldr	r3, [r3, #28]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d005      	beq.n	800baaa <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800baa4:	69db      	ldr	r3, [r3, #28]
 800baa6:	6878      	ldr	r0, [r7, #4]
 800baa8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800baaa:	2300      	movs	r3, #0
}
 800baac:	4618      	mov	r0, r3
 800baae:	3708      	adds	r7, #8
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bd80      	pop	{r7, pc}

0800bab4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b084      	sub	sp, #16
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
 800babc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800babe:	2300      	movs	r3, #0
 800bac0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	781b      	ldrb	r3, [r3, #0]
 800bac6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800baca:	2b40      	cmp	r3, #64	; 0x40
 800bacc:	d005      	beq.n	800bada <USBD_StdDevReq+0x26>
 800bace:	2b40      	cmp	r3, #64	; 0x40
 800bad0:	d84f      	bhi.n	800bb72 <USBD_StdDevReq+0xbe>
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d009      	beq.n	800baea <USBD_StdDevReq+0x36>
 800bad6:	2b20      	cmp	r3, #32
 800bad8:	d14b      	bne.n	800bb72 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bae0:	689b      	ldr	r3, [r3, #8]
 800bae2:	6839      	ldr	r1, [r7, #0]
 800bae4:	6878      	ldr	r0, [r7, #4]
 800bae6:	4798      	blx	r3
      break;
 800bae8:	e048      	b.n	800bb7c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800baea:	683b      	ldr	r3, [r7, #0]
 800baec:	785b      	ldrb	r3, [r3, #1]
 800baee:	2b09      	cmp	r3, #9
 800baf0:	d839      	bhi.n	800bb66 <USBD_StdDevReq+0xb2>
 800baf2:	a201      	add	r2, pc, #4	; (adr r2, 800baf8 <USBD_StdDevReq+0x44>)
 800baf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baf8:	0800bb49 	.word	0x0800bb49
 800bafc:	0800bb5d 	.word	0x0800bb5d
 800bb00:	0800bb67 	.word	0x0800bb67
 800bb04:	0800bb53 	.word	0x0800bb53
 800bb08:	0800bb67 	.word	0x0800bb67
 800bb0c:	0800bb2b 	.word	0x0800bb2b
 800bb10:	0800bb21 	.word	0x0800bb21
 800bb14:	0800bb67 	.word	0x0800bb67
 800bb18:	0800bb3f 	.word	0x0800bb3f
 800bb1c:	0800bb35 	.word	0x0800bb35
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800bb20:	6839      	ldr	r1, [r7, #0]
 800bb22:	6878      	ldr	r0, [r7, #4]
 800bb24:	f000 f9dc 	bl	800bee0 <USBD_GetDescriptor>
          break;
 800bb28:	e022      	b.n	800bb70 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800bb2a:	6839      	ldr	r1, [r7, #0]
 800bb2c:	6878      	ldr	r0, [r7, #4]
 800bb2e:	f000 fb3f 	bl	800c1b0 <USBD_SetAddress>
          break;
 800bb32:	e01d      	b.n	800bb70 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800bb34:	6839      	ldr	r1, [r7, #0]
 800bb36:	6878      	ldr	r0, [r7, #4]
 800bb38:	f000 fb7e 	bl	800c238 <USBD_SetConfig>
          break;
 800bb3c:	e018      	b.n	800bb70 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800bb3e:	6839      	ldr	r1, [r7, #0]
 800bb40:	6878      	ldr	r0, [r7, #4]
 800bb42:	f000 fc07 	bl	800c354 <USBD_GetConfig>
          break;
 800bb46:	e013      	b.n	800bb70 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800bb48:	6839      	ldr	r1, [r7, #0]
 800bb4a:	6878      	ldr	r0, [r7, #4]
 800bb4c:	f000 fc37 	bl	800c3be <USBD_GetStatus>
          break;
 800bb50:	e00e      	b.n	800bb70 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800bb52:	6839      	ldr	r1, [r7, #0]
 800bb54:	6878      	ldr	r0, [r7, #4]
 800bb56:	f000 fc65 	bl	800c424 <USBD_SetFeature>
          break;
 800bb5a:	e009      	b.n	800bb70 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800bb5c:	6839      	ldr	r1, [r7, #0]
 800bb5e:	6878      	ldr	r0, [r7, #4]
 800bb60:	f000 fc74 	bl	800c44c <USBD_ClrFeature>
          break;
 800bb64:	e004      	b.n	800bb70 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800bb66:	6839      	ldr	r1, [r7, #0]
 800bb68:	6878      	ldr	r0, [r7, #4]
 800bb6a:	f000 fccd 	bl	800c508 <USBD_CtlError>
          break;
 800bb6e:	bf00      	nop
      }
      break;
 800bb70:	e004      	b.n	800bb7c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800bb72:	6839      	ldr	r1, [r7, #0]
 800bb74:	6878      	ldr	r0, [r7, #4]
 800bb76:	f000 fcc7 	bl	800c508 <USBD_CtlError>
      break;
 800bb7a:	bf00      	nop
  }

  return ret;
 800bb7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb7e:	4618      	mov	r0, r3
 800bb80:	3710      	adds	r7, #16
 800bb82:	46bd      	mov	sp, r7
 800bb84:	bd80      	pop	{r7, pc}
 800bb86:	bf00      	nop

0800bb88 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b084      	sub	sp, #16
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	6078      	str	r0, [r7, #4]
 800bb90:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bb92:	2300      	movs	r3, #0
 800bb94:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bb96:	683b      	ldr	r3, [r7, #0]
 800bb98:	781b      	ldrb	r3, [r3, #0]
 800bb9a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bb9e:	2b40      	cmp	r3, #64	; 0x40
 800bba0:	d005      	beq.n	800bbae <USBD_StdItfReq+0x26>
 800bba2:	2b40      	cmp	r3, #64	; 0x40
 800bba4:	d82e      	bhi.n	800bc04 <USBD_StdItfReq+0x7c>
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d001      	beq.n	800bbae <USBD_StdItfReq+0x26>
 800bbaa:	2b20      	cmp	r3, #32
 800bbac:	d12a      	bne.n	800bc04 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bbb4:	3b01      	subs	r3, #1
 800bbb6:	2b02      	cmp	r3, #2
 800bbb8:	d81d      	bhi.n	800bbf6 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800bbba:	683b      	ldr	r3, [r7, #0]
 800bbbc:	889b      	ldrh	r3, [r3, #4]
 800bbbe:	b2db      	uxtb	r3, r3
 800bbc0:	2b01      	cmp	r3, #1
 800bbc2:	d813      	bhi.n	800bbec <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bbca:	689b      	ldr	r3, [r3, #8]
 800bbcc:	6839      	ldr	r1, [r7, #0]
 800bbce:	6878      	ldr	r0, [r7, #4]
 800bbd0:	4798      	blx	r3
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800bbd6:	683b      	ldr	r3, [r7, #0]
 800bbd8:	88db      	ldrh	r3, [r3, #6]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d110      	bne.n	800bc00 <USBD_StdItfReq+0x78>
 800bbde:	7bfb      	ldrb	r3, [r7, #15]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d10d      	bne.n	800bc00 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800bbe4:	6878      	ldr	r0, [r7, #4]
 800bbe6:	f000 fd58 	bl	800c69a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800bbea:	e009      	b.n	800bc00 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800bbec:	6839      	ldr	r1, [r7, #0]
 800bbee:	6878      	ldr	r0, [r7, #4]
 800bbf0:	f000 fc8a 	bl	800c508 <USBD_CtlError>
          break;
 800bbf4:	e004      	b.n	800bc00 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800bbf6:	6839      	ldr	r1, [r7, #0]
 800bbf8:	6878      	ldr	r0, [r7, #4]
 800bbfa:	f000 fc85 	bl	800c508 <USBD_CtlError>
          break;
 800bbfe:	e000      	b.n	800bc02 <USBD_StdItfReq+0x7a>
          break;
 800bc00:	bf00      	nop
      }
      break;
 800bc02:	e004      	b.n	800bc0e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800bc04:	6839      	ldr	r1, [r7, #0]
 800bc06:	6878      	ldr	r0, [r7, #4]
 800bc08:	f000 fc7e 	bl	800c508 <USBD_CtlError>
      break;
 800bc0c:	bf00      	nop
  }

  return USBD_OK;
 800bc0e:	2300      	movs	r3, #0
}
 800bc10:	4618      	mov	r0, r3
 800bc12:	3710      	adds	r7, #16
 800bc14:	46bd      	mov	sp, r7
 800bc16:	bd80      	pop	{r7, pc}

0800bc18 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b084      	sub	sp, #16
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
 800bc20:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800bc22:	2300      	movs	r3, #0
 800bc24:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	889b      	ldrh	r3, [r3, #4]
 800bc2a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bc2c:	683b      	ldr	r3, [r7, #0]
 800bc2e:	781b      	ldrb	r3, [r3, #0]
 800bc30:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bc34:	2b40      	cmp	r3, #64	; 0x40
 800bc36:	d007      	beq.n	800bc48 <USBD_StdEPReq+0x30>
 800bc38:	2b40      	cmp	r3, #64	; 0x40
 800bc3a:	f200 8146 	bhi.w	800beca <USBD_StdEPReq+0x2b2>
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d00a      	beq.n	800bc58 <USBD_StdEPReq+0x40>
 800bc42:	2b20      	cmp	r3, #32
 800bc44:	f040 8141 	bne.w	800beca <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc4e:	689b      	ldr	r3, [r3, #8]
 800bc50:	6839      	ldr	r1, [r7, #0]
 800bc52:	6878      	ldr	r0, [r7, #4]
 800bc54:	4798      	blx	r3
      break;
 800bc56:	e13d      	b.n	800bed4 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	781b      	ldrb	r3, [r3, #0]
 800bc5c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bc60:	2b20      	cmp	r3, #32
 800bc62:	d10a      	bne.n	800bc7a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc6a:	689b      	ldr	r3, [r3, #8]
 800bc6c:	6839      	ldr	r1, [r7, #0]
 800bc6e:	6878      	ldr	r0, [r7, #4]
 800bc70:	4798      	blx	r3
 800bc72:	4603      	mov	r3, r0
 800bc74:	73fb      	strb	r3, [r7, #15]

        return ret;
 800bc76:	7bfb      	ldrb	r3, [r7, #15]
 800bc78:	e12d      	b.n	800bed6 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800bc7a:	683b      	ldr	r3, [r7, #0]
 800bc7c:	785b      	ldrb	r3, [r3, #1]
 800bc7e:	2b03      	cmp	r3, #3
 800bc80:	d007      	beq.n	800bc92 <USBD_StdEPReq+0x7a>
 800bc82:	2b03      	cmp	r3, #3
 800bc84:	f300 811b 	bgt.w	800bebe <USBD_StdEPReq+0x2a6>
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d072      	beq.n	800bd72 <USBD_StdEPReq+0x15a>
 800bc8c:	2b01      	cmp	r3, #1
 800bc8e:	d03a      	beq.n	800bd06 <USBD_StdEPReq+0xee>
 800bc90:	e115      	b.n	800bebe <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bc98:	2b02      	cmp	r3, #2
 800bc9a:	d002      	beq.n	800bca2 <USBD_StdEPReq+0x8a>
 800bc9c:	2b03      	cmp	r3, #3
 800bc9e:	d015      	beq.n	800bccc <USBD_StdEPReq+0xb4>
 800bca0:	e02b      	b.n	800bcfa <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bca2:	7bbb      	ldrb	r3, [r7, #14]
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d00c      	beq.n	800bcc2 <USBD_StdEPReq+0xaa>
 800bca8:	7bbb      	ldrb	r3, [r7, #14]
 800bcaa:	2b80      	cmp	r3, #128	; 0x80
 800bcac:	d009      	beq.n	800bcc2 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800bcae:	7bbb      	ldrb	r3, [r7, #14]
 800bcb0:	4619      	mov	r1, r3
 800bcb2:	6878      	ldr	r0, [r7, #4]
 800bcb4:	f001 f826 	bl	800cd04 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800bcb8:	2180      	movs	r1, #128	; 0x80
 800bcba:	6878      	ldr	r0, [r7, #4]
 800bcbc:	f001 f822 	bl	800cd04 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bcc0:	e020      	b.n	800bd04 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800bcc2:	6839      	ldr	r1, [r7, #0]
 800bcc4:	6878      	ldr	r0, [r7, #4]
 800bcc6:	f000 fc1f 	bl	800c508 <USBD_CtlError>
              break;
 800bcca:	e01b      	b.n	800bd04 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bccc:	683b      	ldr	r3, [r7, #0]
 800bcce:	885b      	ldrh	r3, [r3, #2]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d10e      	bne.n	800bcf2 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800bcd4:	7bbb      	ldrb	r3, [r7, #14]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d00b      	beq.n	800bcf2 <USBD_StdEPReq+0xda>
 800bcda:	7bbb      	ldrb	r3, [r7, #14]
 800bcdc:	2b80      	cmp	r3, #128	; 0x80
 800bcde:	d008      	beq.n	800bcf2 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	88db      	ldrh	r3, [r3, #6]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d104      	bne.n	800bcf2 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800bce8:	7bbb      	ldrb	r3, [r7, #14]
 800bcea:	4619      	mov	r1, r3
 800bcec:	6878      	ldr	r0, [r7, #4]
 800bcee:	f001 f809 	bl	800cd04 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800bcf2:	6878      	ldr	r0, [r7, #4]
 800bcf4:	f000 fcd1 	bl	800c69a <USBD_CtlSendStatus>

              break;
 800bcf8:	e004      	b.n	800bd04 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800bcfa:	6839      	ldr	r1, [r7, #0]
 800bcfc:	6878      	ldr	r0, [r7, #4]
 800bcfe:	f000 fc03 	bl	800c508 <USBD_CtlError>
              break;
 800bd02:	bf00      	nop
          }
          break;
 800bd04:	e0e0      	b.n	800bec8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd0c:	2b02      	cmp	r3, #2
 800bd0e:	d002      	beq.n	800bd16 <USBD_StdEPReq+0xfe>
 800bd10:	2b03      	cmp	r3, #3
 800bd12:	d015      	beq.n	800bd40 <USBD_StdEPReq+0x128>
 800bd14:	e026      	b.n	800bd64 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bd16:	7bbb      	ldrb	r3, [r7, #14]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d00c      	beq.n	800bd36 <USBD_StdEPReq+0x11e>
 800bd1c:	7bbb      	ldrb	r3, [r7, #14]
 800bd1e:	2b80      	cmp	r3, #128	; 0x80
 800bd20:	d009      	beq.n	800bd36 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800bd22:	7bbb      	ldrb	r3, [r7, #14]
 800bd24:	4619      	mov	r1, r3
 800bd26:	6878      	ldr	r0, [r7, #4]
 800bd28:	f000 ffec 	bl	800cd04 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800bd2c:	2180      	movs	r1, #128	; 0x80
 800bd2e:	6878      	ldr	r0, [r7, #4]
 800bd30:	f000 ffe8 	bl	800cd04 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bd34:	e01c      	b.n	800bd70 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800bd36:	6839      	ldr	r1, [r7, #0]
 800bd38:	6878      	ldr	r0, [r7, #4]
 800bd3a:	f000 fbe5 	bl	800c508 <USBD_CtlError>
              break;
 800bd3e:	e017      	b.n	800bd70 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	885b      	ldrh	r3, [r3, #2]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d112      	bne.n	800bd6e <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800bd48:	7bbb      	ldrb	r3, [r7, #14]
 800bd4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d004      	beq.n	800bd5c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800bd52:	7bbb      	ldrb	r3, [r7, #14]
 800bd54:	4619      	mov	r1, r3
 800bd56:	6878      	ldr	r0, [r7, #4]
 800bd58:	f000 fff3 	bl	800cd42 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800bd5c:	6878      	ldr	r0, [r7, #4]
 800bd5e:	f000 fc9c 	bl	800c69a <USBD_CtlSendStatus>
              }
              break;
 800bd62:	e004      	b.n	800bd6e <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800bd64:	6839      	ldr	r1, [r7, #0]
 800bd66:	6878      	ldr	r0, [r7, #4]
 800bd68:	f000 fbce 	bl	800c508 <USBD_CtlError>
              break;
 800bd6c:	e000      	b.n	800bd70 <USBD_StdEPReq+0x158>
              break;
 800bd6e:	bf00      	nop
          }
          break;
 800bd70:	e0aa      	b.n	800bec8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd78:	2b02      	cmp	r3, #2
 800bd7a:	d002      	beq.n	800bd82 <USBD_StdEPReq+0x16a>
 800bd7c:	2b03      	cmp	r3, #3
 800bd7e:	d032      	beq.n	800bde6 <USBD_StdEPReq+0x1ce>
 800bd80:	e097      	b.n	800beb2 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bd82:	7bbb      	ldrb	r3, [r7, #14]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d007      	beq.n	800bd98 <USBD_StdEPReq+0x180>
 800bd88:	7bbb      	ldrb	r3, [r7, #14]
 800bd8a:	2b80      	cmp	r3, #128	; 0x80
 800bd8c:	d004      	beq.n	800bd98 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800bd8e:	6839      	ldr	r1, [r7, #0]
 800bd90:	6878      	ldr	r0, [r7, #4]
 800bd92:	f000 fbb9 	bl	800c508 <USBD_CtlError>
                break;
 800bd96:	e091      	b.n	800bebc <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bd98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	da0b      	bge.n	800bdb8 <USBD_StdEPReq+0x1a0>
 800bda0:	7bbb      	ldrb	r3, [r7, #14]
 800bda2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bda6:	4613      	mov	r3, r2
 800bda8:	009b      	lsls	r3, r3, #2
 800bdaa:	4413      	add	r3, r2
 800bdac:	009b      	lsls	r3, r3, #2
 800bdae:	3310      	adds	r3, #16
 800bdb0:	687a      	ldr	r2, [r7, #4]
 800bdb2:	4413      	add	r3, r2
 800bdb4:	3304      	adds	r3, #4
 800bdb6:	e00b      	b.n	800bdd0 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bdb8:	7bbb      	ldrb	r3, [r7, #14]
 800bdba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bdbe:	4613      	mov	r3, r2
 800bdc0:	009b      	lsls	r3, r3, #2
 800bdc2:	4413      	add	r3, r2
 800bdc4:	009b      	lsls	r3, r3, #2
 800bdc6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bdca:	687a      	ldr	r2, [r7, #4]
 800bdcc:	4413      	add	r3, r2
 800bdce:	3304      	adds	r3, #4
 800bdd0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800bdd2:	68bb      	ldr	r3, [r7, #8]
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800bdd8:	68bb      	ldr	r3, [r7, #8]
 800bdda:	2202      	movs	r2, #2
 800bddc:	4619      	mov	r1, r3
 800bdde:	6878      	ldr	r0, [r7, #4]
 800bde0:	f000 fbfd 	bl	800c5de <USBD_CtlSendData>
              break;
 800bde4:	e06a      	b.n	800bebc <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800bde6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	da11      	bge.n	800be12 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bdee:	7bbb      	ldrb	r3, [r7, #14]
 800bdf0:	f003 020f 	and.w	r2, r3, #15
 800bdf4:	6879      	ldr	r1, [r7, #4]
 800bdf6:	4613      	mov	r3, r2
 800bdf8:	009b      	lsls	r3, r3, #2
 800bdfa:	4413      	add	r3, r2
 800bdfc:	009b      	lsls	r3, r3, #2
 800bdfe:	440b      	add	r3, r1
 800be00:	3318      	adds	r3, #24
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d117      	bne.n	800be38 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800be08:	6839      	ldr	r1, [r7, #0]
 800be0a:	6878      	ldr	r0, [r7, #4]
 800be0c:	f000 fb7c 	bl	800c508 <USBD_CtlError>
                  break;
 800be10:	e054      	b.n	800bebc <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800be12:	7bbb      	ldrb	r3, [r7, #14]
 800be14:	f003 020f 	and.w	r2, r3, #15
 800be18:	6879      	ldr	r1, [r7, #4]
 800be1a:	4613      	mov	r3, r2
 800be1c:	009b      	lsls	r3, r3, #2
 800be1e:	4413      	add	r3, r2
 800be20:	009b      	lsls	r3, r3, #2
 800be22:	440b      	add	r3, r1
 800be24:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d104      	bne.n	800be38 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800be2e:	6839      	ldr	r1, [r7, #0]
 800be30:	6878      	ldr	r0, [r7, #4]
 800be32:	f000 fb69 	bl	800c508 <USBD_CtlError>
                  break;
 800be36:	e041      	b.n	800bebc <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800be38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	da0b      	bge.n	800be58 <USBD_StdEPReq+0x240>
 800be40:	7bbb      	ldrb	r3, [r7, #14]
 800be42:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800be46:	4613      	mov	r3, r2
 800be48:	009b      	lsls	r3, r3, #2
 800be4a:	4413      	add	r3, r2
 800be4c:	009b      	lsls	r3, r3, #2
 800be4e:	3310      	adds	r3, #16
 800be50:	687a      	ldr	r2, [r7, #4]
 800be52:	4413      	add	r3, r2
 800be54:	3304      	adds	r3, #4
 800be56:	e00b      	b.n	800be70 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800be58:	7bbb      	ldrb	r3, [r7, #14]
 800be5a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800be5e:	4613      	mov	r3, r2
 800be60:	009b      	lsls	r3, r3, #2
 800be62:	4413      	add	r3, r2
 800be64:	009b      	lsls	r3, r3, #2
 800be66:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800be6a:	687a      	ldr	r2, [r7, #4]
 800be6c:	4413      	add	r3, r2
 800be6e:	3304      	adds	r3, #4
 800be70:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800be72:	7bbb      	ldrb	r3, [r7, #14]
 800be74:	2b00      	cmp	r3, #0
 800be76:	d002      	beq.n	800be7e <USBD_StdEPReq+0x266>
 800be78:	7bbb      	ldrb	r3, [r7, #14]
 800be7a:	2b80      	cmp	r3, #128	; 0x80
 800be7c:	d103      	bne.n	800be86 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800be7e:	68bb      	ldr	r3, [r7, #8]
 800be80:	2200      	movs	r2, #0
 800be82:	601a      	str	r2, [r3, #0]
 800be84:	e00e      	b.n	800bea4 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800be86:	7bbb      	ldrb	r3, [r7, #14]
 800be88:	4619      	mov	r1, r3
 800be8a:	6878      	ldr	r0, [r7, #4]
 800be8c:	f000 ff78 	bl	800cd80 <USBD_LL_IsStallEP>
 800be90:	4603      	mov	r3, r0
 800be92:	2b00      	cmp	r3, #0
 800be94:	d003      	beq.n	800be9e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800be96:	68bb      	ldr	r3, [r7, #8]
 800be98:	2201      	movs	r2, #1
 800be9a:	601a      	str	r2, [r3, #0]
 800be9c:	e002      	b.n	800bea4 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800be9e:	68bb      	ldr	r3, [r7, #8]
 800bea0:	2200      	movs	r2, #0
 800bea2:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800bea4:	68bb      	ldr	r3, [r7, #8]
 800bea6:	2202      	movs	r2, #2
 800bea8:	4619      	mov	r1, r3
 800beaa:	6878      	ldr	r0, [r7, #4]
 800beac:	f000 fb97 	bl	800c5de <USBD_CtlSendData>
              break;
 800beb0:	e004      	b.n	800bebc <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800beb2:	6839      	ldr	r1, [r7, #0]
 800beb4:	6878      	ldr	r0, [r7, #4]
 800beb6:	f000 fb27 	bl	800c508 <USBD_CtlError>
              break;
 800beba:	bf00      	nop
          }
          break;
 800bebc:	e004      	b.n	800bec8 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800bebe:	6839      	ldr	r1, [r7, #0]
 800bec0:	6878      	ldr	r0, [r7, #4]
 800bec2:	f000 fb21 	bl	800c508 <USBD_CtlError>
          break;
 800bec6:	bf00      	nop
      }
      break;
 800bec8:	e004      	b.n	800bed4 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800beca:	6839      	ldr	r1, [r7, #0]
 800becc:	6878      	ldr	r0, [r7, #4]
 800bece:	f000 fb1b 	bl	800c508 <USBD_CtlError>
      break;
 800bed2:	bf00      	nop
  }

  return ret;
 800bed4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bed6:	4618      	mov	r0, r3
 800bed8:	3710      	adds	r7, #16
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd80      	pop	{r7, pc}
	...

0800bee0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b084      	sub	sp, #16
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
 800bee8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800beea:	2300      	movs	r3, #0
 800beec:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800beee:	2300      	movs	r3, #0
 800bef0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800bef2:	2300      	movs	r3, #0
 800bef4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800bef6:	683b      	ldr	r3, [r7, #0]
 800bef8:	885b      	ldrh	r3, [r3, #2]
 800befa:	0a1b      	lsrs	r3, r3, #8
 800befc:	b29b      	uxth	r3, r3
 800befe:	3b01      	subs	r3, #1
 800bf00:	2b06      	cmp	r3, #6
 800bf02:	f200 8128 	bhi.w	800c156 <USBD_GetDescriptor+0x276>
 800bf06:	a201      	add	r2, pc, #4	; (adr r2, 800bf0c <USBD_GetDescriptor+0x2c>)
 800bf08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf0c:	0800bf29 	.word	0x0800bf29
 800bf10:	0800bf41 	.word	0x0800bf41
 800bf14:	0800bf81 	.word	0x0800bf81
 800bf18:	0800c157 	.word	0x0800c157
 800bf1c:	0800c157 	.word	0x0800c157
 800bf20:	0800c0f7 	.word	0x0800c0f7
 800bf24:	0800c123 	.word	0x0800c123
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	687a      	ldr	r2, [r7, #4]
 800bf32:	7c12      	ldrb	r2, [r2, #16]
 800bf34:	f107 0108 	add.w	r1, r7, #8
 800bf38:	4610      	mov	r0, r2
 800bf3a:	4798      	blx	r3
 800bf3c:	60f8      	str	r0, [r7, #12]
      break;
 800bf3e:	e112      	b.n	800c166 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	7c1b      	ldrb	r3, [r3, #16]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d10d      	bne.n	800bf64 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bf4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf50:	f107 0208 	add.w	r2, r7, #8
 800bf54:	4610      	mov	r0, r2
 800bf56:	4798      	blx	r3
 800bf58:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	3301      	adds	r3, #1
 800bf5e:	2202      	movs	r2, #2
 800bf60:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800bf62:	e100      	b.n	800c166 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bf6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf6c:	f107 0208 	add.w	r2, r7, #8
 800bf70:	4610      	mov	r0, r2
 800bf72:	4798      	blx	r3
 800bf74:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	3301      	adds	r3, #1
 800bf7a:	2202      	movs	r2, #2
 800bf7c:	701a      	strb	r2, [r3, #0]
      break;
 800bf7e:	e0f2      	b.n	800c166 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800bf80:	683b      	ldr	r3, [r7, #0]
 800bf82:	885b      	ldrh	r3, [r3, #2]
 800bf84:	b2db      	uxtb	r3, r3
 800bf86:	2b05      	cmp	r3, #5
 800bf88:	f200 80ac 	bhi.w	800c0e4 <USBD_GetDescriptor+0x204>
 800bf8c:	a201      	add	r2, pc, #4	; (adr r2, 800bf94 <USBD_GetDescriptor+0xb4>)
 800bf8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf92:	bf00      	nop
 800bf94:	0800bfad 	.word	0x0800bfad
 800bf98:	0800bfe1 	.word	0x0800bfe1
 800bf9c:	0800c015 	.word	0x0800c015
 800bfa0:	0800c049 	.word	0x0800c049
 800bfa4:	0800c07d 	.word	0x0800c07d
 800bfa8:	0800c0b1 	.word	0x0800c0b1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bfb2:	685b      	ldr	r3, [r3, #4]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d00b      	beq.n	800bfd0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bfbe:	685b      	ldr	r3, [r3, #4]
 800bfc0:	687a      	ldr	r2, [r7, #4]
 800bfc2:	7c12      	ldrb	r2, [r2, #16]
 800bfc4:	f107 0108 	add.w	r1, r7, #8
 800bfc8:	4610      	mov	r0, r2
 800bfca:	4798      	blx	r3
 800bfcc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bfce:	e091      	b.n	800c0f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bfd0:	6839      	ldr	r1, [r7, #0]
 800bfd2:	6878      	ldr	r0, [r7, #4]
 800bfd4:	f000 fa98 	bl	800c508 <USBD_CtlError>
            err++;
 800bfd8:	7afb      	ldrb	r3, [r7, #11]
 800bfda:	3301      	adds	r3, #1
 800bfdc:	72fb      	strb	r3, [r7, #11]
          break;
 800bfde:	e089      	b.n	800c0f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bfe6:	689b      	ldr	r3, [r3, #8]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d00b      	beq.n	800c004 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bff2:	689b      	ldr	r3, [r3, #8]
 800bff4:	687a      	ldr	r2, [r7, #4]
 800bff6:	7c12      	ldrb	r2, [r2, #16]
 800bff8:	f107 0108 	add.w	r1, r7, #8
 800bffc:	4610      	mov	r0, r2
 800bffe:	4798      	blx	r3
 800c000:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c002:	e077      	b.n	800c0f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c004:	6839      	ldr	r1, [r7, #0]
 800c006:	6878      	ldr	r0, [r7, #4]
 800c008:	f000 fa7e 	bl	800c508 <USBD_CtlError>
            err++;
 800c00c:	7afb      	ldrb	r3, [r7, #11]
 800c00e:	3301      	adds	r3, #1
 800c010:	72fb      	strb	r3, [r7, #11]
          break;
 800c012:	e06f      	b.n	800c0f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c01a:	68db      	ldr	r3, [r3, #12]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d00b      	beq.n	800c038 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c026:	68db      	ldr	r3, [r3, #12]
 800c028:	687a      	ldr	r2, [r7, #4]
 800c02a:	7c12      	ldrb	r2, [r2, #16]
 800c02c:	f107 0108 	add.w	r1, r7, #8
 800c030:	4610      	mov	r0, r2
 800c032:	4798      	blx	r3
 800c034:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c036:	e05d      	b.n	800c0f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c038:	6839      	ldr	r1, [r7, #0]
 800c03a:	6878      	ldr	r0, [r7, #4]
 800c03c:	f000 fa64 	bl	800c508 <USBD_CtlError>
            err++;
 800c040:	7afb      	ldrb	r3, [r7, #11]
 800c042:	3301      	adds	r3, #1
 800c044:	72fb      	strb	r3, [r7, #11]
          break;
 800c046:	e055      	b.n	800c0f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c04e:	691b      	ldr	r3, [r3, #16]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d00b      	beq.n	800c06c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c05a:	691b      	ldr	r3, [r3, #16]
 800c05c:	687a      	ldr	r2, [r7, #4]
 800c05e:	7c12      	ldrb	r2, [r2, #16]
 800c060:	f107 0108 	add.w	r1, r7, #8
 800c064:	4610      	mov	r0, r2
 800c066:	4798      	blx	r3
 800c068:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c06a:	e043      	b.n	800c0f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c06c:	6839      	ldr	r1, [r7, #0]
 800c06e:	6878      	ldr	r0, [r7, #4]
 800c070:	f000 fa4a 	bl	800c508 <USBD_CtlError>
            err++;
 800c074:	7afb      	ldrb	r3, [r7, #11]
 800c076:	3301      	adds	r3, #1
 800c078:	72fb      	strb	r3, [r7, #11]
          break;
 800c07a:	e03b      	b.n	800c0f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c082:	695b      	ldr	r3, [r3, #20]
 800c084:	2b00      	cmp	r3, #0
 800c086:	d00b      	beq.n	800c0a0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c08e:	695b      	ldr	r3, [r3, #20]
 800c090:	687a      	ldr	r2, [r7, #4]
 800c092:	7c12      	ldrb	r2, [r2, #16]
 800c094:	f107 0108 	add.w	r1, r7, #8
 800c098:	4610      	mov	r0, r2
 800c09a:	4798      	blx	r3
 800c09c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c09e:	e029      	b.n	800c0f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c0a0:	6839      	ldr	r1, [r7, #0]
 800c0a2:	6878      	ldr	r0, [r7, #4]
 800c0a4:	f000 fa30 	bl	800c508 <USBD_CtlError>
            err++;
 800c0a8:	7afb      	ldrb	r3, [r7, #11]
 800c0aa:	3301      	adds	r3, #1
 800c0ac:	72fb      	strb	r3, [r7, #11]
          break;
 800c0ae:	e021      	b.n	800c0f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c0b6:	699b      	ldr	r3, [r3, #24]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d00b      	beq.n	800c0d4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c0c2:	699b      	ldr	r3, [r3, #24]
 800c0c4:	687a      	ldr	r2, [r7, #4]
 800c0c6:	7c12      	ldrb	r2, [r2, #16]
 800c0c8:	f107 0108 	add.w	r1, r7, #8
 800c0cc:	4610      	mov	r0, r2
 800c0ce:	4798      	blx	r3
 800c0d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c0d2:	e00f      	b.n	800c0f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c0d4:	6839      	ldr	r1, [r7, #0]
 800c0d6:	6878      	ldr	r0, [r7, #4]
 800c0d8:	f000 fa16 	bl	800c508 <USBD_CtlError>
            err++;
 800c0dc:	7afb      	ldrb	r3, [r7, #11]
 800c0de:	3301      	adds	r3, #1
 800c0e0:	72fb      	strb	r3, [r7, #11]
          break;
 800c0e2:	e007      	b.n	800c0f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800c0e4:	6839      	ldr	r1, [r7, #0]
 800c0e6:	6878      	ldr	r0, [r7, #4]
 800c0e8:	f000 fa0e 	bl	800c508 <USBD_CtlError>
          err++;
 800c0ec:	7afb      	ldrb	r3, [r7, #11]
 800c0ee:	3301      	adds	r3, #1
 800c0f0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800c0f2:	e038      	b.n	800c166 <USBD_GetDescriptor+0x286>
 800c0f4:	e037      	b.n	800c166 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	7c1b      	ldrb	r3, [r3, #16]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d109      	bne.n	800c112 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c104:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c106:	f107 0208 	add.w	r2, r7, #8
 800c10a:	4610      	mov	r0, r2
 800c10c:	4798      	blx	r3
 800c10e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c110:	e029      	b.n	800c166 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c112:	6839      	ldr	r1, [r7, #0]
 800c114:	6878      	ldr	r0, [r7, #4]
 800c116:	f000 f9f7 	bl	800c508 <USBD_CtlError>
        err++;
 800c11a:	7afb      	ldrb	r3, [r7, #11]
 800c11c:	3301      	adds	r3, #1
 800c11e:	72fb      	strb	r3, [r7, #11]
      break;
 800c120:	e021      	b.n	800c166 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	7c1b      	ldrb	r3, [r3, #16]
 800c126:	2b00      	cmp	r3, #0
 800c128:	d10d      	bne.n	800c146 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c132:	f107 0208 	add.w	r2, r7, #8
 800c136:	4610      	mov	r0, r2
 800c138:	4798      	blx	r3
 800c13a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	3301      	adds	r3, #1
 800c140:	2207      	movs	r2, #7
 800c142:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c144:	e00f      	b.n	800c166 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c146:	6839      	ldr	r1, [r7, #0]
 800c148:	6878      	ldr	r0, [r7, #4]
 800c14a:	f000 f9dd 	bl	800c508 <USBD_CtlError>
        err++;
 800c14e:	7afb      	ldrb	r3, [r7, #11]
 800c150:	3301      	adds	r3, #1
 800c152:	72fb      	strb	r3, [r7, #11]
      break;
 800c154:	e007      	b.n	800c166 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c156:	6839      	ldr	r1, [r7, #0]
 800c158:	6878      	ldr	r0, [r7, #4]
 800c15a:	f000 f9d5 	bl	800c508 <USBD_CtlError>
      err++;
 800c15e:	7afb      	ldrb	r3, [r7, #11]
 800c160:	3301      	adds	r3, #1
 800c162:	72fb      	strb	r3, [r7, #11]
      break;
 800c164:	bf00      	nop
  }

  if (err != 0U)
 800c166:	7afb      	ldrb	r3, [r7, #11]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d11c      	bne.n	800c1a6 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800c16c:	893b      	ldrh	r3, [r7, #8]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d011      	beq.n	800c196 <USBD_GetDescriptor+0x2b6>
 800c172:	683b      	ldr	r3, [r7, #0]
 800c174:	88db      	ldrh	r3, [r3, #6]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d00d      	beq.n	800c196 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800c17a:	683b      	ldr	r3, [r7, #0]
 800c17c:	88da      	ldrh	r2, [r3, #6]
 800c17e:	893b      	ldrh	r3, [r7, #8]
 800c180:	4293      	cmp	r3, r2
 800c182:	bf28      	it	cs
 800c184:	4613      	movcs	r3, r2
 800c186:	b29b      	uxth	r3, r3
 800c188:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c18a:	893b      	ldrh	r3, [r7, #8]
 800c18c:	461a      	mov	r2, r3
 800c18e:	68f9      	ldr	r1, [r7, #12]
 800c190:	6878      	ldr	r0, [r7, #4]
 800c192:	f000 fa24 	bl	800c5de <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800c196:	683b      	ldr	r3, [r7, #0]
 800c198:	88db      	ldrh	r3, [r3, #6]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d104      	bne.n	800c1a8 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800c19e:	6878      	ldr	r0, [r7, #4]
 800c1a0:	f000 fa7b 	bl	800c69a <USBD_CtlSendStatus>
 800c1a4:	e000      	b.n	800c1a8 <USBD_GetDescriptor+0x2c8>
    return;
 800c1a6:	bf00      	nop
    }
  }
}
 800c1a8:	3710      	adds	r7, #16
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bd80      	pop	{r7, pc}
 800c1ae:	bf00      	nop

0800c1b0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b084      	sub	sp, #16
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
 800c1b8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	889b      	ldrh	r3, [r3, #4]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d130      	bne.n	800c224 <USBD_SetAddress+0x74>
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	88db      	ldrh	r3, [r3, #6]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d12c      	bne.n	800c224 <USBD_SetAddress+0x74>
 800c1ca:	683b      	ldr	r3, [r7, #0]
 800c1cc:	885b      	ldrh	r3, [r3, #2]
 800c1ce:	2b7f      	cmp	r3, #127	; 0x7f
 800c1d0:	d828      	bhi.n	800c224 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	885b      	ldrh	r3, [r3, #2]
 800c1d6:	b2db      	uxtb	r3, r3
 800c1d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c1dc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c1e4:	2b03      	cmp	r3, #3
 800c1e6:	d104      	bne.n	800c1f2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800c1e8:	6839      	ldr	r1, [r7, #0]
 800c1ea:	6878      	ldr	r0, [r7, #4]
 800c1ec:	f000 f98c 	bl	800c508 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c1f0:	e01d      	b.n	800c22e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	7bfa      	ldrb	r2, [r7, #15]
 800c1f6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c1fa:	7bfb      	ldrb	r3, [r7, #15]
 800c1fc:	4619      	mov	r1, r3
 800c1fe:	6878      	ldr	r0, [r7, #4]
 800c200:	f000 fdeb 	bl	800cdda <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800c204:	6878      	ldr	r0, [r7, #4]
 800c206:	f000 fa48 	bl	800c69a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c20a:	7bfb      	ldrb	r3, [r7, #15]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d004      	beq.n	800c21a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	2202      	movs	r2, #2
 800c214:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c218:	e009      	b.n	800c22e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	2201      	movs	r2, #1
 800c21e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c222:	e004      	b.n	800c22e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c224:	6839      	ldr	r1, [r7, #0]
 800c226:	6878      	ldr	r0, [r7, #4]
 800c228:	f000 f96e 	bl	800c508 <USBD_CtlError>
  }
}
 800c22c:	bf00      	nop
 800c22e:	bf00      	nop
 800c230:	3710      	adds	r7, #16
 800c232:	46bd      	mov	sp, r7
 800c234:	bd80      	pop	{r7, pc}
	...

0800c238 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c238:	b580      	push	{r7, lr}
 800c23a:	b082      	sub	sp, #8
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	6078      	str	r0, [r7, #4]
 800c240:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c242:	683b      	ldr	r3, [r7, #0]
 800c244:	885b      	ldrh	r3, [r3, #2]
 800c246:	b2da      	uxtb	r2, r3
 800c248:	4b41      	ldr	r3, [pc, #260]	; (800c350 <USBD_SetConfig+0x118>)
 800c24a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c24c:	4b40      	ldr	r3, [pc, #256]	; (800c350 <USBD_SetConfig+0x118>)
 800c24e:	781b      	ldrb	r3, [r3, #0]
 800c250:	2b01      	cmp	r3, #1
 800c252:	d904      	bls.n	800c25e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800c254:	6839      	ldr	r1, [r7, #0]
 800c256:	6878      	ldr	r0, [r7, #4]
 800c258:	f000 f956 	bl	800c508 <USBD_CtlError>
 800c25c:	e075      	b.n	800c34a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c264:	2b02      	cmp	r3, #2
 800c266:	d002      	beq.n	800c26e <USBD_SetConfig+0x36>
 800c268:	2b03      	cmp	r3, #3
 800c26a:	d023      	beq.n	800c2b4 <USBD_SetConfig+0x7c>
 800c26c:	e062      	b.n	800c334 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800c26e:	4b38      	ldr	r3, [pc, #224]	; (800c350 <USBD_SetConfig+0x118>)
 800c270:	781b      	ldrb	r3, [r3, #0]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d01a      	beq.n	800c2ac <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800c276:	4b36      	ldr	r3, [pc, #216]	; (800c350 <USBD_SetConfig+0x118>)
 800c278:	781b      	ldrb	r3, [r3, #0]
 800c27a:	461a      	mov	r2, r3
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2203      	movs	r2, #3
 800c284:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c288:	4b31      	ldr	r3, [pc, #196]	; (800c350 <USBD_SetConfig+0x118>)
 800c28a:	781b      	ldrb	r3, [r3, #0]
 800c28c:	4619      	mov	r1, r3
 800c28e:	6878      	ldr	r0, [r7, #4]
 800c290:	f7ff f9e5 	bl	800b65e <USBD_SetClassConfig>
 800c294:	4603      	mov	r3, r0
 800c296:	2b02      	cmp	r3, #2
 800c298:	d104      	bne.n	800c2a4 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800c29a:	6839      	ldr	r1, [r7, #0]
 800c29c:	6878      	ldr	r0, [r7, #4]
 800c29e:	f000 f933 	bl	800c508 <USBD_CtlError>
            return;
 800c2a2:	e052      	b.n	800c34a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800c2a4:	6878      	ldr	r0, [r7, #4]
 800c2a6:	f000 f9f8 	bl	800c69a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c2aa:	e04e      	b.n	800c34a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c2ac:	6878      	ldr	r0, [r7, #4]
 800c2ae:	f000 f9f4 	bl	800c69a <USBD_CtlSendStatus>
        break;
 800c2b2:	e04a      	b.n	800c34a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800c2b4:	4b26      	ldr	r3, [pc, #152]	; (800c350 <USBD_SetConfig+0x118>)
 800c2b6:	781b      	ldrb	r3, [r3, #0]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d112      	bne.n	800c2e2 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	2202      	movs	r2, #2
 800c2c0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800c2c4:	4b22      	ldr	r3, [pc, #136]	; (800c350 <USBD_SetConfig+0x118>)
 800c2c6:	781b      	ldrb	r3, [r3, #0]
 800c2c8:	461a      	mov	r2, r3
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800c2ce:	4b20      	ldr	r3, [pc, #128]	; (800c350 <USBD_SetConfig+0x118>)
 800c2d0:	781b      	ldrb	r3, [r3, #0]
 800c2d2:	4619      	mov	r1, r3
 800c2d4:	6878      	ldr	r0, [r7, #4]
 800c2d6:	f7ff f9e1 	bl	800b69c <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800c2da:	6878      	ldr	r0, [r7, #4]
 800c2dc:	f000 f9dd 	bl	800c69a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c2e0:	e033      	b.n	800c34a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800c2e2:	4b1b      	ldr	r3, [pc, #108]	; (800c350 <USBD_SetConfig+0x118>)
 800c2e4:	781b      	ldrb	r3, [r3, #0]
 800c2e6:	461a      	mov	r2, r3
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	685b      	ldr	r3, [r3, #4]
 800c2ec:	429a      	cmp	r2, r3
 800c2ee:	d01d      	beq.n	800c32c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	685b      	ldr	r3, [r3, #4]
 800c2f4:	b2db      	uxtb	r3, r3
 800c2f6:	4619      	mov	r1, r3
 800c2f8:	6878      	ldr	r0, [r7, #4]
 800c2fa:	f7ff f9cf 	bl	800b69c <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800c2fe:	4b14      	ldr	r3, [pc, #80]	; (800c350 <USBD_SetConfig+0x118>)
 800c300:	781b      	ldrb	r3, [r3, #0]
 800c302:	461a      	mov	r2, r3
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c308:	4b11      	ldr	r3, [pc, #68]	; (800c350 <USBD_SetConfig+0x118>)
 800c30a:	781b      	ldrb	r3, [r3, #0]
 800c30c:	4619      	mov	r1, r3
 800c30e:	6878      	ldr	r0, [r7, #4]
 800c310:	f7ff f9a5 	bl	800b65e <USBD_SetClassConfig>
 800c314:	4603      	mov	r3, r0
 800c316:	2b02      	cmp	r3, #2
 800c318:	d104      	bne.n	800c324 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800c31a:	6839      	ldr	r1, [r7, #0]
 800c31c:	6878      	ldr	r0, [r7, #4]
 800c31e:	f000 f8f3 	bl	800c508 <USBD_CtlError>
            return;
 800c322:	e012      	b.n	800c34a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c324:	6878      	ldr	r0, [r7, #4]
 800c326:	f000 f9b8 	bl	800c69a <USBD_CtlSendStatus>
        break;
 800c32a:	e00e      	b.n	800c34a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c32c:	6878      	ldr	r0, [r7, #4]
 800c32e:	f000 f9b4 	bl	800c69a <USBD_CtlSendStatus>
        break;
 800c332:	e00a      	b.n	800c34a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800c334:	6839      	ldr	r1, [r7, #0]
 800c336:	6878      	ldr	r0, [r7, #4]
 800c338:	f000 f8e6 	bl	800c508 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800c33c:	4b04      	ldr	r3, [pc, #16]	; (800c350 <USBD_SetConfig+0x118>)
 800c33e:	781b      	ldrb	r3, [r3, #0]
 800c340:	4619      	mov	r1, r3
 800c342:	6878      	ldr	r0, [r7, #4]
 800c344:	f7ff f9aa 	bl	800b69c <USBD_ClrClassConfig>
        break;
 800c348:	bf00      	nop
    }
  }
}
 800c34a:	3708      	adds	r7, #8
 800c34c:	46bd      	mov	sp, r7
 800c34e:	bd80      	pop	{r7, pc}
 800c350:	20000700 	.word	0x20000700

0800c354 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c354:	b580      	push	{r7, lr}
 800c356:	b082      	sub	sp, #8
 800c358:	af00      	add	r7, sp, #0
 800c35a:	6078      	str	r0, [r7, #4]
 800c35c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c35e:	683b      	ldr	r3, [r7, #0]
 800c360:	88db      	ldrh	r3, [r3, #6]
 800c362:	2b01      	cmp	r3, #1
 800c364:	d004      	beq.n	800c370 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c366:	6839      	ldr	r1, [r7, #0]
 800c368:	6878      	ldr	r0, [r7, #4]
 800c36a:	f000 f8cd 	bl	800c508 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c36e:	e022      	b.n	800c3b6 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c376:	2b02      	cmp	r3, #2
 800c378:	dc02      	bgt.n	800c380 <USBD_GetConfig+0x2c>
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	dc03      	bgt.n	800c386 <USBD_GetConfig+0x32>
 800c37e:	e015      	b.n	800c3ac <USBD_GetConfig+0x58>
 800c380:	2b03      	cmp	r3, #3
 800c382:	d00b      	beq.n	800c39c <USBD_GetConfig+0x48>
 800c384:	e012      	b.n	800c3ac <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	2200      	movs	r2, #0
 800c38a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	3308      	adds	r3, #8
 800c390:	2201      	movs	r2, #1
 800c392:	4619      	mov	r1, r3
 800c394:	6878      	ldr	r0, [r7, #4]
 800c396:	f000 f922 	bl	800c5de <USBD_CtlSendData>
        break;
 800c39a:	e00c      	b.n	800c3b6 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	3304      	adds	r3, #4
 800c3a0:	2201      	movs	r2, #1
 800c3a2:	4619      	mov	r1, r3
 800c3a4:	6878      	ldr	r0, [r7, #4]
 800c3a6:	f000 f91a 	bl	800c5de <USBD_CtlSendData>
        break;
 800c3aa:	e004      	b.n	800c3b6 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800c3ac:	6839      	ldr	r1, [r7, #0]
 800c3ae:	6878      	ldr	r0, [r7, #4]
 800c3b0:	f000 f8aa 	bl	800c508 <USBD_CtlError>
        break;
 800c3b4:	bf00      	nop
}
 800c3b6:	bf00      	nop
 800c3b8:	3708      	adds	r7, #8
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	bd80      	pop	{r7, pc}

0800c3be <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c3be:	b580      	push	{r7, lr}
 800c3c0:	b082      	sub	sp, #8
 800c3c2:	af00      	add	r7, sp, #0
 800c3c4:	6078      	str	r0, [r7, #4]
 800c3c6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c3ce:	3b01      	subs	r3, #1
 800c3d0:	2b02      	cmp	r3, #2
 800c3d2:	d81e      	bhi.n	800c412 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	88db      	ldrh	r3, [r3, #6]
 800c3d8:	2b02      	cmp	r3, #2
 800c3da:	d004      	beq.n	800c3e6 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800c3dc:	6839      	ldr	r1, [r7, #0]
 800c3de:	6878      	ldr	r0, [r7, #4]
 800c3e0:	f000 f892 	bl	800c508 <USBD_CtlError>
        break;
 800c3e4:	e01a      	b.n	800c41c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	2201      	movs	r2, #1
 800c3ea:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d005      	beq.n	800c402 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	68db      	ldr	r3, [r3, #12]
 800c3fa:	f043 0202 	orr.w	r2, r3, #2
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	330c      	adds	r3, #12
 800c406:	2202      	movs	r2, #2
 800c408:	4619      	mov	r1, r3
 800c40a:	6878      	ldr	r0, [r7, #4]
 800c40c:	f000 f8e7 	bl	800c5de <USBD_CtlSendData>
      break;
 800c410:	e004      	b.n	800c41c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800c412:	6839      	ldr	r1, [r7, #0]
 800c414:	6878      	ldr	r0, [r7, #4]
 800c416:	f000 f877 	bl	800c508 <USBD_CtlError>
      break;
 800c41a:	bf00      	nop
  }
}
 800c41c:	bf00      	nop
 800c41e:	3708      	adds	r7, #8
 800c420:	46bd      	mov	sp, r7
 800c422:	bd80      	pop	{r7, pc}

0800c424 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c424:	b580      	push	{r7, lr}
 800c426:	b082      	sub	sp, #8
 800c428:	af00      	add	r7, sp, #0
 800c42a:	6078      	str	r0, [r7, #4]
 800c42c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c42e:	683b      	ldr	r3, [r7, #0]
 800c430:	885b      	ldrh	r3, [r3, #2]
 800c432:	2b01      	cmp	r3, #1
 800c434:	d106      	bne.n	800c444 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	2201      	movs	r2, #1
 800c43a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f000 f92b 	bl	800c69a <USBD_CtlSendStatus>
  }
}
 800c444:	bf00      	nop
 800c446:	3708      	adds	r7, #8
 800c448:	46bd      	mov	sp, r7
 800c44a:	bd80      	pop	{r7, pc}

0800c44c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c44c:	b580      	push	{r7, lr}
 800c44e:	b082      	sub	sp, #8
 800c450:	af00      	add	r7, sp, #0
 800c452:	6078      	str	r0, [r7, #4]
 800c454:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c45c:	3b01      	subs	r3, #1
 800c45e:	2b02      	cmp	r3, #2
 800c460:	d80b      	bhi.n	800c47a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c462:	683b      	ldr	r3, [r7, #0]
 800c464:	885b      	ldrh	r3, [r3, #2]
 800c466:	2b01      	cmp	r3, #1
 800c468:	d10c      	bne.n	800c484 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	2200      	movs	r2, #0
 800c46e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800c472:	6878      	ldr	r0, [r7, #4]
 800c474:	f000 f911 	bl	800c69a <USBD_CtlSendStatus>
      }
      break;
 800c478:	e004      	b.n	800c484 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800c47a:	6839      	ldr	r1, [r7, #0]
 800c47c:	6878      	ldr	r0, [r7, #4]
 800c47e:	f000 f843 	bl	800c508 <USBD_CtlError>
      break;
 800c482:	e000      	b.n	800c486 <USBD_ClrFeature+0x3a>
      break;
 800c484:	bf00      	nop
  }
}
 800c486:	bf00      	nop
 800c488:	3708      	adds	r7, #8
 800c48a:	46bd      	mov	sp, r7
 800c48c:	bd80      	pop	{r7, pc}

0800c48e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c48e:	b480      	push	{r7}
 800c490:	b083      	sub	sp, #12
 800c492:	af00      	add	r7, sp, #0
 800c494:	6078      	str	r0, [r7, #4]
 800c496:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800c498:	683b      	ldr	r3, [r7, #0]
 800c49a:	781a      	ldrb	r2, [r3, #0]
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800c4a0:	683b      	ldr	r3, [r7, #0]
 800c4a2:	785a      	ldrb	r2, [r3, #1]
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800c4a8:	683b      	ldr	r3, [r7, #0]
 800c4aa:	3302      	adds	r3, #2
 800c4ac:	781b      	ldrb	r3, [r3, #0]
 800c4ae:	b29a      	uxth	r2, r3
 800c4b0:	683b      	ldr	r3, [r7, #0]
 800c4b2:	3303      	adds	r3, #3
 800c4b4:	781b      	ldrb	r3, [r3, #0]
 800c4b6:	b29b      	uxth	r3, r3
 800c4b8:	021b      	lsls	r3, r3, #8
 800c4ba:	b29b      	uxth	r3, r3
 800c4bc:	4413      	add	r3, r2
 800c4be:	b29a      	uxth	r2, r3
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800c4c4:	683b      	ldr	r3, [r7, #0]
 800c4c6:	3304      	adds	r3, #4
 800c4c8:	781b      	ldrb	r3, [r3, #0]
 800c4ca:	b29a      	uxth	r2, r3
 800c4cc:	683b      	ldr	r3, [r7, #0]
 800c4ce:	3305      	adds	r3, #5
 800c4d0:	781b      	ldrb	r3, [r3, #0]
 800c4d2:	b29b      	uxth	r3, r3
 800c4d4:	021b      	lsls	r3, r3, #8
 800c4d6:	b29b      	uxth	r3, r3
 800c4d8:	4413      	add	r3, r2
 800c4da:	b29a      	uxth	r2, r3
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800c4e0:	683b      	ldr	r3, [r7, #0]
 800c4e2:	3306      	adds	r3, #6
 800c4e4:	781b      	ldrb	r3, [r3, #0]
 800c4e6:	b29a      	uxth	r2, r3
 800c4e8:	683b      	ldr	r3, [r7, #0]
 800c4ea:	3307      	adds	r3, #7
 800c4ec:	781b      	ldrb	r3, [r3, #0]
 800c4ee:	b29b      	uxth	r3, r3
 800c4f0:	021b      	lsls	r3, r3, #8
 800c4f2:	b29b      	uxth	r3, r3
 800c4f4:	4413      	add	r3, r2
 800c4f6:	b29a      	uxth	r2, r3
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	80da      	strh	r2, [r3, #6]

}
 800c4fc:	bf00      	nop
 800c4fe:	370c      	adds	r7, #12
 800c500:	46bd      	mov	sp, r7
 800c502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c506:	4770      	bx	lr

0800c508 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800c508:	b580      	push	{r7, lr}
 800c50a:	b082      	sub	sp, #8
 800c50c:	af00      	add	r7, sp, #0
 800c50e:	6078      	str	r0, [r7, #4]
 800c510:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800c512:	2180      	movs	r1, #128	; 0x80
 800c514:	6878      	ldr	r0, [r7, #4]
 800c516:	f000 fbf5 	bl	800cd04 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800c51a:	2100      	movs	r1, #0
 800c51c:	6878      	ldr	r0, [r7, #4]
 800c51e:	f000 fbf1 	bl	800cd04 <USBD_LL_StallEP>
}
 800c522:	bf00      	nop
 800c524:	3708      	adds	r7, #8
 800c526:	46bd      	mov	sp, r7
 800c528:	bd80      	pop	{r7, pc}

0800c52a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c52a:	b580      	push	{r7, lr}
 800c52c:	b086      	sub	sp, #24
 800c52e:	af00      	add	r7, sp, #0
 800c530:	60f8      	str	r0, [r7, #12]
 800c532:	60b9      	str	r1, [r7, #8]
 800c534:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c536:	2300      	movs	r3, #0
 800c538:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d032      	beq.n	800c5a6 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800c540:	68f8      	ldr	r0, [r7, #12]
 800c542:	f000 f834 	bl	800c5ae <USBD_GetLen>
 800c546:	4603      	mov	r3, r0
 800c548:	3301      	adds	r3, #1
 800c54a:	b29b      	uxth	r3, r3
 800c54c:	005b      	lsls	r3, r3, #1
 800c54e:	b29a      	uxth	r2, r3
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800c554:	7dfb      	ldrb	r3, [r7, #23]
 800c556:	1c5a      	adds	r2, r3, #1
 800c558:	75fa      	strb	r2, [r7, #23]
 800c55a:	461a      	mov	r2, r3
 800c55c:	68bb      	ldr	r3, [r7, #8]
 800c55e:	4413      	add	r3, r2
 800c560:	687a      	ldr	r2, [r7, #4]
 800c562:	7812      	ldrb	r2, [r2, #0]
 800c564:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800c566:	7dfb      	ldrb	r3, [r7, #23]
 800c568:	1c5a      	adds	r2, r3, #1
 800c56a:	75fa      	strb	r2, [r7, #23]
 800c56c:	461a      	mov	r2, r3
 800c56e:	68bb      	ldr	r3, [r7, #8]
 800c570:	4413      	add	r3, r2
 800c572:	2203      	movs	r2, #3
 800c574:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800c576:	e012      	b.n	800c59e <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	1c5a      	adds	r2, r3, #1
 800c57c:	60fa      	str	r2, [r7, #12]
 800c57e:	7dfa      	ldrb	r2, [r7, #23]
 800c580:	1c51      	adds	r1, r2, #1
 800c582:	75f9      	strb	r1, [r7, #23]
 800c584:	4611      	mov	r1, r2
 800c586:	68ba      	ldr	r2, [r7, #8]
 800c588:	440a      	add	r2, r1
 800c58a:	781b      	ldrb	r3, [r3, #0]
 800c58c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800c58e:	7dfb      	ldrb	r3, [r7, #23]
 800c590:	1c5a      	adds	r2, r3, #1
 800c592:	75fa      	strb	r2, [r7, #23]
 800c594:	461a      	mov	r2, r3
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	4413      	add	r3, r2
 800c59a:	2200      	movs	r2, #0
 800c59c:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	781b      	ldrb	r3, [r3, #0]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d1e8      	bne.n	800c578 <USBD_GetString+0x4e>
    }
  }
}
 800c5a6:	bf00      	nop
 800c5a8:	3718      	adds	r7, #24
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	bd80      	pop	{r7, pc}

0800c5ae <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c5ae:	b480      	push	{r7}
 800c5b0:	b085      	sub	sp, #20
 800c5b2:	af00      	add	r7, sp, #0
 800c5b4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c5b6:	2300      	movs	r3, #0
 800c5b8:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800c5ba:	e005      	b.n	800c5c8 <USBD_GetLen+0x1a>
  {
    len++;
 800c5bc:	7bfb      	ldrb	r3, [r7, #15]
 800c5be:	3301      	adds	r3, #1
 800c5c0:	73fb      	strb	r3, [r7, #15]
    buf++;
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	3301      	adds	r3, #1
 800c5c6:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	781b      	ldrb	r3, [r3, #0]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d1f5      	bne.n	800c5bc <USBD_GetLen+0xe>
  }

  return len;
 800c5d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5d2:	4618      	mov	r0, r3
 800c5d4:	3714      	adds	r7, #20
 800c5d6:	46bd      	mov	sp, r7
 800c5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5dc:	4770      	bx	lr

0800c5de <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800c5de:	b580      	push	{r7, lr}
 800c5e0:	b084      	sub	sp, #16
 800c5e2:	af00      	add	r7, sp, #0
 800c5e4:	60f8      	str	r0, [r7, #12]
 800c5e6:	60b9      	str	r1, [r7, #8]
 800c5e8:	4613      	mov	r3, r2
 800c5ea:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	2202      	movs	r2, #2
 800c5f0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c5f4:	88fa      	ldrh	r2, [r7, #6]
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800c5fa:	88fa      	ldrh	r2, [r7, #6]
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c600:	88fb      	ldrh	r3, [r7, #6]
 800c602:	68ba      	ldr	r2, [r7, #8]
 800c604:	2100      	movs	r1, #0
 800c606:	68f8      	ldr	r0, [r7, #12]
 800c608:	f000 fc06 	bl	800ce18 <USBD_LL_Transmit>

  return USBD_OK;
 800c60c:	2300      	movs	r3, #0
}
 800c60e:	4618      	mov	r0, r3
 800c610:	3710      	adds	r7, #16
 800c612:	46bd      	mov	sp, r7
 800c614:	bd80      	pop	{r7, pc}

0800c616 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800c616:	b580      	push	{r7, lr}
 800c618:	b084      	sub	sp, #16
 800c61a:	af00      	add	r7, sp, #0
 800c61c:	60f8      	str	r0, [r7, #12]
 800c61e:	60b9      	str	r1, [r7, #8]
 800c620:	4613      	mov	r3, r2
 800c622:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c624:	88fb      	ldrh	r3, [r7, #6]
 800c626:	68ba      	ldr	r2, [r7, #8]
 800c628:	2100      	movs	r1, #0
 800c62a:	68f8      	ldr	r0, [r7, #12]
 800c62c:	f000 fbf4 	bl	800ce18 <USBD_LL_Transmit>

  return USBD_OK;
 800c630:	2300      	movs	r3, #0
}
 800c632:	4618      	mov	r0, r3
 800c634:	3710      	adds	r7, #16
 800c636:	46bd      	mov	sp, r7
 800c638:	bd80      	pop	{r7, pc}

0800c63a <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800c63a:	b580      	push	{r7, lr}
 800c63c:	b084      	sub	sp, #16
 800c63e:	af00      	add	r7, sp, #0
 800c640:	60f8      	str	r0, [r7, #12]
 800c642:	60b9      	str	r1, [r7, #8]
 800c644:	4613      	mov	r3, r2
 800c646:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	2203      	movs	r2, #3
 800c64c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c650:	88fa      	ldrh	r2, [r7, #6]
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800c658:	88fa      	ldrh	r2, [r7, #6]
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c660:	88fb      	ldrh	r3, [r7, #6]
 800c662:	68ba      	ldr	r2, [r7, #8]
 800c664:	2100      	movs	r1, #0
 800c666:	68f8      	ldr	r0, [r7, #12]
 800c668:	f000 fbf9 	bl	800ce5e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c66c:	2300      	movs	r3, #0
}
 800c66e:	4618      	mov	r0, r3
 800c670:	3710      	adds	r7, #16
 800c672:	46bd      	mov	sp, r7
 800c674:	bd80      	pop	{r7, pc}

0800c676 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800c676:	b580      	push	{r7, lr}
 800c678:	b084      	sub	sp, #16
 800c67a:	af00      	add	r7, sp, #0
 800c67c:	60f8      	str	r0, [r7, #12]
 800c67e:	60b9      	str	r1, [r7, #8]
 800c680:	4613      	mov	r3, r2
 800c682:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c684:	88fb      	ldrh	r3, [r7, #6]
 800c686:	68ba      	ldr	r2, [r7, #8]
 800c688:	2100      	movs	r1, #0
 800c68a:	68f8      	ldr	r0, [r7, #12]
 800c68c:	f000 fbe7 	bl	800ce5e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c690:	2300      	movs	r3, #0
}
 800c692:	4618      	mov	r0, r3
 800c694:	3710      	adds	r7, #16
 800c696:	46bd      	mov	sp, r7
 800c698:	bd80      	pop	{r7, pc}

0800c69a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c69a:	b580      	push	{r7, lr}
 800c69c:	b082      	sub	sp, #8
 800c69e:	af00      	add	r7, sp, #0
 800c6a0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	2204      	movs	r2, #4
 800c6a6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c6aa:	2300      	movs	r3, #0
 800c6ac:	2200      	movs	r2, #0
 800c6ae:	2100      	movs	r1, #0
 800c6b0:	6878      	ldr	r0, [r7, #4]
 800c6b2:	f000 fbb1 	bl	800ce18 <USBD_LL_Transmit>

  return USBD_OK;
 800c6b6:	2300      	movs	r3, #0
}
 800c6b8:	4618      	mov	r0, r3
 800c6ba:	3708      	adds	r7, #8
 800c6bc:	46bd      	mov	sp, r7
 800c6be:	bd80      	pop	{r7, pc}

0800c6c0 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c6c0:	b580      	push	{r7, lr}
 800c6c2:	b082      	sub	sp, #8
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	2205      	movs	r2, #5
 800c6cc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	2200      	movs	r2, #0
 800c6d4:	2100      	movs	r1, #0
 800c6d6:	6878      	ldr	r0, [r7, #4]
 800c6d8:	f000 fbc1 	bl	800ce5e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c6dc:	2300      	movs	r3, #0
}
 800c6de:	4618      	mov	r0, r3
 800c6e0:	3708      	adds	r7, #8
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	bd80      	pop	{r7, pc}
	...

0800c6e8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c6ec:	2200      	movs	r2, #0
 800c6ee:	4912      	ldr	r1, [pc, #72]	; (800c738 <MX_USB_DEVICE_Init+0x50>)
 800c6f0:	4812      	ldr	r0, [pc, #72]	; (800c73c <MX_USB_DEVICE_Init+0x54>)
 800c6f2:	f7fe ff58 	bl	800b5a6 <USBD_Init>
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d001      	beq.n	800c700 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c6fc:	f7f5 f984 	bl	8001a08 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 800c700:	490f      	ldr	r1, [pc, #60]	; (800c740 <MX_USB_DEVICE_Init+0x58>)
 800c702:	480e      	ldr	r0, [pc, #56]	; (800c73c <MX_USB_DEVICE_Init+0x54>)
 800c704:	f7fe ff7a 	bl	800b5fc <USBD_RegisterClass>
 800c708:	4603      	mov	r3, r0
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d001      	beq.n	800c712 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c70e:	f7f5 f97b 	bl	8001a08 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 800c712:	490c      	ldr	r1, [pc, #48]	; (800c744 <MX_USB_DEVICE_Init+0x5c>)
 800c714:	4809      	ldr	r0, [pc, #36]	; (800c73c <MX_USB_DEVICE_Init+0x54>)
 800c716:	f7fe ff2f 	bl	800b578 <USBD_CUSTOM_HID_RegisterInterface>
 800c71a:	4603      	mov	r3, r0
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d001      	beq.n	800c724 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c720:	f7f5 f972 	bl	8001a08 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c724:	4805      	ldr	r0, [pc, #20]	; (800c73c <MX_USB_DEVICE_Init+0x54>)
 800c726:	f7fe ff83 	bl	800b630 <USBD_Start>
 800c72a:	4603      	mov	r3, r0
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d001      	beq.n	800c734 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c730:	f7f5 f96a 	bl	8001a08 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c734:	bf00      	nop
 800c736:	bd80      	pop	{r7, pc}
 800c738:	20000114 	.word	0x20000114
 800c73c:	20000704 	.word	0x20000704
 800c740:	2000000c 	.word	0x2000000c
 800c744:	20000104 	.word	0x20000104

0800c748 <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 800c748:	b480      	push	{r7}
 800c74a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c74c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c74e:	4618      	mov	r0, r3
 800c750:	46bd      	mov	sp, r7
 800c752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c756:	4770      	bx	lr

0800c758 <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 800c758:	b480      	push	{r7}
 800c75a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800c75c:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c75e:	4618      	mov	r0, r3
 800c760:	46bd      	mov	sp, r7
 800c762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c766:	4770      	bx	lr

0800c768 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t *state)
{
 800c768:	b4f0      	push	{r4, r5, r6, r7}
 800c76a:	b082      	sub	sp, #8
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 6 */

	memcpy(report_buffer, state, 64);
 800c770:	4a0e      	ldr	r2, [pc, #56]	; (800c7ac <CUSTOM_HID_OutEvent_FS+0x44>)
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	4610      	mov	r0, r2
 800c776:	f103 0440 	add.w	r4, r3, #64	; 0x40
 800c77a:	4602      	mov	r2, r0
 800c77c:	4619      	mov	r1, r3
 800c77e:	f8d1 c000 	ldr.w	ip, [r1]
 800c782:	684e      	ldr	r6, [r1, #4]
 800c784:	688d      	ldr	r5, [r1, #8]
 800c786:	68c9      	ldr	r1, [r1, #12]
 800c788:	f8c2 c000 	str.w	ip, [r2]
 800c78c:	6056      	str	r6, [r2, #4]
 800c78e:	6095      	str	r5, [r2, #8]
 800c790:	60d1      	str	r1, [r2, #12]
 800c792:	3310      	adds	r3, #16
 800c794:	3010      	adds	r0, #16
 800c796:	42a3      	cmp	r3, r4
 800c798:	d1ef      	bne.n	800c77a <CUSTOM_HID_OutEvent_FS+0x12>

	flag_rx = 1;
 800c79a:	4b05      	ldr	r3, [pc, #20]	; (800c7b0 <CUSTOM_HID_OutEvent_FS+0x48>)
 800c79c:	2201      	movs	r2, #1
 800c79e:	701a      	strb	r2, [r3, #0]

	return (USBD_OK);
 800c7a0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	3708      	adds	r7, #8
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	bcf0      	pop	{r4, r5, r6, r7}
 800c7aa:	4770      	bx	lr
 800c7ac:	200006b0 	.word	0x200006b0
 800c7b0:	200006f1 	.word	0x200006f1

0800c7b4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c7b4:	b480      	push	{r7}
 800c7b6:	b083      	sub	sp, #12
 800c7b8:	af00      	add	r7, sp, #0
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	6039      	str	r1, [r7, #0]
 800c7be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c7c0:	683b      	ldr	r3, [r7, #0]
 800c7c2:	2212      	movs	r2, #18
 800c7c4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c7c6:	4b03      	ldr	r3, [pc, #12]	; (800c7d4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	370c      	adds	r7, #12
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d2:	4770      	bx	lr
 800c7d4:	20000130 	.word	0x20000130

0800c7d8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c7d8:	b480      	push	{r7}
 800c7da:	b083      	sub	sp, #12
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	4603      	mov	r3, r0
 800c7e0:	6039      	str	r1, [r7, #0]
 800c7e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c7e4:	683b      	ldr	r3, [r7, #0]
 800c7e6:	2204      	movs	r2, #4
 800c7e8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c7ea:	4b03      	ldr	r3, [pc, #12]	; (800c7f8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	370c      	adds	r7, #12
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f6:	4770      	bx	lr
 800c7f8:	20000144 	.word	0x20000144

0800c7fc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c7fc:	b580      	push	{r7, lr}
 800c7fe:	b082      	sub	sp, #8
 800c800:	af00      	add	r7, sp, #0
 800c802:	4603      	mov	r3, r0
 800c804:	6039      	str	r1, [r7, #0]
 800c806:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c808:	79fb      	ldrb	r3, [r7, #7]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d105      	bne.n	800c81a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c80e:	683a      	ldr	r2, [r7, #0]
 800c810:	4907      	ldr	r1, [pc, #28]	; (800c830 <USBD_FS_ProductStrDescriptor+0x34>)
 800c812:	4808      	ldr	r0, [pc, #32]	; (800c834 <USBD_FS_ProductStrDescriptor+0x38>)
 800c814:	f7ff fe89 	bl	800c52a <USBD_GetString>
 800c818:	e004      	b.n	800c824 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c81a:	683a      	ldr	r2, [r7, #0]
 800c81c:	4904      	ldr	r1, [pc, #16]	; (800c830 <USBD_FS_ProductStrDescriptor+0x34>)
 800c81e:	4805      	ldr	r0, [pc, #20]	; (800c834 <USBD_FS_ProductStrDescriptor+0x38>)
 800c820:	f7ff fe83 	bl	800c52a <USBD_GetString>
  }
  return USBD_StrDesc;
 800c824:	4b02      	ldr	r3, [pc, #8]	; (800c830 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c826:	4618      	mov	r0, r3
 800c828:	3708      	adds	r7, #8
 800c82a:	46bd      	mov	sp, r7
 800c82c:	bd80      	pop	{r7, pc}
 800c82e:	bf00      	nop
 800c830:	200009c8 	.word	0x200009c8
 800c834:	0800faec 	.word	0x0800faec

0800c838 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b082      	sub	sp, #8
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	4603      	mov	r3, r0
 800c840:	6039      	str	r1, [r7, #0]
 800c842:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c844:	683a      	ldr	r2, [r7, #0]
 800c846:	4904      	ldr	r1, [pc, #16]	; (800c858 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c848:	4804      	ldr	r0, [pc, #16]	; (800c85c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c84a:	f7ff fe6e 	bl	800c52a <USBD_GetString>
  return USBD_StrDesc;
 800c84e:	4b02      	ldr	r3, [pc, #8]	; (800c858 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c850:	4618      	mov	r0, r3
 800c852:	3708      	adds	r7, #8
 800c854:	46bd      	mov	sp, r7
 800c856:	bd80      	pop	{r7, pc}
 800c858:	200009c8 	.word	0x200009c8
 800c85c:	0800fb0c 	.word	0x0800fb0c

0800c860 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c860:	b580      	push	{r7, lr}
 800c862:	b082      	sub	sp, #8
 800c864:	af00      	add	r7, sp, #0
 800c866:	4603      	mov	r3, r0
 800c868:	6039      	str	r1, [r7, #0]
 800c86a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c86c:	683b      	ldr	r3, [r7, #0]
 800c86e:	221a      	movs	r2, #26
 800c870:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c872:	f000 f843 	bl	800c8fc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c876:	4b02      	ldr	r3, [pc, #8]	; (800c880 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c878:	4618      	mov	r0, r3
 800c87a:	3708      	adds	r7, #8
 800c87c:	46bd      	mov	sp, r7
 800c87e:	bd80      	pop	{r7, pc}
 800c880:	20000148 	.word	0x20000148

0800c884 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c884:	b580      	push	{r7, lr}
 800c886:	b082      	sub	sp, #8
 800c888:	af00      	add	r7, sp, #0
 800c88a:	4603      	mov	r3, r0
 800c88c:	6039      	str	r1, [r7, #0]
 800c88e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c890:	79fb      	ldrb	r3, [r7, #7]
 800c892:	2b00      	cmp	r3, #0
 800c894:	d105      	bne.n	800c8a2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c896:	683a      	ldr	r2, [r7, #0]
 800c898:	4907      	ldr	r1, [pc, #28]	; (800c8b8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c89a:	4808      	ldr	r0, [pc, #32]	; (800c8bc <USBD_FS_ConfigStrDescriptor+0x38>)
 800c89c:	f7ff fe45 	bl	800c52a <USBD_GetString>
 800c8a0:	e004      	b.n	800c8ac <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c8a2:	683a      	ldr	r2, [r7, #0]
 800c8a4:	4904      	ldr	r1, [pc, #16]	; (800c8b8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c8a6:	4805      	ldr	r0, [pc, #20]	; (800c8bc <USBD_FS_ConfigStrDescriptor+0x38>)
 800c8a8:	f7ff fe3f 	bl	800c52a <USBD_GetString>
  }
  return USBD_StrDesc;
 800c8ac:	4b02      	ldr	r3, [pc, #8]	; (800c8b8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	3708      	adds	r7, #8
 800c8b2:	46bd      	mov	sp, r7
 800c8b4:	bd80      	pop	{r7, pc}
 800c8b6:	bf00      	nop
 800c8b8:	200009c8 	.word	0x200009c8
 800c8bc:	0800fb20 	.word	0x0800fb20

0800c8c0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b082      	sub	sp, #8
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	4603      	mov	r3, r0
 800c8c8:	6039      	str	r1, [r7, #0]
 800c8ca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c8cc:	79fb      	ldrb	r3, [r7, #7]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d105      	bne.n	800c8de <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c8d2:	683a      	ldr	r2, [r7, #0]
 800c8d4:	4907      	ldr	r1, [pc, #28]	; (800c8f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c8d6:	4808      	ldr	r0, [pc, #32]	; (800c8f8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c8d8:	f7ff fe27 	bl	800c52a <USBD_GetString>
 800c8dc:	e004      	b.n	800c8e8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c8de:	683a      	ldr	r2, [r7, #0]
 800c8e0:	4904      	ldr	r1, [pc, #16]	; (800c8f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c8e2:	4805      	ldr	r0, [pc, #20]	; (800c8f8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c8e4:	f7ff fe21 	bl	800c52a <USBD_GetString>
  }
  return USBD_StrDesc;
 800c8e8:	4b02      	ldr	r3, [pc, #8]	; (800c8f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	3708      	adds	r7, #8
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	bd80      	pop	{r7, pc}
 800c8f2:	bf00      	nop
 800c8f4:	200009c8 	.word	0x200009c8
 800c8f8:	0800fb34 	.word	0x0800fb34

0800c8fc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c8fc:	b580      	push	{r7, lr}
 800c8fe:	b084      	sub	sp, #16
 800c900:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c902:	4b0f      	ldr	r3, [pc, #60]	; (800c940 <Get_SerialNum+0x44>)
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c908:	4b0e      	ldr	r3, [pc, #56]	; (800c944 <Get_SerialNum+0x48>)
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c90e:	4b0e      	ldr	r3, [pc, #56]	; (800c948 <Get_SerialNum+0x4c>)
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c914:	68fa      	ldr	r2, [r7, #12]
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	4413      	add	r3, r2
 800c91a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d009      	beq.n	800c936 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c922:	2208      	movs	r2, #8
 800c924:	4909      	ldr	r1, [pc, #36]	; (800c94c <Get_SerialNum+0x50>)
 800c926:	68f8      	ldr	r0, [r7, #12]
 800c928:	f000 f814 	bl	800c954 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c92c:	2204      	movs	r2, #4
 800c92e:	4908      	ldr	r1, [pc, #32]	; (800c950 <Get_SerialNum+0x54>)
 800c930:	68b8      	ldr	r0, [r7, #8]
 800c932:	f000 f80f 	bl	800c954 <IntToUnicode>
  }
}
 800c936:	bf00      	nop
 800c938:	3710      	adds	r7, #16
 800c93a:	46bd      	mov	sp, r7
 800c93c:	bd80      	pop	{r7, pc}
 800c93e:	bf00      	nop
 800c940:	1ffff7ac 	.word	0x1ffff7ac
 800c944:	1ffff7b0 	.word	0x1ffff7b0
 800c948:	1ffff7b4 	.word	0x1ffff7b4
 800c94c:	2000014a 	.word	0x2000014a
 800c950:	2000015a 	.word	0x2000015a

0800c954 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c954:	b480      	push	{r7}
 800c956:	b087      	sub	sp, #28
 800c958:	af00      	add	r7, sp, #0
 800c95a:	60f8      	str	r0, [r7, #12]
 800c95c:	60b9      	str	r1, [r7, #8]
 800c95e:	4613      	mov	r3, r2
 800c960:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c962:	2300      	movs	r3, #0
 800c964:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c966:	2300      	movs	r3, #0
 800c968:	75fb      	strb	r3, [r7, #23]
 800c96a:	e027      	b.n	800c9bc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	0f1b      	lsrs	r3, r3, #28
 800c970:	2b09      	cmp	r3, #9
 800c972:	d80b      	bhi.n	800c98c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	0f1b      	lsrs	r3, r3, #28
 800c978:	b2da      	uxtb	r2, r3
 800c97a:	7dfb      	ldrb	r3, [r7, #23]
 800c97c:	005b      	lsls	r3, r3, #1
 800c97e:	4619      	mov	r1, r3
 800c980:	68bb      	ldr	r3, [r7, #8]
 800c982:	440b      	add	r3, r1
 800c984:	3230      	adds	r2, #48	; 0x30
 800c986:	b2d2      	uxtb	r2, r2
 800c988:	701a      	strb	r2, [r3, #0]
 800c98a:	e00a      	b.n	800c9a2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	0f1b      	lsrs	r3, r3, #28
 800c990:	b2da      	uxtb	r2, r3
 800c992:	7dfb      	ldrb	r3, [r7, #23]
 800c994:	005b      	lsls	r3, r3, #1
 800c996:	4619      	mov	r1, r3
 800c998:	68bb      	ldr	r3, [r7, #8]
 800c99a:	440b      	add	r3, r1
 800c99c:	3237      	adds	r2, #55	; 0x37
 800c99e:	b2d2      	uxtb	r2, r2
 800c9a0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	011b      	lsls	r3, r3, #4
 800c9a6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c9a8:	7dfb      	ldrb	r3, [r7, #23]
 800c9aa:	005b      	lsls	r3, r3, #1
 800c9ac:	3301      	adds	r3, #1
 800c9ae:	68ba      	ldr	r2, [r7, #8]
 800c9b0:	4413      	add	r3, r2
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c9b6:	7dfb      	ldrb	r3, [r7, #23]
 800c9b8:	3301      	adds	r3, #1
 800c9ba:	75fb      	strb	r3, [r7, #23]
 800c9bc:	7dfa      	ldrb	r2, [r7, #23]
 800c9be:	79fb      	ldrb	r3, [r7, #7]
 800c9c0:	429a      	cmp	r2, r3
 800c9c2:	d3d3      	bcc.n	800c96c <IntToUnicode+0x18>
  }
}
 800c9c4:	bf00      	nop
 800c9c6:	bf00      	nop
 800c9c8:	371c      	adds	r7, #28
 800c9ca:	46bd      	mov	sp, r7
 800c9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d0:	4770      	bx	lr
	...

0800c9d4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b08a      	sub	sp, #40	; 0x28
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c9dc:	f107 0314 	add.w	r3, r7, #20
 800c9e0:	2200      	movs	r2, #0
 800c9e2:	601a      	str	r2, [r3, #0]
 800c9e4:	605a      	str	r2, [r3, #4]
 800c9e6:	609a      	str	r2, [r3, #8]
 800c9e8:	60da      	str	r2, [r3, #12]
 800c9ea:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	4a1c      	ldr	r2, [pc, #112]	; (800ca64 <HAL_PCD_MspInit+0x90>)
 800c9f2:	4293      	cmp	r3, r2
 800c9f4:	d131      	bne.n	800ca5a <HAL_PCD_MspInit+0x86>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c9f6:	4b1c      	ldr	r3, [pc, #112]	; (800ca68 <HAL_PCD_MspInit+0x94>)
 800c9f8:	695b      	ldr	r3, [r3, #20]
 800c9fa:	4a1b      	ldr	r2, [pc, #108]	; (800ca68 <HAL_PCD_MspInit+0x94>)
 800c9fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ca00:	6153      	str	r3, [r2, #20]
 800ca02:	4b19      	ldr	r3, [pc, #100]	; (800ca68 <HAL_PCD_MspInit+0x94>)
 800ca04:	695b      	ldr	r3, [r3, #20]
 800ca06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ca0a:	613b      	str	r3, [r7, #16]
 800ca0c:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 800ca0e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ca12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca14:	2302      	movs	r3, #2
 800ca16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ca18:	2300      	movs	r3, #0
 800ca1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800ca1c:	2303      	movs	r3, #3
 800ca1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 800ca20:	230e      	movs	r3, #14
 800ca22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ca24:	f107 0314 	add.w	r3, r7, #20
 800ca28:	4619      	mov	r1, r3
 800ca2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ca2e:	f7f6 f81b 	bl	8002a68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800ca32:	4b0d      	ldr	r3, [pc, #52]	; (800ca68 <HAL_PCD_MspInit+0x94>)
 800ca34:	69db      	ldr	r3, [r3, #28]
 800ca36:	4a0c      	ldr	r2, [pc, #48]	; (800ca68 <HAL_PCD_MspInit+0x94>)
 800ca38:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800ca3c:	61d3      	str	r3, [r2, #28]
 800ca3e:	4b0a      	ldr	r3, [pc, #40]	; (800ca68 <HAL_PCD_MspInit+0x94>)
 800ca40:	69db      	ldr	r3, [r3, #28]
 800ca42:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ca46:	60fb      	str	r3, [r7, #12]
 800ca48:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 800ca4a:	2200      	movs	r2, #0
 800ca4c:	2100      	movs	r1, #0
 800ca4e:	2014      	movs	r0, #20
 800ca50:	f7f5 ffd3 	bl	80029fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 800ca54:	2014      	movs	r0, #20
 800ca56:	f7f5 ffec 	bl	8002a32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800ca5a:	bf00      	nop
 800ca5c:	3728      	adds	r7, #40	; 0x28
 800ca5e:	46bd      	mov	sp, r7
 800ca60:	bd80      	pop	{r7, pc}
 800ca62:	bf00      	nop
 800ca64:	40005c00 	.word	0x40005c00
 800ca68:	40021000 	.word	0x40021000

0800ca6c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ca6c:	b580      	push	{r7, lr}
 800ca6e:	b082      	sub	sp, #8
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800ca80:	4619      	mov	r1, r3
 800ca82:	4610      	mov	r0, r2
 800ca84:	f7fe fe1d 	bl	800b6c2 <USBD_LL_SetupStage>
}
 800ca88:	bf00      	nop
 800ca8a:	3708      	adds	r7, #8
 800ca8c:	46bd      	mov	sp, r7
 800ca8e:	bd80      	pop	{r7, pc}

0800ca90 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ca90:	b580      	push	{r7, lr}
 800ca92:	b082      	sub	sp, #8
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	6078      	str	r0, [r7, #4]
 800ca98:	460b      	mov	r3, r1
 800ca9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800caa2:	78fa      	ldrb	r2, [r7, #3]
 800caa4:	6879      	ldr	r1, [r7, #4]
 800caa6:	4613      	mov	r3, r2
 800caa8:	009b      	lsls	r3, r3, #2
 800caaa:	4413      	add	r3, r2
 800caac:	00db      	lsls	r3, r3, #3
 800caae:	440b      	add	r3, r1
 800cab0:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800cab4:	681a      	ldr	r2, [r3, #0]
 800cab6:	78fb      	ldrb	r3, [r7, #3]
 800cab8:	4619      	mov	r1, r3
 800caba:	f7fe fe4f 	bl	800b75c <USBD_LL_DataOutStage>
}
 800cabe:	bf00      	nop
 800cac0:	3708      	adds	r7, #8
 800cac2:	46bd      	mov	sp, r7
 800cac4:	bd80      	pop	{r7, pc}

0800cac6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cac6:	b580      	push	{r7, lr}
 800cac8:	b082      	sub	sp, #8
 800caca:	af00      	add	r7, sp, #0
 800cacc:	6078      	str	r0, [r7, #4]
 800cace:	460b      	mov	r3, r1
 800cad0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800cad8:	78fa      	ldrb	r2, [r7, #3]
 800cada:	6879      	ldr	r1, [r7, #4]
 800cadc:	4613      	mov	r3, r2
 800cade:	009b      	lsls	r3, r3, #2
 800cae0:	4413      	add	r3, r2
 800cae2:	00db      	lsls	r3, r3, #3
 800cae4:	440b      	add	r3, r1
 800cae6:	333c      	adds	r3, #60	; 0x3c
 800cae8:	681a      	ldr	r2, [r3, #0]
 800caea:	78fb      	ldrb	r3, [r7, #3]
 800caec:	4619      	mov	r1, r3
 800caee:	f7fe fea6 	bl	800b83e <USBD_LL_DataInStage>
}
 800caf2:	bf00      	nop
 800caf4:	3708      	adds	r7, #8
 800caf6:	46bd      	mov	sp, r7
 800caf8:	bd80      	pop	{r7, pc}

0800cafa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cafa:	b580      	push	{r7, lr}
 800cafc:	b082      	sub	sp, #8
 800cafe:	af00      	add	r7, sp, #0
 800cb00:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800cb08:	4618      	mov	r0, r3
 800cb0a:	f7fe ffb9 	bl	800ba80 <USBD_LL_SOF>
}
 800cb0e:	bf00      	nop
 800cb10:	3708      	adds	r7, #8
 800cb12:	46bd      	mov	sp, r7
 800cb14:	bd80      	pop	{r7, pc}

0800cb16 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb16:	b580      	push	{r7, lr}
 800cb18:	b084      	sub	sp, #16
 800cb1a:	af00      	add	r7, sp, #0
 800cb1c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cb1e:	2301      	movs	r3, #1
 800cb20:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	689b      	ldr	r3, [r3, #8]
 800cb26:	2b02      	cmp	r3, #2
 800cb28:	d001      	beq.n	800cb2e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800cb2a:	f7f4 ff6d 	bl	8001a08 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800cb34:	7bfa      	ldrb	r2, [r7, #15]
 800cb36:	4611      	mov	r1, r2
 800cb38:	4618      	mov	r0, r3
 800cb3a:	f7fe ff66 	bl	800ba0a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800cb44:	4618      	mov	r0, r3
 800cb46:	f7fe ff1f 	bl	800b988 <USBD_LL_Reset>
}
 800cb4a:	bf00      	nop
 800cb4c:	3710      	adds	r7, #16
 800cb4e:	46bd      	mov	sp, r7
 800cb50:	bd80      	pop	{r7, pc}
	...

0800cb54 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	b082      	sub	sp, #8
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800cb62:	4618      	mov	r0, r3
 800cb64:	f7fe ff61 	bl	800ba2a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	699b      	ldr	r3, [r3, #24]
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d005      	beq.n	800cb7c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cb70:	4b04      	ldr	r3, [pc, #16]	; (800cb84 <HAL_PCD_SuspendCallback+0x30>)
 800cb72:	691b      	ldr	r3, [r3, #16]
 800cb74:	4a03      	ldr	r2, [pc, #12]	; (800cb84 <HAL_PCD_SuspendCallback+0x30>)
 800cb76:	f043 0306 	orr.w	r3, r3, #6
 800cb7a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800cb7c:	bf00      	nop
 800cb7e:	3708      	adds	r7, #8
 800cb80:	46bd      	mov	sp, r7
 800cb82:	bd80      	pop	{r7, pc}
 800cb84:	e000ed00 	.word	0xe000ed00

0800cb88 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b082      	sub	sp, #8
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800cb96:	4618      	mov	r0, r3
 800cb98:	f7fe ff5c 	bl	800ba54 <USBD_LL_Resume>
}
 800cb9c:	bf00      	nop
 800cb9e:	3708      	adds	r7, #8
 800cba0:	46bd      	mov	sp, r7
 800cba2:	bd80      	pop	{r7, pc}

0800cba4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800cba4:	b580      	push	{r7, lr}
 800cba6:	b082      	sub	sp, #8
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800cbac:	4a23      	ldr	r2, [pc, #140]	; (800cc3c <USBD_LL_Init+0x98>)
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	4a21      	ldr	r2, [pc, #132]	; (800cc3c <USBD_LL_Init+0x98>)
 800cbb8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800cbbc:	4b1f      	ldr	r3, [pc, #124]	; (800cc3c <USBD_LL_Init+0x98>)
 800cbbe:	4a20      	ldr	r2, [pc, #128]	; (800cc40 <USBD_LL_Init+0x9c>)
 800cbc0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800cbc2:	4b1e      	ldr	r3, [pc, #120]	; (800cc3c <USBD_LL_Init+0x98>)
 800cbc4:	2208      	movs	r2, #8
 800cbc6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800cbc8:	4b1c      	ldr	r3, [pc, #112]	; (800cc3c <USBD_LL_Init+0x98>)
 800cbca:	2202      	movs	r2, #2
 800cbcc:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800cbce:	4b1b      	ldr	r3, [pc, #108]	; (800cc3c <USBD_LL_Init+0x98>)
 800cbd0:	2202      	movs	r2, #2
 800cbd2:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800cbd4:	4b19      	ldr	r3, [pc, #100]	; (800cc3c <USBD_LL_Init+0x98>)
 800cbd6:	2200      	movs	r2, #0
 800cbd8:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800cbda:	4b18      	ldr	r3, [pc, #96]	; (800cc3c <USBD_LL_Init+0x98>)
 800cbdc:	2200      	movs	r2, #0
 800cbde:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800cbe0:	4816      	ldr	r0, [pc, #88]	; (800cc3c <USBD_LL_Init+0x98>)
 800cbe2:	f7f6 fe8e 	bl	8003902 <HAL_PCD_Init>
 800cbe6:	4603      	mov	r3, r0
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d001      	beq.n	800cbf0 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800cbec:	f7f4 ff0c 	bl	8001a08 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800cbf6:	2318      	movs	r3, #24
 800cbf8:	2200      	movs	r2, #0
 800cbfa:	2100      	movs	r1, #0
 800cbfc:	f7f8 faff 	bl	80051fe <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800cc06:	2358      	movs	r3, #88	; 0x58
 800cc08:	2200      	movs	r2, #0
 800cc0a:	2180      	movs	r1, #128	; 0x80
 800cc0c:	f7f8 faf7 	bl	80051fe <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800cc16:	2398      	movs	r3, #152	; 0x98
 800cc18:	2200      	movs	r2, #0
 800cc1a:	2181      	movs	r1, #129	; 0x81
 800cc1c:	f7f8 faef 	bl	80051fe <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800cc26:	23d8      	movs	r3, #216	; 0xd8
 800cc28:	2200      	movs	r2, #0
 800cc2a:	2101      	movs	r1, #1
 800cc2c:	f7f8 fae7 	bl	80051fe <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 800cc30:	2300      	movs	r3, #0
}
 800cc32:	4618      	mov	r0, r3
 800cc34:	3708      	adds	r7, #8
 800cc36:	46bd      	mov	sp, r7
 800cc38:	bd80      	pop	{r7, pc}
 800cc3a:	bf00      	nop
 800cc3c:	20000bc8 	.word	0x20000bc8
 800cc40:	40005c00 	.word	0x40005c00

0800cc44 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b084      	sub	sp, #16
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc50:	2300      	movs	r3, #0
 800cc52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cc5a:	4618      	mov	r0, r3
 800cc5c:	f7f6 ff23 	bl	8003aa6 <HAL_PCD_Start>
 800cc60:	4603      	mov	r3, r0
 800cc62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cc64:	7bfb      	ldrb	r3, [r7, #15]
 800cc66:	4618      	mov	r0, r3
 800cc68:	f000 f940 	bl	800ceec <USBD_Get_USB_Status>
 800cc6c:	4603      	mov	r3, r0
 800cc6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cc70:	7bbb      	ldrb	r3, [r7, #14]
}
 800cc72:	4618      	mov	r0, r3
 800cc74:	3710      	adds	r7, #16
 800cc76:	46bd      	mov	sp, r7
 800cc78:	bd80      	pop	{r7, pc}

0800cc7a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800cc7a:	b580      	push	{r7, lr}
 800cc7c:	b084      	sub	sp, #16
 800cc7e:	af00      	add	r7, sp, #0
 800cc80:	6078      	str	r0, [r7, #4]
 800cc82:	4608      	mov	r0, r1
 800cc84:	4611      	mov	r1, r2
 800cc86:	461a      	mov	r2, r3
 800cc88:	4603      	mov	r3, r0
 800cc8a:	70fb      	strb	r3, [r7, #3]
 800cc8c:	460b      	mov	r3, r1
 800cc8e:	70bb      	strb	r3, [r7, #2]
 800cc90:	4613      	mov	r3, r2
 800cc92:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cc94:	2300      	movs	r3, #0
 800cc96:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc98:	2300      	movs	r3, #0
 800cc9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800cca2:	78bb      	ldrb	r3, [r7, #2]
 800cca4:	883a      	ldrh	r2, [r7, #0]
 800cca6:	78f9      	ldrb	r1, [r7, #3]
 800cca8:	f7f7 f81c 	bl	8003ce4 <HAL_PCD_EP_Open>
 800ccac:	4603      	mov	r3, r0
 800ccae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ccb0:	7bfb      	ldrb	r3, [r7, #15]
 800ccb2:	4618      	mov	r0, r3
 800ccb4:	f000 f91a 	bl	800ceec <USBD_Get_USB_Status>
 800ccb8:	4603      	mov	r3, r0
 800ccba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ccbc:	7bbb      	ldrb	r3, [r7, #14]
}
 800ccbe:	4618      	mov	r0, r3
 800ccc0:	3710      	adds	r7, #16
 800ccc2:	46bd      	mov	sp, r7
 800ccc4:	bd80      	pop	{r7, pc}

0800ccc6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ccc6:	b580      	push	{r7, lr}
 800ccc8:	b084      	sub	sp, #16
 800ccca:	af00      	add	r7, sp, #0
 800cccc:	6078      	str	r0, [r7, #4]
 800ccce:	460b      	mov	r3, r1
 800ccd0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cce0:	78fa      	ldrb	r2, [r7, #3]
 800cce2:	4611      	mov	r1, r2
 800cce4:	4618      	mov	r0, r3
 800cce6:	f7f7 f85a 	bl	8003d9e <HAL_PCD_EP_Close>
 800ccea:	4603      	mov	r3, r0
 800ccec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ccee:	7bfb      	ldrb	r3, [r7, #15]
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	f000 f8fb 	bl	800ceec <USBD_Get_USB_Status>
 800ccf6:	4603      	mov	r3, r0
 800ccf8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ccfa:	7bbb      	ldrb	r3, [r7, #14]
}
 800ccfc:	4618      	mov	r0, r3
 800ccfe:	3710      	adds	r7, #16
 800cd00:	46bd      	mov	sp, r7
 800cd02:	bd80      	pop	{r7, pc}

0800cd04 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cd04:	b580      	push	{r7, lr}
 800cd06:	b084      	sub	sp, #16
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]
 800cd0c:	460b      	mov	r3, r1
 800cd0e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd10:	2300      	movs	r3, #0
 800cd12:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd14:	2300      	movs	r3, #0
 800cd16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cd1e:	78fa      	ldrb	r2, [r7, #3]
 800cd20:	4611      	mov	r1, r2
 800cd22:	4618      	mov	r0, r3
 800cd24:	f7f7 f8eb 	bl	8003efe <HAL_PCD_EP_SetStall>
 800cd28:	4603      	mov	r3, r0
 800cd2a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cd2c:	7bfb      	ldrb	r3, [r7, #15]
 800cd2e:	4618      	mov	r0, r3
 800cd30:	f000 f8dc 	bl	800ceec <USBD_Get_USB_Status>
 800cd34:	4603      	mov	r3, r0
 800cd36:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cd38:	7bbb      	ldrb	r3, [r7, #14]
}
 800cd3a:	4618      	mov	r0, r3
 800cd3c:	3710      	adds	r7, #16
 800cd3e:	46bd      	mov	sp, r7
 800cd40:	bd80      	pop	{r7, pc}

0800cd42 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cd42:	b580      	push	{r7, lr}
 800cd44:	b084      	sub	sp, #16
 800cd46:	af00      	add	r7, sp, #0
 800cd48:	6078      	str	r0, [r7, #4]
 800cd4a:	460b      	mov	r3, r1
 800cd4c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd4e:	2300      	movs	r3, #0
 800cd50:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd52:	2300      	movs	r3, #0
 800cd54:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cd5c:	78fa      	ldrb	r2, [r7, #3]
 800cd5e:	4611      	mov	r1, r2
 800cd60:	4618      	mov	r0, r3
 800cd62:	f7f7 f91e 	bl	8003fa2 <HAL_PCD_EP_ClrStall>
 800cd66:	4603      	mov	r3, r0
 800cd68:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cd6a:	7bfb      	ldrb	r3, [r7, #15]
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	f000 f8bd 	bl	800ceec <USBD_Get_USB_Status>
 800cd72:	4603      	mov	r3, r0
 800cd74:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cd76:	7bbb      	ldrb	r3, [r7, #14]
}
 800cd78:	4618      	mov	r0, r3
 800cd7a:	3710      	adds	r7, #16
 800cd7c:	46bd      	mov	sp, r7
 800cd7e:	bd80      	pop	{r7, pc}

0800cd80 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cd80:	b480      	push	{r7}
 800cd82:	b085      	sub	sp, #20
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
 800cd88:	460b      	mov	r3, r1
 800cd8a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cd92:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800cd94:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	da0c      	bge.n	800cdb6 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800cd9c:	78fb      	ldrb	r3, [r7, #3]
 800cd9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cda2:	68f9      	ldr	r1, [r7, #12]
 800cda4:	1c5a      	adds	r2, r3, #1
 800cda6:	4613      	mov	r3, r2
 800cda8:	009b      	lsls	r3, r3, #2
 800cdaa:	4413      	add	r3, r2
 800cdac:	00db      	lsls	r3, r3, #3
 800cdae:	440b      	add	r3, r1
 800cdb0:	3302      	adds	r3, #2
 800cdb2:	781b      	ldrb	r3, [r3, #0]
 800cdb4:	e00b      	b.n	800cdce <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800cdb6:	78fb      	ldrb	r3, [r7, #3]
 800cdb8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cdbc:	68f9      	ldr	r1, [r7, #12]
 800cdbe:	4613      	mov	r3, r2
 800cdc0:	009b      	lsls	r3, r3, #2
 800cdc2:	4413      	add	r3, r2
 800cdc4:	00db      	lsls	r3, r3, #3
 800cdc6:	440b      	add	r3, r1
 800cdc8:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800cdcc:	781b      	ldrb	r3, [r3, #0]
  }
}
 800cdce:	4618      	mov	r0, r3
 800cdd0:	3714      	adds	r7, #20
 800cdd2:	46bd      	mov	sp, r7
 800cdd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd8:	4770      	bx	lr

0800cdda <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800cdda:	b580      	push	{r7, lr}
 800cddc:	b084      	sub	sp, #16
 800cdde:	af00      	add	r7, sp, #0
 800cde0:	6078      	str	r0, [r7, #4]
 800cde2:	460b      	mov	r3, r1
 800cde4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cde6:	2300      	movs	r3, #0
 800cde8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cdea:	2300      	movs	r3, #0
 800cdec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cdf4:	78fa      	ldrb	r2, [r7, #3]
 800cdf6:	4611      	mov	r1, r2
 800cdf8:	4618      	mov	r0, r3
 800cdfa:	f7f6 ff4e 	bl	8003c9a <HAL_PCD_SetAddress>
 800cdfe:	4603      	mov	r3, r0
 800ce00:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce02:	7bfb      	ldrb	r3, [r7, #15]
 800ce04:	4618      	mov	r0, r3
 800ce06:	f000 f871 	bl	800ceec <USBD_Get_USB_Status>
 800ce0a:	4603      	mov	r3, r0
 800ce0c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ce0e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ce10:	4618      	mov	r0, r3
 800ce12:	3710      	adds	r7, #16
 800ce14:	46bd      	mov	sp, r7
 800ce16:	bd80      	pop	{r7, pc}

0800ce18 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b086      	sub	sp, #24
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	60f8      	str	r0, [r7, #12]
 800ce20:	607a      	str	r2, [r7, #4]
 800ce22:	461a      	mov	r2, r3
 800ce24:	460b      	mov	r3, r1
 800ce26:	72fb      	strb	r3, [r7, #11]
 800ce28:	4613      	mov	r3, r2
 800ce2a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce30:	2300      	movs	r3, #0
 800ce32:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ce3a:	893b      	ldrh	r3, [r7, #8]
 800ce3c:	7af9      	ldrb	r1, [r7, #11]
 800ce3e:	687a      	ldr	r2, [r7, #4]
 800ce40:	f7f7 f826 	bl	8003e90 <HAL_PCD_EP_Transmit>
 800ce44:	4603      	mov	r3, r0
 800ce46:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce48:	7dfb      	ldrb	r3, [r7, #23]
 800ce4a:	4618      	mov	r0, r3
 800ce4c:	f000 f84e 	bl	800ceec <USBD_Get_USB_Status>
 800ce50:	4603      	mov	r3, r0
 800ce52:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ce54:	7dbb      	ldrb	r3, [r7, #22]
}
 800ce56:	4618      	mov	r0, r3
 800ce58:	3718      	adds	r7, #24
 800ce5a:	46bd      	mov	sp, r7
 800ce5c:	bd80      	pop	{r7, pc}

0800ce5e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ce5e:	b580      	push	{r7, lr}
 800ce60:	b086      	sub	sp, #24
 800ce62:	af00      	add	r7, sp, #0
 800ce64:	60f8      	str	r0, [r7, #12]
 800ce66:	607a      	str	r2, [r7, #4]
 800ce68:	461a      	mov	r2, r3
 800ce6a:	460b      	mov	r3, r1
 800ce6c:	72fb      	strb	r3, [r7, #11]
 800ce6e:	4613      	mov	r3, r2
 800ce70:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce72:	2300      	movs	r3, #0
 800ce74:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce76:	2300      	movs	r3, #0
 800ce78:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ce80:	893b      	ldrh	r3, [r7, #8]
 800ce82:	7af9      	ldrb	r1, [r7, #11]
 800ce84:	687a      	ldr	r2, [r7, #4]
 800ce86:	f7f6 ffd2 	bl	8003e2e <HAL_PCD_EP_Receive>
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce8e:	7dfb      	ldrb	r3, [r7, #23]
 800ce90:	4618      	mov	r0, r3
 800ce92:	f000 f82b 	bl	800ceec <USBD_Get_USB_Status>
 800ce96:	4603      	mov	r3, r0
 800ce98:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ce9a:	7dbb      	ldrb	r3, [r7, #22]
}
 800ce9c:	4618      	mov	r0, r3
 800ce9e:	3718      	adds	r7, #24
 800cea0:	46bd      	mov	sp, r7
 800cea2:	bd80      	pop	{r7, pc}

0800cea4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800cea4:	b480      	push	{r7}
 800cea6:	b083      	sub	sp, #12
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 800ceac:	4b03      	ldr	r3, [pc, #12]	; (800cebc <USBD_static_malloc+0x18>)
}
 800ceae:	4618      	mov	r0, r3
 800ceb0:	370c      	adds	r7, #12
 800ceb2:	46bd      	mov	sp, r7
 800ceb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb8:	4770      	bx	lr
 800ceba:	bf00      	nop
 800cebc:	20000eb4 	.word	0x20000eb4

0800cec0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800cec0:	b480      	push	{r7}
 800cec2:	b083      	sub	sp, #12
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]

}
 800cec8:	bf00      	nop
 800ceca:	370c      	adds	r7, #12
 800cecc:	46bd      	mov	sp, r7
 800cece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced2:	4770      	bx	lr

0800ced4 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ced4:	b480      	push	{r7}
 800ced6:	b083      	sub	sp, #12
 800ced8:	af00      	add	r7, sp, #0
 800ceda:	6078      	str	r0, [r7, #4]
 800cedc:	460b      	mov	r3, r1
 800cede:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800cee0:	bf00      	nop
 800cee2:	370c      	adds	r7, #12
 800cee4:	46bd      	mov	sp, r7
 800cee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceea:	4770      	bx	lr

0800ceec <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ceec:	b480      	push	{r7}
 800ceee:	b085      	sub	sp, #20
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	4603      	mov	r3, r0
 800cef4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cef6:	2300      	movs	r3, #0
 800cef8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800cefa:	79fb      	ldrb	r3, [r7, #7]
 800cefc:	2b03      	cmp	r3, #3
 800cefe:	d817      	bhi.n	800cf30 <USBD_Get_USB_Status+0x44>
 800cf00:	a201      	add	r2, pc, #4	; (adr r2, 800cf08 <USBD_Get_USB_Status+0x1c>)
 800cf02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf06:	bf00      	nop
 800cf08:	0800cf19 	.word	0x0800cf19
 800cf0c:	0800cf1f 	.word	0x0800cf1f
 800cf10:	0800cf25 	.word	0x0800cf25
 800cf14:	0800cf2b 	.word	0x0800cf2b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800cf18:	2300      	movs	r3, #0
 800cf1a:	73fb      	strb	r3, [r7, #15]
    break;
 800cf1c:	e00b      	b.n	800cf36 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cf1e:	2302      	movs	r3, #2
 800cf20:	73fb      	strb	r3, [r7, #15]
    break;
 800cf22:	e008      	b.n	800cf36 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cf24:	2301      	movs	r3, #1
 800cf26:	73fb      	strb	r3, [r7, #15]
    break;
 800cf28:	e005      	b.n	800cf36 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cf2a:	2302      	movs	r3, #2
 800cf2c:	73fb      	strb	r3, [r7, #15]
    break;
 800cf2e:	e002      	b.n	800cf36 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800cf30:	2302      	movs	r3, #2
 800cf32:	73fb      	strb	r3, [r7, #15]
    break;
 800cf34:	bf00      	nop
  }
  return usb_status;
 800cf36:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf38:	4618      	mov	r0, r3
 800cf3a:	3714      	adds	r7, #20
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf42:	4770      	bx	lr

0800cf44 <__errno>:
 800cf44:	4b01      	ldr	r3, [pc, #4]	; (800cf4c <__errno+0x8>)
 800cf46:	6818      	ldr	r0, [r3, #0]
 800cf48:	4770      	bx	lr
 800cf4a:	bf00      	nop
 800cf4c:	20000164 	.word	0x20000164

0800cf50 <__libc_init_array>:
 800cf50:	b570      	push	{r4, r5, r6, lr}
 800cf52:	4d0d      	ldr	r5, [pc, #52]	; (800cf88 <__libc_init_array+0x38>)
 800cf54:	4c0d      	ldr	r4, [pc, #52]	; (800cf8c <__libc_init_array+0x3c>)
 800cf56:	1b64      	subs	r4, r4, r5
 800cf58:	10a4      	asrs	r4, r4, #2
 800cf5a:	2600      	movs	r6, #0
 800cf5c:	42a6      	cmp	r6, r4
 800cf5e:	d109      	bne.n	800cf74 <__libc_init_array+0x24>
 800cf60:	4d0b      	ldr	r5, [pc, #44]	; (800cf90 <__libc_init_array+0x40>)
 800cf62:	4c0c      	ldr	r4, [pc, #48]	; (800cf94 <__libc_init_array+0x44>)
 800cf64:	f002 fdaa 	bl	800fabc <_init>
 800cf68:	1b64      	subs	r4, r4, r5
 800cf6a:	10a4      	asrs	r4, r4, #2
 800cf6c:	2600      	movs	r6, #0
 800cf6e:	42a6      	cmp	r6, r4
 800cf70:	d105      	bne.n	800cf7e <__libc_init_array+0x2e>
 800cf72:	bd70      	pop	{r4, r5, r6, pc}
 800cf74:	f855 3b04 	ldr.w	r3, [r5], #4
 800cf78:	4798      	blx	r3
 800cf7a:	3601      	adds	r6, #1
 800cf7c:	e7ee      	b.n	800cf5c <__libc_init_array+0xc>
 800cf7e:	f855 3b04 	ldr.w	r3, [r5], #4
 800cf82:	4798      	blx	r3
 800cf84:	3601      	adds	r6, #1
 800cf86:	e7f2      	b.n	800cf6e <__libc_init_array+0x1e>
 800cf88:	0800ff5c 	.word	0x0800ff5c
 800cf8c:	0800ff5c 	.word	0x0800ff5c
 800cf90:	0800ff5c 	.word	0x0800ff5c
 800cf94:	0800ff60 	.word	0x0800ff60

0800cf98 <memset>:
 800cf98:	4402      	add	r2, r0
 800cf9a:	4603      	mov	r3, r0
 800cf9c:	4293      	cmp	r3, r2
 800cf9e:	d100      	bne.n	800cfa2 <memset+0xa>
 800cfa0:	4770      	bx	lr
 800cfa2:	f803 1b01 	strb.w	r1, [r3], #1
 800cfa6:	e7f9      	b.n	800cf9c <memset+0x4>

0800cfa8 <__cvt>:
 800cfa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cfac:	ec55 4b10 	vmov	r4, r5, d0
 800cfb0:	2d00      	cmp	r5, #0
 800cfb2:	460e      	mov	r6, r1
 800cfb4:	4619      	mov	r1, r3
 800cfb6:	462b      	mov	r3, r5
 800cfb8:	bfbb      	ittet	lt
 800cfba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800cfbe:	461d      	movlt	r5, r3
 800cfc0:	2300      	movge	r3, #0
 800cfc2:	232d      	movlt	r3, #45	; 0x2d
 800cfc4:	700b      	strb	r3, [r1, #0]
 800cfc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cfc8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800cfcc:	4691      	mov	r9, r2
 800cfce:	f023 0820 	bic.w	r8, r3, #32
 800cfd2:	bfbc      	itt	lt
 800cfd4:	4622      	movlt	r2, r4
 800cfd6:	4614      	movlt	r4, r2
 800cfd8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800cfdc:	d005      	beq.n	800cfea <__cvt+0x42>
 800cfde:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800cfe2:	d100      	bne.n	800cfe6 <__cvt+0x3e>
 800cfe4:	3601      	adds	r6, #1
 800cfe6:	2102      	movs	r1, #2
 800cfe8:	e000      	b.n	800cfec <__cvt+0x44>
 800cfea:	2103      	movs	r1, #3
 800cfec:	ab03      	add	r3, sp, #12
 800cfee:	9301      	str	r3, [sp, #4]
 800cff0:	ab02      	add	r3, sp, #8
 800cff2:	9300      	str	r3, [sp, #0]
 800cff4:	ec45 4b10 	vmov	d0, r4, r5
 800cff8:	4653      	mov	r3, sl
 800cffa:	4632      	mov	r2, r6
 800cffc:	f000 fe00 	bl	800dc00 <_dtoa_r>
 800d000:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d004:	4607      	mov	r7, r0
 800d006:	d102      	bne.n	800d00e <__cvt+0x66>
 800d008:	f019 0f01 	tst.w	r9, #1
 800d00c:	d022      	beq.n	800d054 <__cvt+0xac>
 800d00e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d012:	eb07 0906 	add.w	r9, r7, r6
 800d016:	d110      	bne.n	800d03a <__cvt+0x92>
 800d018:	783b      	ldrb	r3, [r7, #0]
 800d01a:	2b30      	cmp	r3, #48	; 0x30
 800d01c:	d10a      	bne.n	800d034 <__cvt+0x8c>
 800d01e:	2200      	movs	r2, #0
 800d020:	2300      	movs	r3, #0
 800d022:	4620      	mov	r0, r4
 800d024:	4629      	mov	r1, r5
 800d026:	f7f3 fd4f 	bl	8000ac8 <__aeabi_dcmpeq>
 800d02a:	b918      	cbnz	r0, 800d034 <__cvt+0x8c>
 800d02c:	f1c6 0601 	rsb	r6, r6, #1
 800d030:	f8ca 6000 	str.w	r6, [sl]
 800d034:	f8da 3000 	ldr.w	r3, [sl]
 800d038:	4499      	add	r9, r3
 800d03a:	2200      	movs	r2, #0
 800d03c:	2300      	movs	r3, #0
 800d03e:	4620      	mov	r0, r4
 800d040:	4629      	mov	r1, r5
 800d042:	f7f3 fd41 	bl	8000ac8 <__aeabi_dcmpeq>
 800d046:	b108      	cbz	r0, 800d04c <__cvt+0xa4>
 800d048:	f8cd 900c 	str.w	r9, [sp, #12]
 800d04c:	2230      	movs	r2, #48	; 0x30
 800d04e:	9b03      	ldr	r3, [sp, #12]
 800d050:	454b      	cmp	r3, r9
 800d052:	d307      	bcc.n	800d064 <__cvt+0xbc>
 800d054:	9b03      	ldr	r3, [sp, #12]
 800d056:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d058:	1bdb      	subs	r3, r3, r7
 800d05a:	4638      	mov	r0, r7
 800d05c:	6013      	str	r3, [r2, #0]
 800d05e:	b004      	add	sp, #16
 800d060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d064:	1c59      	adds	r1, r3, #1
 800d066:	9103      	str	r1, [sp, #12]
 800d068:	701a      	strb	r2, [r3, #0]
 800d06a:	e7f0      	b.n	800d04e <__cvt+0xa6>

0800d06c <__exponent>:
 800d06c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d06e:	4603      	mov	r3, r0
 800d070:	2900      	cmp	r1, #0
 800d072:	bfb8      	it	lt
 800d074:	4249      	neglt	r1, r1
 800d076:	f803 2b02 	strb.w	r2, [r3], #2
 800d07a:	bfb4      	ite	lt
 800d07c:	222d      	movlt	r2, #45	; 0x2d
 800d07e:	222b      	movge	r2, #43	; 0x2b
 800d080:	2909      	cmp	r1, #9
 800d082:	7042      	strb	r2, [r0, #1]
 800d084:	dd2a      	ble.n	800d0dc <__exponent+0x70>
 800d086:	f10d 0407 	add.w	r4, sp, #7
 800d08a:	46a4      	mov	ip, r4
 800d08c:	270a      	movs	r7, #10
 800d08e:	46a6      	mov	lr, r4
 800d090:	460a      	mov	r2, r1
 800d092:	fb91 f6f7 	sdiv	r6, r1, r7
 800d096:	fb07 1516 	mls	r5, r7, r6, r1
 800d09a:	3530      	adds	r5, #48	; 0x30
 800d09c:	2a63      	cmp	r2, #99	; 0x63
 800d09e:	f104 34ff 	add.w	r4, r4, #4294967295
 800d0a2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800d0a6:	4631      	mov	r1, r6
 800d0a8:	dcf1      	bgt.n	800d08e <__exponent+0x22>
 800d0aa:	3130      	adds	r1, #48	; 0x30
 800d0ac:	f1ae 0502 	sub.w	r5, lr, #2
 800d0b0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800d0b4:	1c44      	adds	r4, r0, #1
 800d0b6:	4629      	mov	r1, r5
 800d0b8:	4561      	cmp	r1, ip
 800d0ba:	d30a      	bcc.n	800d0d2 <__exponent+0x66>
 800d0bc:	f10d 0209 	add.w	r2, sp, #9
 800d0c0:	eba2 020e 	sub.w	r2, r2, lr
 800d0c4:	4565      	cmp	r5, ip
 800d0c6:	bf88      	it	hi
 800d0c8:	2200      	movhi	r2, #0
 800d0ca:	4413      	add	r3, r2
 800d0cc:	1a18      	subs	r0, r3, r0
 800d0ce:	b003      	add	sp, #12
 800d0d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d0d6:	f804 2f01 	strb.w	r2, [r4, #1]!
 800d0da:	e7ed      	b.n	800d0b8 <__exponent+0x4c>
 800d0dc:	2330      	movs	r3, #48	; 0x30
 800d0de:	3130      	adds	r1, #48	; 0x30
 800d0e0:	7083      	strb	r3, [r0, #2]
 800d0e2:	70c1      	strb	r1, [r0, #3]
 800d0e4:	1d03      	adds	r3, r0, #4
 800d0e6:	e7f1      	b.n	800d0cc <__exponent+0x60>

0800d0e8 <_printf_float>:
 800d0e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0ec:	ed2d 8b02 	vpush	{d8}
 800d0f0:	b08d      	sub	sp, #52	; 0x34
 800d0f2:	460c      	mov	r4, r1
 800d0f4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800d0f8:	4616      	mov	r6, r2
 800d0fa:	461f      	mov	r7, r3
 800d0fc:	4605      	mov	r5, r0
 800d0fe:	f001 fd25 	bl	800eb4c <_localeconv_r>
 800d102:	f8d0 a000 	ldr.w	sl, [r0]
 800d106:	4650      	mov	r0, sl
 800d108:	f7f3 f862 	bl	80001d0 <strlen>
 800d10c:	2300      	movs	r3, #0
 800d10e:	930a      	str	r3, [sp, #40]	; 0x28
 800d110:	6823      	ldr	r3, [r4, #0]
 800d112:	9305      	str	r3, [sp, #20]
 800d114:	f8d8 3000 	ldr.w	r3, [r8]
 800d118:	f894 b018 	ldrb.w	fp, [r4, #24]
 800d11c:	3307      	adds	r3, #7
 800d11e:	f023 0307 	bic.w	r3, r3, #7
 800d122:	f103 0208 	add.w	r2, r3, #8
 800d126:	f8c8 2000 	str.w	r2, [r8]
 800d12a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d12e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d132:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800d136:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d13a:	9307      	str	r3, [sp, #28]
 800d13c:	f8cd 8018 	str.w	r8, [sp, #24]
 800d140:	ee08 0a10 	vmov	s16, r0
 800d144:	4b9f      	ldr	r3, [pc, #636]	; (800d3c4 <_printf_float+0x2dc>)
 800d146:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d14a:	f04f 32ff 	mov.w	r2, #4294967295
 800d14e:	f7f3 fced 	bl	8000b2c <__aeabi_dcmpun>
 800d152:	bb88      	cbnz	r0, 800d1b8 <_printf_float+0xd0>
 800d154:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d158:	4b9a      	ldr	r3, [pc, #616]	; (800d3c4 <_printf_float+0x2dc>)
 800d15a:	f04f 32ff 	mov.w	r2, #4294967295
 800d15e:	f7f3 fcc7 	bl	8000af0 <__aeabi_dcmple>
 800d162:	bb48      	cbnz	r0, 800d1b8 <_printf_float+0xd0>
 800d164:	2200      	movs	r2, #0
 800d166:	2300      	movs	r3, #0
 800d168:	4640      	mov	r0, r8
 800d16a:	4649      	mov	r1, r9
 800d16c:	f7f3 fcb6 	bl	8000adc <__aeabi_dcmplt>
 800d170:	b110      	cbz	r0, 800d178 <_printf_float+0x90>
 800d172:	232d      	movs	r3, #45	; 0x2d
 800d174:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d178:	4b93      	ldr	r3, [pc, #588]	; (800d3c8 <_printf_float+0x2e0>)
 800d17a:	4894      	ldr	r0, [pc, #592]	; (800d3cc <_printf_float+0x2e4>)
 800d17c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800d180:	bf94      	ite	ls
 800d182:	4698      	movls	r8, r3
 800d184:	4680      	movhi	r8, r0
 800d186:	2303      	movs	r3, #3
 800d188:	6123      	str	r3, [r4, #16]
 800d18a:	9b05      	ldr	r3, [sp, #20]
 800d18c:	f023 0204 	bic.w	r2, r3, #4
 800d190:	6022      	str	r2, [r4, #0]
 800d192:	f04f 0900 	mov.w	r9, #0
 800d196:	9700      	str	r7, [sp, #0]
 800d198:	4633      	mov	r3, r6
 800d19a:	aa0b      	add	r2, sp, #44	; 0x2c
 800d19c:	4621      	mov	r1, r4
 800d19e:	4628      	mov	r0, r5
 800d1a0:	f000 f9d8 	bl	800d554 <_printf_common>
 800d1a4:	3001      	adds	r0, #1
 800d1a6:	f040 8090 	bne.w	800d2ca <_printf_float+0x1e2>
 800d1aa:	f04f 30ff 	mov.w	r0, #4294967295
 800d1ae:	b00d      	add	sp, #52	; 0x34
 800d1b0:	ecbd 8b02 	vpop	{d8}
 800d1b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1b8:	4642      	mov	r2, r8
 800d1ba:	464b      	mov	r3, r9
 800d1bc:	4640      	mov	r0, r8
 800d1be:	4649      	mov	r1, r9
 800d1c0:	f7f3 fcb4 	bl	8000b2c <__aeabi_dcmpun>
 800d1c4:	b140      	cbz	r0, 800d1d8 <_printf_float+0xf0>
 800d1c6:	464b      	mov	r3, r9
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	bfbc      	itt	lt
 800d1cc:	232d      	movlt	r3, #45	; 0x2d
 800d1ce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d1d2:	487f      	ldr	r0, [pc, #508]	; (800d3d0 <_printf_float+0x2e8>)
 800d1d4:	4b7f      	ldr	r3, [pc, #508]	; (800d3d4 <_printf_float+0x2ec>)
 800d1d6:	e7d1      	b.n	800d17c <_printf_float+0x94>
 800d1d8:	6863      	ldr	r3, [r4, #4]
 800d1da:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800d1de:	9206      	str	r2, [sp, #24]
 800d1e0:	1c5a      	adds	r2, r3, #1
 800d1e2:	d13f      	bne.n	800d264 <_printf_float+0x17c>
 800d1e4:	2306      	movs	r3, #6
 800d1e6:	6063      	str	r3, [r4, #4]
 800d1e8:	9b05      	ldr	r3, [sp, #20]
 800d1ea:	6861      	ldr	r1, [r4, #4]
 800d1ec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	9303      	str	r3, [sp, #12]
 800d1f4:	ab0a      	add	r3, sp, #40	; 0x28
 800d1f6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800d1fa:	ab09      	add	r3, sp, #36	; 0x24
 800d1fc:	ec49 8b10 	vmov	d0, r8, r9
 800d200:	9300      	str	r3, [sp, #0]
 800d202:	6022      	str	r2, [r4, #0]
 800d204:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d208:	4628      	mov	r0, r5
 800d20a:	f7ff fecd 	bl	800cfa8 <__cvt>
 800d20e:	9b06      	ldr	r3, [sp, #24]
 800d210:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d212:	2b47      	cmp	r3, #71	; 0x47
 800d214:	4680      	mov	r8, r0
 800d216:	d108      	bne.n	800d22a <_printf_float+0x142>
 800d218:	1cc8      	adds	r0, r1, #3
 800d21a:	db02      	blt.n	800d222 <_printf_float+0x13a>
 800d21c:	6863      	ldr	r3, [r4, #4]
 800d21e:	4299      	cmp	r1, r3
 800d220:	dd41      	ble.n	800d2a6 <_printf_float+0x1be>
 800d222:	f1ab 0b02 	sub.w	fp, fp, #2
 800d226:	fa5f fb8b 	uxtb.w	fp, fp
 800d22a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d22e:	d820      	bhi.n	800d272 <_printf_float+0x18a>
 800d230:	3901      	subs	r1, #1
 800d232:	465a      	mov	r2, fp
 800d234:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d238:	9109      	str	r1, [sp, #36]	; 0x24
 800d23a:	f7ff ff17 	bl	800d06c <__exponent>
 800d23e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d240:	1813      	adds	r3, r2, r0
 800d242:	2a01      	cmp	r2, #1
 800d244:	4681      	mov	r9, r0
 800d246:	6123      	str	r3, [r4, #16]
 800d248:	dc02      	bgt.n	800d250 <_printf_float+0x168>
 800d24a:	6822      	ldr	r2, [r4, #0]
 800d24c:	07d2      	lsls	r2, r2, #31
 800d24e:	d501      	bpl.n	800d254 <_printf_float+0x16c>
 800d250:	3301      	adds	r3, #1
 800d252:	6123      	str	r3, [r4, #16]
 800d254:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d09c      	beq.n	800d196 <_printf_float+0xae>
 800d25c:	232d      	movs	r3, #45	; 0x2d
 800d25e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d262:	e798      	b.n	800d196 <_printf_float+0xae>
 800d264:	9a06      	ldr	r2, [sp, #24]
 800d266:	2a47      	cmp	r2, #71	; 0x47
 800d268:	d1be      	bne.n	800d1e8 <_printf_float+0x100>
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d1bc      	bne.n	800d1e8 <_printf_float+0x100>
 800d26e:	2301      	movs	r3, #1
 800d270:	e7b9      	b.n	800d1e6 <_printf_float+0xfe>
 800d272:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800d276:	d118      	bne.n	800d2aa <_printf_float+0x1c2>
 800d278:	2900      	cmp	r1, #0
 800d27a:	6863      	ldr	r3, [r4, #4]
 800d27c:	dd0b      	ble.n	800d296 <_printf_float+0x1ae>
 800d27e:	6121      	str	r1, [r4, #16]
 800d280:	b913      	cbnz	r3, 800d288 <_printf_float+0x1a0>
 800d282:	6822      	ldr	r2, [r4, #0]
 800d284:	07d0      	lsls	r0, r2, #31
 800d286:	d502      	bpl.n	800d28e <_printf_float+0x1a6>
 800d288:	3301      	adds	r3, #1
 800d28a:	440b      	add	r3, r1
 800d28c:	6123      	str	r3, [r4, #16]
 800d28e:	65a1      	str	r1, [r4, #88]	; 0x58
 800d290:	f04f 0900 	mov.w	r9, #0
 800d294:	e7de      	b.n	800d254 <_printf_float+0x16c>
 800d296:	b913      	cbnz	r3, 800d29e <_printf_float+0x1b6>
 800d298:	6822      	ldr	r2, [r4, #0]
 800d29a:	07d2      	lsls	r2, r2, #31
 800d29c:	d501      	bpl.n	800d2a2 <_printf_float+0x1ba>
 800d29e:	3302      	adds	r3, #2
 800d2a0:	e7f4      	b.n	800d28c <_printf_float+0x1a4>
 800d2a2:	2301      	movs	r3, #1
 800d2a4:	e7f2      	b.n	800d28c <_printf_float+0x1a4>
 800d2a6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800d2aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d2ac:	4299      	cmp	r1, r3
 800d2ae:	db05      	blt.n	800d2bc <_printf_float+0x1d4>
 800d2b0:	6823      	ldr	r3, [r4, #0]
 800d2b2:	6121      	str	r1, [r4, #16]
 800d2b4:	07d8      	lsls	r0, r3, #31
 800d2b6:	d5ea      	bpl.n	800d28e <_printf_float+0x1a6>
 800d2b8:	1c4b      	adds	r3, r1, #1
 800d2ba:	e7e7      	b.n	800d28c <_printf_float+0x1a4>
 800d2bc:	2900      	cmp	r1, #0
 800d2be:	bfd4      	ite	le
 800d2c0:	f1c1 0202 	rsble	r2, r1, #2
 800d2c4:	2201      	movgt	r2, #1
 800d2c6:	4413      	add	r3, r2
 800d2c8:	e7e0      	b.n	800d28c <_printf_float+0x1a4>
 800d2ca:	6823      	ldr	r3, [r4, #0]
 800d2cc:	055a      	lsls	r2, r3, #21
 800d2ce:	d407      	bmi.n	800d2e0 <_printf_float+0x1f8>
 800d2d0:	6923      	ldr	r3, [r4, #16]
 800d2d2:	4642      	mov	r2, r8
 800d2d4:	4631      	mov	r1, r6
 800d2d6:	4628      	mov	r0, r5
 800d2d8:	47b8      	blx	r7
 800d2da:	3001      	adds	r0, #1
 800d2dc:	d12c      	bne.n	800d338 <_printf_float+0x250>
 800d2de:	e764      	b.n	800d1aa <_printf_float+0xc2>
 800d2e0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d2e4:	f240 80e0 	bls.w	800d4a8 <_printf_float+0x3c0>
 800d2e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d2ec:	2200      	movs	r2, #0
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	f7f3 fbea 	bl	8000ac8 <__aeabi_dcmpeq>
 800d2f4:	2800      	cmp	r0, #0
 800d2f6:	d034      	beq.n	800d362 <_printf_float+0x27a>
 800d2f8:	4a37      	ldr	r2, [pc, #220]	; (800d3d8 <_printf_float+0x2f0>)
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	4631      	mov	r1, r6
 800d2fe:	4628      	mov	r0, r5
 800d300:	47b8      	blx	r7
 800d302:	3001      	adds	r0, #1
 800d304:	f43f af51 	beq.w	800d1aa <_printf_float+0xc2>
 800d308:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d30c:	429a      	cmp	r2, r3
 800d30e:	db02      	blt.n	800d316 <_printf_float+0x22e>
 800d310:	6823      	ldr	r3, [r4, #0]
 800d312:	07d8      	lsls	r0, r3, #31
 800d314:	d510      	bpl.n	800d338 <_printf_float+0x250>
 800d316:	ee18 3a10 	vmov	r3, s16
 800d31a:	4652      	mov	r2, sl
 800d31c:	4631      	mov	r1, r6
 800d31e:	4628      	mov	r0, r5
 800d320:	47b8      	blx	r7
 800d322:	3001      	adds	r0, #1
 800d324:	f43f af41 	beq.w	800d1aa <_printf_float+0xc2>
 800d328:	f04f 0800 	mov.w	r8, #0
 800d32c:	f104 091a 	add.w	r9, r4, #26
 800d330:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d332:	3b01      	subs	r3, #1
 800d334:	4543      	cmp	r3, r8
 800d336:	dc09      	bgt.n	800d34c <_printf_float+0x264>
 800d338:	6823      	ldr	r3, [r4, #0]
 800d33a:	079b      	lsls	r3, r3, #30
 800d33c:	f100 8105 	bmi.w	800d54a <_printf_float+0x462>
 800d340:	68e0      	ldr	r0, [r4, #12]
 800d342:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d344:	4298      	cmp	r0, r3
 800d346:	bfb8      	it	lt
 800d348:	4618      	movlt	r0, r3
 800d34a:	e730      	b.n	800d1ae <_printf_float+0xc6>
 800d34c:	2301      	movs	r3, #1
 800d34e:	464a      	mov	r2, r9
 800d350:	4631      	mov	r1, r6
 800d352:	4628      	mov	r0, r5
 800d354:	47b8      	blx	r7
 800d356:	3001      	adds	r0, #1
 800d358:	f43f af27 	beq.w	800d1aa <_printf_float+0xc2>
 800d35c:	f108 0801 	add.w	r8, r8, #1
 800d360:	e7e6      	b.n	800d330 <_printf_float+0x248>
 800d362:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d364:	2b00      	cmp	r3, #0
 800d366:	dc39      	bgt.n	800d3dc <_printf_float+0x2f4>
 800d368:	4a1b      	ldr	r2, [pc, #108]	; (800d3d8 <_printf_float+0x2f0>)
 800d36a:	2301      	movs	r3, #1
 800d36c:	4631      	mov	r1, r6
 800d36e:	4628      	mov	r0, r5
 800d370:	47b8      	blx	r7
 800d372:	3001      	adds	r0, #1
 800d374:	f43f af19 	beq.w	800d1aa <_printf_float+0xc2>
 800d378:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d37c:	4313      	orrs	r3, r2
 800d37e:	d102      	bne.n	800d386 <_printf_float+0x29e>
 800d380:	6823      	ldr	r3, [r4, #0]
 800d382:	07d9      	lsls	r1, r3, #31
 800d384:	d5d8      	bpl.n	800d338 <_printf_float+0x250>
 800d386:	ee18 3a10 	vmov	r3, s16
 800d38a:	4652      	mov	r2, sl
 800d38c:	4631      	mov	r1, r6
 800d38e:	4628      	mov	r0, r5
 800d390:	47b8      	blx	r7
 800d392:	3001      	adds	r0, #1
 800d394:	f43f af09 	beq.w	800d1aa <_printf_float+0xc2>
 800d398:	f04f 0900 	mov.w	r9, #0
 800d39c:	f104 0a1a 	add.w	sl, r4, #26
 800d3a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3a2:	425b      	negs	r3, r3
 800d3a4:	454b      	cmp	r3, r9
 800d3a6:	dc01      	bgt.n	800d3ac <_printf_float+0x2c4>
 800d3a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3aa:	e792      	b.n	800d2d2 <_printf_float+0x1ea>
 800d3ac:	2301      	movs	r3, #1
 800d3ae:	4652      	mov	r2, sl
 800d3b0:	4631      	mov	r1, r6
 800d3b2:	4628      	mov	r0, r5
 800d3b4:	47b8      	blx	r7
 800d3b6:	3001      	adds	r0, #1
 800d3b8:	f43f aef7 	beq.w	800d1aa <_printf_float+0xc2>
 800d3bc:	f109 0901 	add.w	r9, r9, #1
 800d3c0:	e7ee      	b.n	800d3a0 <_printf_float+0x2b8>
 800d3c2:	bf00      	nop
 800d3c4:	7fefffff 	.word	0x7fefffff
 800d3c8:	0800fb88 	.word	0x0800fb88
 800d3cc:	0800fb8c 	.word	0x0800fb8c
 800d3d0:	0800fb94 	.word	0x0800fb94
 800d3d4:	0800fb90 	.word	0x0800fb90
 800d3d8:	0800fb98 	.word	0x0800fb98
 800d3dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d3de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d3e0:	429a      	cmp	r2, r3
 800d3e2:	bfa8      	it	ge
 800d3e4:	461a      	movge	r2, r3
 800d3e6:	2a00      	cmp	r2, #0
 800d3e8:	4691      	mov	r9, r2
 800d3ea:	dc37      	bgt.n	800d45c <_printf_float+0x374>
 800d3ec:	f04f 0b00 	mov.w	fp, #0
 800d3f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d3f4:	f104 021a 	add.w	r2, r4, #26
 800d3f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d3fa:	9305      	str	r3, [sp, #20]
 800d3fc:	eba3 0309 	sub.w	r3, r3, r9
 800d400:	455b      	cmp	r3, fp
 800d402:	dc33      	bgt.n	800d46c <_printf_float+0x384>
 800d404:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d408:	429a      	cmp	r2, r3
 800d40a:	db3b      	blt.n	800d484 <_printf_float+0x39c>
 800d40c:	6823      	ldr	r3, [r4, #0]
 800d40e:	07da      	lsls	r2, r3, #31
 800d410:	d438      	bmi.n	800d484 <_printf_float+0x39c>
 800d412:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d414:	9a05      	ldr	r2, [sp, #20]
 800d416:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d418:	1a9a      	subs	r2, r3, r2
 800d41a:	eba3 0901 	sub.w	r9, r3, r1
 800d41e:	4591      	cmp	r9, r2
 800d420:	bfa8      	it	ge
 800d422:	4691      	movge	r9, r2
 800d424:	f1b9 0f00 	cmp.w	r9, #0
 800d428:	dc35      	bgt.n	800d496 <_printf_float+0x3ae>
 800d42a:	f04f 0800 	mov.w	r8, #0
 800d42e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d432:	f104 0a1a 	add.w	sl, r4, #26
 800d436:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d43a:	1a9b      	subs	r3, r3, r2
 800d43c:	eba3 0309 	sub.w	r3, r3, r9
 800d440:	4543      	cmp	r3, r8
 800d442:	f77f af79 	ble.w	800d338 <_printf_float+0x250>
 800d446:	2301      	movs	r3, #1
 800d448:	4652      	mov	r2, sl
 800d44a:	4631      	mov	r1, r6
 800d44c:	4628      	mov	r0, r5
 800d44e:	47b8      	blx	r7
 800d450:	3001      	adds	r0, #1
 800d452:	f43f aeaa 	beq.w	800d1aa <_printf_float+0xc2>
 800d456:	f108 0801 	add.w	r8, r8, #1
 800d45a:	e7ec      	b.n	800d436 <_printf_float+0x34e>
 800d45c:	4613      	mov	r3, r2
 800d45e:	4631      	mov	r1, r6
 800d460:	4642      	mov	r2, r8
 800d462:	4628      	mov	r0, r5
 800d464:	47b8      	blx	r7
 800d466:	3001      	adds	r0, #1
 800d468:	d1c0      	bne.n	800d3ec <_printf_float+0x304>
 800d46a:	e69e      	b.n	800d1aa <_printf_float+0xc2>
 800d46c:	2301      	movs	r3, #1
 800d46e:	4631      	mov	r1, r6
 800d470:	4628      	mov	r0, r5
 800d472:	9205      	str	r2, [sp, #20]
 800d474:	47b8      	blx	r7
 800d476:	3001      	adds	r0, #1
 800d478:	f43f ae97 	beq.w	800d1aa <_printf_float+0xc2>
 800d47c:	9a05      	ldr	r2, [sp, #20]
 800d47e:	f10b 0b01 	add.w	fp, fp, #1
 800d482:	e7b9      	b.n	800d3f8 <_printf_float+0x310>
 800d484:	ee18 3a10 	vmov	r3, s16
 800d488:	4652      	mov	r2, sl
 800d48a:	4631      	mov	r1, r6
 800d48c:	4628      	mov	r0, r5
 800d48e:	47b8      	blx	r7
 800d490:	3001      	adds	r0, #1
 800d492:	d1be      	bne.n	800d412 <_printf_float+0x32a>
 800d494:	e689      	b.n	800d1aa <_printf_float+0xc2>
 800d496:	9a05      	ldr	r2, [sp, #20]
 800d498:	464b      	mov	r3, r9
 800d49a:	4442      	add	r2, r8
 800d49c:	4631      	mov	r1, r6
 800d49e:	4628      	mov	r0, r5
 800d4a0:	47b8      	blx	r7
 800d4a2:	3001      	adds	r0, #1
 800d4a4:	d1c1      	bne.n	800d42a <_printf_float+0x342>
 800d4a6:	e680      	b.n	800d1aa <_printf_float+0xc2>
 800d4a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d4aa:	2a01      	cmp	r2, #1
 800d4ac:	dc01      	bgt.n	800d4b2 <_printf_float+0x3ca>
 800d4ae:	07db      	lsls	r3, r3, #31
 800d4b0:	d538      	bpl.n	800d524 <_printf_float+0x43c>
 800d4b2:	2301      	movs	r3, #1
 800d4b4:	4642      	mov	r2, r8
 800d4b6:	4631      	mov	r1, r6
 800d4b8:	4628      	mov	r0, r5
 800d4ba:	47b8      	blx	r7
 800d4bc:	3001      	adds	r0, #1
 800d4be:	f43f ae74 	beq.w	800d1aa <_printf_float+0xc2>
 800d4c2:	ee18 3a10 	vmov	r3, s16
 800d4c6:	4652      	mov	r2, sl
 800d4c8:	4631      	mov	r1, r6
 800d4ca:	4628      	mov	r0, r5
 800d4cc:	47b8      	blx	r7
 800d4ce:	3001      	adds	r0, #1
 800d4d0:	f43f ae6b 	beq.w	800d1aa <_printf_float+0xc2>
 800d4d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d4d8:	2200      	movs	r2, #0
 800d4da:	2300      	movs	r3, #0
 800d4dc:	f7f3 faf4 	bl	8000ac8 <__aeabi_dcmpeq>
 800d4e0:	b9d8      	cbnz	r0, 800d51a <_printf_float+0x432>
 800d4e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d4e4:	f108 0201 	add.w	r2, r8, #1
 800d4e8:	3b01      	subs	r3, #1
 800d4ea:	4631      	mov	r1, r6
 800d4ec:	4628      	mov	r0, r5
 800d4ee:	47b8      	blx	r7
 800d4f0:	3001      	adds	r0, #1
 800d4f2:	d10e      	bne.n	800d512 <_printf_float+0x42a>
 800d4f4:	e659      	b.n	800d1aa <_printf_float+0xc2>
 800d4f6:	2301      	movs	r3, #1
 800d4f8:	4652      	mov	r2, sl
 800d4fa:	4631      	mov	r1, r6
 800d4fc:	4628      	mov	r0, r5
 800d4fe:	47b8      	blx	r7
 800d500:	3001      	adds	r0, #1
 800d502:	f43f ae52 	beq.w	800d1aa <_printf_float+0xc2>
 800d506:	f108 0801 	add.w	r8, r8, #1
 800d50a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d50c:	3b01      	subs	r3, #1
 800d50e:	4543      	cmp	r3, r8
 800d510:	dcf1      	bgt.n	800d4f6 <_printf_float+0x40e>
 800d512:	464b      	mov	r3, r9
 800d514:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d518:	e6dc      	b.n	800d2d4 <_printf_float+0x1ec>
 800d51a:	f04f 0800 	mov.w	r8, #0
 800d51e:	f104 0a1a 	add.w	sl, r4, #26
 800d522:	e7f2      	b.n	800d50a <_printf_float+0x422>
 800d524:	2301      	movs	r3, #1
 800d526:	4642      	mov	r2, r8
 800d528:	e7df      	b.n	800d4ea <_printf_float+0x402>
 800d52a:	2301      	movs	r3, #1
 800d52c:	464a      	mov	r2, r9
 800d52e:	4631      	mov	r1, r6
 800d530:	4628      	mov	r0, r5
 800d532:	47b8      	blx	r7
 800d534:	3001      	adds	r0, #1
 800d536:	f43f ae38 	beq.w	800d1aa <_printf_float+0xc2>
 800d53a:	f108 0801 	add.w	r8, r8, #1
 800d53e:	68e3      	ldr	r3, [r4, #12]
 800d540:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d542:	1a5b      	subs	r3, r3, r1
 800d544:	4543      	cmp	r3, r8
 800d546:	dcf0      	bgt.n	800d52a <_printf_float+0x442>
 800d548:	e6fa      	b.n	800d340 <_printf_float+0x258>
 800d54a:	f04f 0800 	mov.w	r8, #0
 800d54e:	f104 0919 	add.w	r9, r4, #25
 800d552:	e7f4      	b.n	800d53e <_printf_float+0x456>

0800d554 <_printf_common>:
 800d554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d558:	4616      	mov	r6, r2
 800d55a:	4699      	mov	r9, r3
 800d55c:	688a      	ldr	r2, [r1, #8]
 800d55e:	690b      	ldr	r3, [r1, #16]
 800d560:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d564:	4293      	cmp	r3, r2
 800d566:	bfb8      	it	lt
 800d568:	4613      	movlt	r3, r2
 800d56a:	6033      	str	r3, [r6, #0]
 800d56c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d570:	4607      	mov	r7, r0
 800d572:	460c      	mov	r4, r1
 800d574:	b10a      	cbz	r2, 800d57a <_printf_common+0x26>
 800d576:	3301      	adds	r3, #1
 800d578:	6033      	str	r3, [r6, #0]
 800d57a:	6823      	ldr	r3, [r4, #0]
 800d57c:	0699      	lsls	r1, r3, #26
 800d57e:	bf42      	ittt	mi
 800d580:	6833      	ldrmi	r3, [r6, #0]
 800d582:	3302      	addmi	r3, #2
 800d584:	6033      	strmi	r3, [r6, #0]
 800d586:	6825      	ldr	r5, [r4, #0]
 800d588:	f015 0506 	ands.w	r5, r5, #6
 800d58c:	d106      	bne.n	800d59c <_printf_common+0x48>
 800d58e:	f104 0a19 	add.w	sl, r4, #25
 800d592:	68e3      	ldr	r3, [r4, #12]
 800d594:	6832      	ldr	r2, [r6, #0]
 800d596:	1a9b      	subs	r3, r3, r2
 800d598:	42ab      	cmp	r3, r5
 800d59a:	dc26      	bgt.n	800d5ea <_printf_common+0x96>
 800d59c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d5a0:	1e13      	subs	r3, r2, #0
 800d5a2:	6822      	ldr	r2, [r4, #0]
 800d5a4:	bf18      	it	ne
 800d5a6:	2301      	movne	r3, #1
 800d5a8:	0692      	lsls	r2, r2, #26
 800d5aa:	d42b      	bmi.n	800d604 <_printf_common+0xb0>
 800d5ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d5b0:	4649      	mov	r1, r9
 800d5b2:	4638      	mov	r0, r7
 800d5b4:	47c0      	blx	r8
 800d5b6:	3001      	adds	r0, #1
 800d5b8:	d01e      	beq.n	800d5f8 <_printf_common+0xa4>
 800d5ba:	6823      	ldr	r3, [r4, #0]
 800d5bc:	68e5      	ldr	r5, [r4, #12]
 800d5be:	6832      	ldr	r2, [r6, #0]
 800d5c0:	f003 0306 	and.w	r3, r3, #6
 800d5c4:	2b04      	cmp	r3, #4
 800d5c6:	bf08      	it	eq
 800d5c8:	1aad      	subeq	r5, r5, r2
 800d5ca:	68a3      	ldr	r3, [r4, #8]
 800d5cc:	6922      	ldr	r2, [r4, #16]
 800d5ce:	bf0c      	ite	eq
 800d5d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d5d4:	2500      	movne	r5, #0
 800d5d6:	4293      	cmp	r3, r2
 800d5d8:	bfc4      	itt	gt
 800d5da:	1a9b      	subgt	r3, r3, r2
 800d5dc:	18ed      	addgt	r5, r5, r3
 800d5de:	2600      	movs	r6, #0
 800d5e0:	341a      	adds	r4, #26
 800d5e2:	42b5      	cmp	r5, r6
 800d5e4:	d11a      	bne.n	800d61c <_printf_common+0xc8>
 800d5e6:	2000      	movs	r0, #0
 800d5e8:	e008      	b.n	800d5fc <_printf_common+0xa8>
 800d5ea:	2301      	movs	r3, #1
 800d5ec:	4652      	mov	r2, sl
 800d5ee:	4649      	mov	r1, r9
 800d5f0:	4638      	mov	r0, r7
 800d5f2:	47c0      	blx	r8
 800d5f4:	3001      	adds	r0, #1
 800d5f6:	d103      	bne.n	800d600 <_printf_common+0xac>
 800d5f8:	f04f 30ff 	mov.w	r0, #4294967295
 800d5fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d600:	3501      	adds	r5, #1
 800d602:	e7c6      	b.n	800d592 <_printf_common+0x3e>
 800d604:	18e1      	adds	r1, r4, r3
 800d606:	1c5a      	adds	r2, r3, #1
 800d608:	2030      	movs	r0, #48	; 0x30
 800d60a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d60e:	4422      	add	r2, r4
 800d610:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d614:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d618:	3302      	adds	r3, #2
 800d61a:	e7c7      	b.n	800d5ac <_printf_common+0x58>
 800d61c:	2301      	movs	r3, #1
 800d61e:	4622      	mov	r2, r4
 800d620:	4649      	mov	r1, r9
 800d622:	4638      	mov	r0, r7
 800d624:	47c0      	blx	r8
 800d626:	3001      	adds	r0, #1
 800d628:	d0e6      	beq.n	800d5f8 <_printf_common+0xa4>
 800d62a:	3601      	adds	r6, #1
 800d62c:	e7d9      	b.n	800d5e2 <_printf_common+0x8e>
	...

0800d630 <_printf_i>:
 800d630:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d634:	7e0f      	ldrb	r7, [r1, #24]
 800d636:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d638:	2f78      	cmp	r7, #120	; 0x78
 800d63a:	4691      	mov	r9, r2
 800d63c:	4680      	mov	r8, r0
 800d63e:	460c      	mov	r4, r1
 800d640:	469a      	mov	sl, r3
 800d642:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d646:	d807      	bhi.n	800d658 <_printf_i+0x28>
 800d648:	2f62      	cmp	r7, #98	; 0x62
 800d64a:	d80a      	bhi.n	800d662 <_printf_i+0x32>
 800d64c:	2f00      	cmp	r7, #0
 800d64e:	f000 80d8 	beq.w	800d802 <_printf_i+0x1d2>
 800d652:	2f58      	cmp	r7, #88	; 0x58
 800d654:	f000 80a3 	beq.w	800d79e <_printf_i+0x16e>
 800d658:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d65c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d660:	e03a      	b.n	800d6d8 <_printf_i+0xa8>
 800d662:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d666:	2b15      	cmp	r3, #21
 800d668:	d8f6      	bhi.n	800d658 <_printf_i+0x28>
 800d66a:	a101      	add	r1, pc, #4	; (adr r1, 800d670 <_printf_i+0x40>)
 800d66c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d670:	0800d6c9 	.word	0x0800d6c9
 800d674:	0800d6dd 	.word	0x0800d6dd
 800d678:	0800d659 	.word	0x0800d659
 800d67c:	0800d659 	.word	0x0800d659
 800d680:	0800d659 	.word	0x0800d659
 800d684:	0800d659 	.word	0x0800d659
 800d688:	0800d6dd 	.word	0x0800d6dd
 800d68c:	0800d659 	.word	0x0800d659
 800d690:	0800d659 	.word	0x0800d659
 800d694:	0800d659 	.word	0x0800d659
 800d698:	0800d659 	.word	0x0800d659
 800d69c:	0800d7e9 	.word	0x0800d7e9
 800d6a0:	0800d70d 	.word	0x0800d70d
 800d6a4:	0800d7cb 	.word	0x0800d7cb
 800d6a8:	0800d659 	.word	0x0800d659
 800d6ac:	0800d659 	.word	0x0800d659
 800d6b0:	0800d80b 	.word	0x0800d80b
 800d6b4:	0800d659 	.word	0x0800d659
 800d6b8:	0800d70d 	.word	0x0800d70d
 800d6bc:	0800d659 	.word	0x0800d659
 800d6c0:	0800d659 	.word	0x0800d659
 800d6c4:	0800d7d3 	.word	0x0800d7d3
 800d6c8:	682b      	ldr	r3, [r5, #0]
 800d6ca:	1d1a      	adds	r2, r3, #4
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	602a      	str	r2, [r5, #0]
 800d6d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d6d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d6d8:	2301      	movs	r3, #1
 800d6da:	e0a3      	b.n	800d824 <_printf_i+0x1f4>
 800d6dc:	6820      	ldr	r0, [r4, #0]
 800d6de:	6829      	ldr	r1, [r5, #0]
 800d6e0:	0606      	lsls	r6, r0, #24
 800d6e2:	f101 0304 	add.w	r3, r1, #4
 800d6e6:	d50a      	bpl.n	800d6fe <_printf_i+0xce>
 800d6e8:	680e      	ldr	r6, [r1, #0]
 800d6ea:	602b      	str	r3, [r5, #0]
 800d6ec:	2e00      	cmp	r6, #0
 800d6ee:	da03      	bge.n	800d6f8 <_printf_i+0xc8>
 800d6f0:	232d      	movs	r3, #45	; 0x2d
 800d6f2:	4276      	negs	r6, r6
 800d6f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d6f8:	485e      	ldr	r0, [pc, #376]	; (800d874 <_printf_i+0x244>)
 800d6fa:	230a      	movs	r3, #10
 800d6fc:	e019      	b.n	800d732 <_printf_i+0x102>
 800d6fe:	680e      	ldr	r6, [r1, #0]
 800d700:	602b      	str	r3, [r5, #0]
 800d702:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d706:	bf18      	it	ne
 800d708:	b236      	sxthne	r6, r6
 800d70a:	e7ef      	b.n	800d6ec <_printf_i+0xbc>
 800d70c:	682b      	ldr	r3, [r5, #0]
 800d70e:	6820      	ldr	r0, [r4, #0]
 800d710:	1d19      	adds	r1, r3, #4
 800d712:	6029      	str	r1, [r5, #0]
 800d714:	0601      	lsls	r1, r0, #24
 800d716:	d501      	bpl.n	800d71c <_printf_i+0xec>
 800d718:	681e      	ldr	r6, [r3, #0]
 800d71a:	e002      	b.n	800d722 <_printf_i+0xf2>
 800d71c:	0646      	lsls	r6, r0, #25
 800d71e:	d5fb      	bpl.n	800d718 <_printf_i+0xe8>
 800d720:	881e      	ldrh	r6, [r3, #0]
 800d722:	4854      	ldr	r0, [pc, #336]	; (800d874 <_printf_i+0x244>)
 800d724:	2f6f      	cmp	r7, #111	; 0x6f
 800d726:	bf0c      	ite	eq
 800d728:	2308      	moveq	r3, #8
 800d72a:	230a      	movne	r3, #10
 800d72c:	2100      	movs	r1, #0
 800d72e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d732:	6865      	ldr	r5, [r4, #4]
 800d734:	60a5      	str	r5, [r4, #8]
 800d736:	2d00      	cmp	r5, #0
 800d738:	bfa2      	ittt	ge
 800d73a:	6821      	ldrge	r1, [r4, #0]
 800d73c:	f021 0104 	bicge.w	r1, r1, #4
 800d740:	6021      	strge	r1, [r4, #0]
 800d742:	b90e      	cbnz	r6, 800d748 <_printf_i+0x118>
 800d744:	2d00      	cmp	r5, #0
 800d746:	d04d      	beq.n	800d7e4 <_printf_i+0x1b4>
 800d748:	4615      	mov	r5, r2
 800d74a:	fbb6 f1f3 	udiv	r1, r6, r3
 800d74e:	fb03 6711 	mls	r7, r3, r1, r6
 800d752:	5dc7      	ldrb	r7, [r0, r7]
 800d754:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d758:	4637      	mov	r7, r6
 800d75a:	42bb      	cmp	r3, r7
 800d75c:	460e      	mov	r6, r1
 800d75e:	d9f4      	bls.n	800d74a <_printf_i+0x11a>
 800d760:	2b08      	cmp	r3, #8
 800d762:	d10b      	bne.n	800d77c <_printf_i+0x14c>
 800d764:	6823      	ldr	r3, [r4, #0]
 800d766:	07de      	lsls	r6, r3, #31
 800d768:	d508      	bpl.n	800d77c <_printf_i+0x14c>
 800d76a:	6923      	ldr	r3, [r4, #16]
 800d76c:	6861      	ldr	r1, [r4, #4]
 800d76e:	4299      	cmp	r1, r3
 800d770:	bfde      	ittt	le
 800d772:	2330      	movle	r3, #48	; 0x30
 800d774:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d778:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d77c:	1b52      	subs	r2, r2, r5
 800d77e:	6122      	str	r2, [r4, #16]
 800d780:	f8cd a000 	str.w	sl, [sp]
 800d784:	464b      	mov	r3, r9
 800d786:	aa03      	add	r2, sp, #12
 800d788:	4621      	mov	r1, r4
 800d78a:	4640      	mov	r0, r8
 800d78c:	f7ff fee2 	bl	800d554 <_printf_common>
 800d790:	3001      	adds	r0, #1
 800d792:	d14c      	bne.n	800d82e <_printf_i+0x1fe>
 800d794:	f04f 30ff 	mov.w	r0, #4294967295
 800d798:	b004      	add	sp, #16
 800d79a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d79e:	4835      	ldr	r0, [pc, #212]	; (800d874 <_printf_i+0x244>)
 800d7a0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800d7a4:	6829      	ldr	r1, [r5, #0]
 800d7a6:	6823      	ldr	r3, [r4, #0]
 800d7a8:	f851 6b04 	ldr.w	r6, [r1], #4
 800d7ac:	6029      	str	r1, [r5, #0]
 800d7ae:	061d      	lsls	r5, r3, #24
 800d7b0:	d514      	bpl.n	800d7dc <_printf_i+0x1ac>
 800d7b2:	07df      	lsls	r7, r3, #31
 800d7b4:	bf44      	itt	mi
 800d7b6:	f043 0320 	orrmi.w	r3, r3, #32
 800d7ba:	6023      	strmi	r3, [r4, #0]
 800d7bc:	b91e      	cbnz	r6, 800d7c6 <_printf_i+0x196>
 800d7be:	6823      	ldr	r3, [r4, #0]
 800d7c0:	f023 0320 	bic.w	r3, r3, #32
 800d7c4:	6023      	str	r3, [r4, #0]
 800d7c6:	2310      	movs	r3, #16
 800d7c8:	e7b0      	b.n	800d72c <_printf_i+0xfc>
 800d7ca:	6823      	ldr	r3, [r4, #0]
 800d7cc:	f043 0320 	orr.w	r3, r3, #32
 800d7d0:	6023      	str	r3, [r4, #0]
 800d7d2:	2378      	movs	r3, #120	; 0x78
 800d7d4:	4828      	ldr	r0, [pc, #160]	; (800d878 <_printf_i+0x248>)
 800d7d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d7da:	e7e3      	b.n	800d7a4 <_printf_i+0x174>
 800d7dc:	0659      	lsls	r1, r3, #25
 800d7de:	bf48      	it	mi
 800d7e0:	b2b6      	uxthmi	r6, r6
 800d7e2:	e7e6      	b.n	800d7b2 <_printf_i+0x182>
 800d7e4:	4615      	mov	r5, r2
 800d7e6:	e7bb      	b.n	800d760 <_printf_i+0x130>
 800d7e8:	682b      	ldr	r3, [r5, #0]
 800d7ea:	6826      	ldr	r6, [r4, #0]
 800d7ec:	6961      	ldr	r1, [r4, #20]
 800d7ee:	1d18      	adds	r0, r3, #4
 800d7f0:	6028      	str	r0, [r5, #0]
 800d7f2:	0635      	lsls	r5, r6, #24
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	d501      	bpl.n	800d7fc <_printf_i+0x1cc>
 800d7f8:	6019      	str	r1, [r3, #0]
 800d7fa:	e002      	b.n	800d802 <_printf_i+0x1d2>
 800d7fc:	0670      	lsls	r0, r6, #25
 800d7fe:	d5fb      	bpl.n	800d7f8 <_printf_i+0x1c8>
 800d800:	8019      	strh	r1, [r3, #0]
 800d802:	2300      	movs	r3, #0
 800d804:	6123      	str	r3, [r4, #16]
 800d806:	4615      	mov	r5, r2
 800d808:	e7ba      	b.n	800d780 <_printf_i+0x150>
 800d80a:	682b      	ldr	r3, [r5, #0]
 800d80c:	1d1a      	adds	r2, r3, #4
 800d80e:	602a      	str	r2, [r5, #0]
 800d810:	681d      	ldr	r5, [r3, #0]
 800d812:	6862      	ldr	r2, [r4, #4]
 800d814:	2100      	movs	r1, #0
 800d816:	4628      	mov	r0, r5
 800d818:	f7f2 fce2 	bl	80001e0 <memchr>
 800d81c:	b108      	cbz	r0, 800d822 <_printf_i+0x1f2>
 800d81e:	1b40      	subs	r0, r0, r5
 800d820:	6060      	str	r0, [r4, #4]
 800d822:	6863      	ldr	r3, [r4, #4]
 800d824:	6123      	str	r3, [r4, #16]
 800d826:	2300      	movs	r3, #0
 800d828:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d82c:	e7a8      	b.n	800d780 <_printf_i+0x150>
 800d82e:	6923      	ldr	r3, [r4, #16]
 800d830:	462a      	mov	r2, r5
 800d832:	4649      	mov	r1, r9
 800d834:	4640      	mov	r0, r8
 800d836:	47d0      	blx	sl
 800d838:	3001      	adds	r0, #1
 800d83a:	d0ab      	beq.n	800d794 <_printf_i+0x164>
 800d83c:	6823      	ldr	r3, [r4, #0]
 800d83e:	079b      	lsls	r3, r3, #30
 800d840:	d413      	bmi.n	800d86a <_printf_i+0x23a>
 800d842:	68e0      	ldr	r0, [r4, #12]
 800d844:	9b03      	ldr	r3, [sp, #12]
 800d846:	4298      	cmp	r0, r3
 800d848:	bfb8      	it	lt
 800d84a:	4618      	movlt	r0, r3
 800d84c:	e7a4      	b.n	800d798 <_printf_i+0x168>
 800d84e:	2301      	movs	r3, #1
 800d850:	4632      	mov	r2, r6
 800d852:	4649      	mov	r1, r9
 800d854:	4640      	mov	r0, r8
 800d856:	47d0      	blx	sl
 800d858:	3001      	adds	r0, #1
 800d85a:	d09b      	beq.n	800d794 <_printf_i+0x164>
 800d85c:	3501      	adds	r5, #1
 800d85e:	68e3      	ldr	r3, [r4, #12]
 800d860:	9903      	ldr	r1, [sp, #12]
 800d862:	1a5b      	subs	r3, r3, r1
 800d864:	42ab      	cmp	r3, r5
 800d866:	dcf2      	bgt.n	800d84e <_printf_i+0x21e>
 800d868:	e7eb      	b.n	800d842 <_printf_i+0x212>
 800d86a:	2500      	movs	r5, #0
 800d86c:	f104 0619 	add.w	r6, r4, #25
 800d870:	e7f5      	b.n	800d85e <_printf_i+0x22e>
 800d872:	bf00      	nop
 800d874:	0800fb9a 	.word	0x0800fb9a
 800d878:	0800fbab 	.word	0x0800fbab

0800d87c <_puts_r>:
 800d87c:	b570      	push	{r4, r5, r6, lr}
 800d87e:	460e      	mov	r6, r1
 800d880:	4605      	mov	r5, r0
 800d882:	b118      	cbz	r0, 800d88c <_puts_r+0x10>
 800d884:	6983      	ldr	r3, [r0, #24]
 800d886:	b90b      	cbnz	r3, 800d88c <_puts_r+0x10>
 800d888:	f001 f8c2 	bl	800ea10 <__sinit>
 800d88c:	69ab      	ldr	r3, [r5, #24]
 800d88e:	68ac      	ldr	r4, [r5, #8]
 800d890:	b913      	cbnz	r3, 800d898 <_puts_r+0x1c>
 800d892:	4628      	mov	r0, r5
 800d894:	f001 f8bc 	bl	800ea10 <__sinit>
 800d898:	4b2c      	ldr	r3, [pc, #176]	; (800d94c <_puts_r+0xd0>)
 800d89a:	429c      	cmp	r4, r3
 800d89c:	d120      	bne.n	800d8e0 <_puts_r+0x64>
 800d89e:	686c      	ldr	r4, [r5, #4]
 800d8a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d8a2:	07db      	lsls	r3, r3, #31
 800d8a4:	d405      	bmi.n	800d8b2 <_puts_r+0x36>
 800d8a6:	89a3      	ldrh	r3, [r4, #12]
 800d8a8:	0598      	lsls	r0, r3, #22
 800d8aa:	d402      	bmi.n	800d8b2 <_puts_r+0x36>
 800d8ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d8ae:	f001 f952 	bl	800eb56 <__retarget_lock_acquire_recursive>
 800d8b2:	89a3      	ldrh	r3, [r4, #12]
 800d8b4:	0719      	lsls	r1, r3, #28
 800d8b6:	d51d      	bpl.n	800d8f4 <_puts_r+0x78>
 800d8b8:	6923      	ldr	r3, [r4, #16]
 800d8ba:	b1db      	cbz	r3, 800d8f4 <_puts_r+0x78>
 800d8bc:	3e01      	subs	r6, #1
 800d8be:	68a3      	ldr	r3, [r4, #8]
 800d8c0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d8c4:	3b01      	subs	r3, #1
 800d8c6:	60a3      	str	r3, [r4, #8]
 800d8c8:	bb39      	cbnz	r1, 800d91a <_puts_r+0x9e>
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	da38      	bge.n	800d940 <_puts_r+0xc4>
 800d8ce:	4622      	mov	r2, r4
 800d8d0:	210a      	movs	r1, #10
 800d8d2:	4628      	mov	r0, r5
 800d8d4:	f000 f848 	bl	800d968 <__swbuf_r>
 800d8d8:	3001      	adds	r0, #1
 800d8da:	d011      	beq.n	800d900 <_puts_r+0x84>
 800d8dc:	250a      	movs	r5, #10
 800d8de:	e011      	b.n	800d904 <_puts_r+0x88>
 800d8e0:	4b1b      	ldr	r3, [pc, #108]	; (800d950 <_puts_r+0xd4>)
 800d8e2:	429c      	cmp	r4, r3
 800d8e4:	d101      	bne.n	800d8ea <_puts_r+0x6e>
 800d8e6:	68ac      	ldr	r4, [r5, #8]
 800d8e8:	e7da      	b.n	800d8a0 <_puts_r+0x24>
 800d8ea:	4b1a      	ldr	r3, [pc, #104]	; (800d954 <_puts_r+0xd8>)
 800d8ec:	429c      	cmp	r4, r3
 800d8ee:	bf08      	it	eq
 800d8f0:	68ec      	ldreq	r4, [r5, #12]
 800d8f2:	e7d5      	b.n	800d8a0 <_puts_r+0x24>
 800d8f4:	4621      	mov	r1, r4
 800d8f6:	4628      	mov	r0, r5
 800d8f8:	f000 f888 	bl	800da0c <__swsetup_r>
 800d8fc:	2800      	cmp	r0, #0
 800d8fe:	d0dd      	beq.n	800d8bc <_puts_r+0x40>
 800d900:	f04f 35ff 	mov.w	r5, #4294967295
 800d904:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d906:	07da      	lsls	r2, r3, #31
 800d908:	d405      	bmi.n	800d916 <_puts_r+0x9a>
 800d90a:	89a3      	ldrh	r3, [r4, #12]
 800d90c:	059b      	lsls	r3, r3, #22
 800d90e:	d402      	bmi.n	800d916 <_puts_r+0x9a>
 800d910:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d912:	f001 f921 	bl	800eb58 <__retarget_lock_release_recursive>
 800d916:	4628      	mov	r0, r5
 800d918:	bd70      	pop	{r4, r5, r6, pc}
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	da04      	bge.n	800d928 <_puts_r+0xac>
 800d91e:	69a2      	ldr	r2, [r4, #24]
 800d920:	429a      	cmp	r2, r3
 800d922:	dc06      	bgt.n	800d932 <_puts_r+0xb6>
 800d924:	290a      	cmp	r1, #10
 800d926:	d004      	beq.n	800d932 <_puts_r+0xb6>
 800d928:	6823      	ldr	r3, [r4, #0]
 800d92a:	1c5a      	adds	r2, r3, #1
 800d92c:	6022      	str	r2, [r4, #0]
 800d92e:	7019      	strb	r1, [r3, #0]
 800d930:	e7c5      	b.n	800d8be <_puts_r+0x42>
 800d932:	4622      	mov	r2, r4
 800d934:	4628      	mov	r0, r5
 800d936:	f000 f817 	bl	800d968 <__swbuf_r>
 800d93a:	3001      	adds	r0, #1
 800d93c:	d1bf      	bne.n	800d8be <_puts_r+0x42>
 800d93e:	e7df      	b.n	800d900 <_puts_r+0x84>
 800d940:	6823      	ldr	r3, [r4, #0]
 800d942:	250a      	movs	r5, #10
 800d944:	1c5a      	adds	r2, r3, #1
 800d946:	6022      	str	r2, [r4, #0]
 800d948:	701d      	strb	r5, [r3, #0]
 800d94a:	e7db      	b.n	800d904 <_puts_r+0x88>
 800d94c:	0800fc6c 	.word	0x0800fc6c
 800d950:	0800fc8c 	.word	0x0800fc8c
 800d954:	0800fc4c 	.word	0x0800fc4c

0800d958 <puts>:
 800d958:	4b02      	ldr	r3, [pc, #8]	; (800d964 <puts+0xc>)
 800d95a:	4601      	mov	r1, r0
 800d95c:	6818      	ldr	r0, [r3, #0]
 800d95e:	f7ff bf8d 	b.w	800d87c <_puts_r>
 800d962:	bf00      	nop
 800d964:	20000164 	.word	0x20000164

0800d968 <__swbuf_r>:
 800d968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d96a:	460e      	mov	r6, r1
 800d96c:	4614      	mov	r4, r2
 800d96e:	4605      	mov	r5, r0
 800d970:	b118      	cbz	r0, 800d97a <__swbuf_r+0x12>
 800d972:	6983      	ldr	r3, [r0, #24]
 800d974:	b90b      	cbnz	r3, 800d97a <__swbuf_r+0x12>
 800d976:	f001 f84b 	bl	800ea10 <__sinit>
 800d97a:	4b21      	ldr	r3, [pc, #132]	; (800da00 <__swbuf_r+0x98>)
 800d97c:	429c      	cmp	r4, r3
 800d97e:	d12b      	bne.n	800d9d8 <__swbuf_r+0x70>
 800d980:	686c      	ldr	r4, [r5, #4]
 800d982:	69a3      	ldr	r3, [r4, #24]
 800d984:	60a3      	str	r3, [r4, #8]
 800d986:	89a3      	ldrh	r3, [r4, #12]
 800d988:	071a      	lsls	r2, r3, #28
 800d98a:	d52f      	bpl.n	800d9ec <__swbuf_r+0x84>
 800d98c:	6923      	ldr	r3, [r4, #16]
 800d98e:	b36b      	cbz	r3, 800d9ec <__swbuf_r+0x84>
 800d990:	6923      	ldr	r3, [r4, #16]
 800d992:	6820      	ldr	r0, [r4, #0]
 800d994:	1ac0      	subs	r0, r0, r3
 800d996:	6963      	ldr	r3, [r4, #20]
 800d998:	b2f6      	uxtb	r6, r6
 800d99a:	4283      	cmp	r3, r0
 800d99c:	4637      	mov	r7, r6
 800d99e:	dc04      	bgt.n	800d9aa <__swbuf_r+0x42>
 800d9a0:	4621      	mov	r1, r4
 800d9a2:	4628      	mov	r0, r5
 800d9a4:	f000 ffa0 	bl	800e8e8 <_fflush_r>
 800d9a8:	bb30      	cbnz	r0, 800d9f8 <__swbuf_r+0x90>
 800d9aa:	68a3      	ldr	r3, [r4, #8]
 800d9ac:	3b01      	subs	r3, #1
 800d9ae:	60a3      	str	r3, [r4, #8]
 800d9b0:	6823      	ldr	r3, [r4, #0]
 800d9b2:	1c5a      	adds	r2, r3, #1
 800d9b4:	6022      	str	r2, [r4, #0]
 800d9b6:	701e      	strb	r6, [r3, #0]
 800d9b8:	6963      	ldr	r3, [r4, #20]
 800d9ba:	3001      	adds	r0, #1
 800d9bc:	4283      	cmp	r3, r0
 800d9be:	d004      	beq.n	800d9ca <__swbuf_r+0x62>
 800d9c0:	89a3      	ldrh	r3, [r4, #12]
 800d9c2:	07db      	lsls	r3, r3, #31
 800d9c4:	d506      	bpl.n	800d9d4 <__swbuf_r+0x6c>
 800d9c6:	2e0a      	cmp	r6, #10
 800d9c8:	d104      	bne.n	800d9d4 <__swbuf_r+0x6c>
 800d9ca:	4621      	mov	r1, r4
 800d9cc:	4628      	mov	r0, r5
 800d9ce:	f000 ff8b 	bl	800e8e8 <_fflush_r>
 800d9d2:	b988      	cbnz	r0, 800d9f8 <__swbuf_r+0x90>
 800d9d4:	4638      	mov	r0, r7
 800d9d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d9d8:	4b0a      	ldr	r3, [pc, #40]	; (800da04 <__swbuf_r+0x9c>)
 800d9da:	429c      	cmp	r4, r3
 800d9dc:	d101      	bne.n	800d9e2 <__swbuf_r+0x7a>
 800d9de:	68ac      	ldr	r4, [r5, #8]
 800d9e0:	e7cf      	b.n	800d982 <__swbuf_r+0x1a>
 800d9e2:	4b09      	ldr	r3, [pc, #36]	; (800da08 <__swbuf_r+0xa0>)
 800d9e4:	429c      	cmp	r4, r3
 800d9e6:	bf08      	it	eq
 800d9e8:	68ec      	ldreq	r4, [r5, #12]
 800d9ea:	e7ca      	b.n	800d982 <__swbuf_r+0x1a>
 800d9ec:	4621      	mov	r1, r4
 800d9ee:	4628      	mov	r0, r5
 800d9f0:	f000 f80c 	bl	800da0c <__swsetup_r>
 800d9f4:	2800      	cmp	r0, #0
 800d9f6:	d0cb      	beq.n	800d990 <__swbuf_r+0x28>
 800d9f8:	f04f 37ff 	mov.w	r7, #4294967295
 800d9fc:	e7ea      	b.n	800d9d4 <__swbuf_r+0x6c>
 800d9fe:	bf00      	nop
 800da00:	0800fc6c 	.word	0x0800fc6c
 800da04:	0800fc8c 	.word	0x0800fc8c
 800da08:	0800fc4c 	.word	0x0800fc4c

0800da0c <__swsetup_r>:
 800da0c:	4b32      	ldr	r3, [pc, #200]	; (800dad8 <__swsetup_r+0xcc>)
 800da0e:	b570      	push	{r4, r5, r6, lr}
 800da10:	681d      	ldr	r5, [r3, #0]
 800da12:	4606      	mov	r6, r0
 800da14:	460c      	mov	r4, r1
 800da16:	b125      	cbz	r5, 800da22 <__swsetup_r+0x16>
 800da18:	69ab      	ldr	r3, [r5, #24]
 800da1a:	b913      	cbnz	r3, 800da22 <__swsetup_r+0x16>
 800da1c:	4628      	mov	r0, r5
 800da1e:	f000 fff7 	bl	800ea10 <__sinit>
 800da22:	4b2e      	ldr	r3, [pc, #184]	; (800dadc <__swsetup_r+0xd0>)
 800da24:	429c      	cmp	r4, r3
 800da26:	d10f      	bne.n	800da48 <__swsetup_r+0x3c>
 800da28:	686c      	ldr	r4, [r5, #4]
 800da2a:	89a3      	ldrh	r3, [r4, #12]
 800da2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800da30:	0719      	lsls	r1, r3, #28
 800da32:	d42c      	bmi.n	800da8e <__swsetup_r+0x82>
 800da34:	06dd      	lsls	r5, r3, #27
 800da36:	d411      	bmi.n	800da5c <__swsetup_r+0x50>
 800da38:	2309      	movs	r3, #9
 800da3a:	6033      	str	r3, [r6, #0]
 800da3c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800da40:	81a3      	strh	r3, [r4, #12]
 800da42:	f04f 30ff 	mov.w	r0, #4294967295
 800da46:	e03e      	b.n	800dac6 <__swsetup_r+0xba>
 800da48:	4b25      	ldr	r3, [pc, #148]	; (800dae0 <__swsetup_r+0xd4>)
 800da4a:	429c      	cmp	r4, r3
 800da4c:	d101      	bne.n	800da52 <__swsetup_r+0x46>
 800da4e:	68ac      	ldr	r4, [r5, #8]
 800da50:	e7eb      	b.n	800da2a <__swsetup_r+0x1e>
 800da52:	4b24      	ldr	r3, [pc, #144]	; (800dae4 <__swsetup_r+0xd8>)
 800da54:	429c      	cmp	r4, r3
 800da56:	bf08      	it	eq
 800da58:	68ec      	ldreq	r4, [r5, #12]
 800da5a:	e7e6      	b.n	800da2a <__swsetup_r+0x1e>
 800da5c:	0758      	lsls	r0, r3, #29
 800da5e:	d512      	bpl.n	800da86 <__swsetup_r+0x7a>
 800da60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800da62:	b141      	cbz	r1, 800da76 <__swsetup_r+0x6a>
 800da64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800da68:	4299      	cmp	r1, r3
 800da6a:	d002      	beq.n	800da72 <__swsetup_r+0x66>
 800da6c:	4630      	mov	r0, r6
 800da6e:	f001 fc89 	bl	800f384 <_free_r>
 800da72:	2300      	movs	r3, #0
 800da74:	6363      	str	r3, [r4, #52]	; 0x34
 800da76:	89a3      	ldrh	r3, [r4, #12]
 800da78:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800da7c:	81a3      	strh	r3, [r4, #12]
 800da7e:	2300      	movs	r3, #0
 800da80:	6063      	str	r3, [r4, #4]
 800da82:	6923      	ldr	r3, [r4, #16]
 800da84:	6023      	str	r3, [r4, #0]
 800da86:	89a3      	ldrh	r3, [r4, #12]
 800da88:	f043 0308 	orr.w	r3, r3, #8
 800da8c:	81a3      	strh	r3, [r4, #12]
 800da8e:	6923      	ldr	r3, [r4, #16]
 800da90:	b94b      	cbnz	r3, 800daa6 <__swsetup_r+0x9a>
 800da92:	89a3      	ldrh	r3, [r4, #12]
 800da94:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800da98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800da9c:	d003      	beq.n	800daa6 <__swsetup_r+0x9a>
 800da9e:	4621      	mov	r1, r4
 800daa0:	4630      	mov	r0, r6
 800daa2:	f001 f87f 	bl	800eba4 <__smakebuf_r>
 800daa6:	89a0      	ldrh	r0, [r4, #12]
 800daa8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800daac:	f010 0301 	ands.w	r3, r0, #1
 800dab0:	d00a      	beq.n	800dac8 <__swsetup_r+0xbc>
 800dab2:	2300      	movs	r3, #0
 800dab4:	60a3      	str	r3, [r4, #8]
 800dab6:	6963      	ldr	r3, [r4, #20]
 800dab8:	425b      	negs	r3, r3
 800daba:	61a3      	str	r3, [r4, #24]
 800dabc:	6923      	ldr	r3, [r4, #16]
 800dabe:	b943      	cbnz	r3, 800dad2 <__swsetup_r+0xc6>
 800dac0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dac4:	d1ba      	bne.n	800da3c <__swsetup_r+0x30>
 800dac6:	bd70      	pop	{r4, r5, r6, pc}
 800dac8:	0781      	lsls	r1, r0, #30
 800daca:	bf58      	it	pl
 800dacc:	6963      	ldrpl	r3, [r4, #20]
 800dace:	60a3      	str	r3, [r4, #8]
 800dad0:	e7f4      	b.n	800dabc <__swsetup_r+0xb0>
 800dad2:	2000      	movs	r0, #0
 800dad4:	e7f7      	b.n	800dac6 <__swsetup_r+0xba>
 800dad6:	bf00      	nop
 800dad8:	20000164 	.word	0x20000164
 800dadc:	0800fc6c 	.word	0x0800fc6c
 800dae0:	0800fc8c 	.word	0x0800fc8c
 800dae4:	0800fc4c 	.word	0x0800fc4c

0800dae8 <quorem>:
 800dae8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800daec:	6903      	ldr	r3, [r0, #16]
 800daee:	690c      	ldr	r4, [r1, #16]
 800daf0:	42a3      	cmp	r3, r4
 800daf2:	4607      	mov	r7, r0
 800daf4:	f2c0 8081 	blt.w	800dbfa <quorem+0x112>
 800daf8:	3c01      	subs	r4, #1
 800dafa:	f101 0814 	add.w	r8, r1, #20
 800dafe:	f100 0514 	add.w	r5, r0, #20
 800db02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800db06:	9301      	str	r3, [sp, #4]
 800db08:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800db0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800db10:	3301      	adds	r3, #1
 800db12:	429a      	cmp	r2, r3
 800db14:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800db18:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800db1c:	fbb2 f6f3 	udiv	r6, r2, r3
 800db20:	d331      	bcc.n	800db86 <quorem+0x9e>
 800db22:	f04f 0e00 	mov.w	lr, #0
 800db26:	4640      	mov	r0, r8
 800db28:	46ac      	mov	ip, r5
 800db2a:	46f2      	mov	sl, lr
 800db2c:	f850 2b04 	ldr.w	r2, [r0], #4
 800db30:	b293      	uxth	r3, r2
 800db32:	fb06 e303 	mla	r3, r6, r3, lr
 800db36:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800db3a:	b29b      	uxth	r3, r3
 800db3c:	ebaa 0303 	sub.w	r3, sl, r3
 800db40:	f8dc a000 	ldr.w	sl, [ip]
 800db44:	0c12      	lsrs	r2, r2, #16
 800db46:	fa13 f38a 	uxtah	r3, r3, sl
 800db4a:	fb06 e202 	mla	r2, r6, r2, lr
 800db4e:	9300      	str	r3, [sp, #0]
 800db50:	9b00      	ldr	r3, [sp, #0]
 800db52:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800db56:	b292      	uxth	r2, r2
 800db58:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800db5c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800db60:	f8bd 3000 	ldrh.w	r3, [sp]
 800db64:	4581      	cmp	r9, r0
 800db66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800db6a:	f84c 3b04 	str.w	r3, [ip], #4
 800db6e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800db72:	d2db      	bcs.n	800db2c <quorem+0x44>
 800db74:	f855 300b 	ldr.w	r3, [r5, fp]
 800db78:	b92b      	cbnz	r3, 800db86 <quorem+0x9e>
 800db7a:	9b01      	ldr	r3, [sp, #4]
 800db7c:	3b04      	subs	r3, #4
 800db7e:	429d      	cmp	r5, r3
 800db80:	461a      	mov	r2, r3
 800db82:	d32e      	bcc.n	800dbe2 <quorem+0xfa>
 800db84:	613c      	str	r4, [r7, #16]
 800db86:	4638      	mov	r0, r7
 800db88:	f001 fae4 	bl	800f154 <__mcmp>
 800db8c:	2800      	cmp	r0, #0
 800db8e:	db24      	blt.n	800dbda <quorem+0xf2>
 800db90:	3601      	adds	r6, #1
 800db92:	4628      	mov	r0, r5
 800db94:	f04f 0c00 	mov.w	ip, #0
 800db98:	f858 2b04 	ldr.w	r2, [r8], #4
 800db9c:	f8d0 e000 	ldr.w	lr, [r0]
 800dba0:	b293      	uxth	r3, r2
 800dba2:	ebac 0303 	sub.w	r3, ip, r3
 800dba6:	0c12      	lsrs	r2, r2, #16
 800dba8:	fa13 f38e 	uxtah	r3, r3, lr
 800dbac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800dbb0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dbb4:	b29b      	uxth	r3, r3
 800dbb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dbba:	45c1      	cmp	r9, r8
 800dbbc:	f840 3b04 	str.w	r3, [r0], #4
 800dbc0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800dbc4:	d2e8      	bcs.n	800db98 <quorem+0xb0>
 800dbc6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dbca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dbce:	b922      	cbnz	r2, 800dbda <quorem+0xf2>
 800dbd0:	3b04      	subs	r3, #4
 800dbd2:	429d      	cmp	r5, r3
 800dbd4:	461a      	mov	r2, r3
 800dbd6:	d30a      	bcc.n	800dbee <quorem+0x106>
 800dbd8:	613c      	str	r4, [r7, #16]
 800dbda:	4630      	mov	r0, r6
 800dbdc:	b003      	add	sp, #12
 800dbde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbe2:	6812      	ldr	r2, [r2, #0]
 800dbe4:	3b04      	subs	r3, #4
 800dbe6:	2a00      	cmp	r2, #0
 800dbe8:	d1cc      	bne.n	800db84 <quorem+0x9c>
 800dbea:	3c01      	subs	r4, #1
 800dbec:	e7c7      	b.n	800db7e <quorem+0x96>
 800dbee:	6812      	ldr	r2, [r2, #0]
 800dbf0:	3b04      	subs	r3, #4
 800dbf2:	2a00      	cmp	r2, #0
 800dbf4:	d1f0      	bne.n	800dbd8 <quorem+0xf0>
 800dbf6:	3c01      	subs	r4, #1
 800dbf8:	e7eb      	b.n	800dbd2 <quorem+0xea>
 800dbfa:	2000      	movs	r0, #0
 800dbfc:	e7ee      	b.n	800dbdc <quorem+0xf4>
	...

0800dc00 <_dtoa_r>:
 800dc00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc04:	ed2d 8b04 	vpush	{d8-d9}
 800dc08:	ec57 6b10 	vmov	r6, r7, d0
 800dc0c:	b093      	sub	sp, #76	; 0x4c
 800dc0e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800dc10:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800dc14:	9106      	str	r1, [sp, #24]
 800dc16:	ee10 aa10 	vmov	sl, s0
 800dc1a:	4604      	mov	r4, r0
 800dc1c:	9209      	str	r2, [sp, #36]	; 0x24
 800dc1e:	930c      	str	r3, [sp, #48]	; 0x30
 800dc20:	46bb      	mov	fp, r7
 800dc22:	b975      	cbnz	r5, 800dc42 <_dtoa_r+0x42>
 800dc24:	2010      	movs	r0, #16
 800dc26:	f000 fffd 	bl	800ec24 <malloc>
 800dc2a:	4602      	mov	r2, r0
 800dc2c:	6260      	str	r0, [r4, #36]	; 0x24
 800dc2e:	b920      	cbnz	r0, 800dc3a <_dtoa_r+0x3a>
 800dc30:	4ba7      	ldr	r3, [pc, #668]	; (800ded0 <_dtoa_r+0x2d0>)
 800dc32:	21ea      	movs	r1, #234	; 0xea
 800dc34:	48a7      	ldr	r0, [pc, #668]	; (800ded4 <_dtoa_r+0x2d4>)
 800dc36:	f001 fe45 	bl	800f8c4 <__assert_func>
 800dc3a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800dc3e:	6005      	str	r5, [r0, #0]
 800dc40:	60c5      	str	r5, [r0, #12]
 800dc42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dc44:	6819      	ldr	r1, [r3, #0]
 800dc46:	b151      	cbz	r1, 800dc5e <_dtoa_r+0x5e>
 800dc48:	685a      	ldr	r2, [r3, #4]
 800dc4a:	604a      	str	r2, [r1, #4]
 800dc4c:	2301      	movs	r3, #1
 800dc4e:	4093      	lsls	r3, r2
 800dc50:	608b      	str	r3, [r1, #8]
 800dc52:	4620      	mov	r0, r4
 800dc54:	f001 f83c 	bl	800ecd0 <_Bfree>
 800dc58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	601a      	str	r2, [r3, #0]
 800dc5e:	1e3b      	subs	r3, r7, #0
 800dc60:	bfaa      	itet	ge
 800dc62:	2300      	movge	r3, #0
 800dc64:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800dc68:	f8c8 3000 	strge.w	r3, [r8]
 800dc6c:	4b9a      	ldr	r3, [pc, #616]	; (800ded8 <_dtoa_r+0x2d8>)
 800dc6e:	bfbc      	itt	lt
 800dc70:	2201      	movlt	r2, #1
 800dc72:	f8c8 2000 	strlt.w	r2, [r8]
 800dc76:	ea33 030b 	bics.w	r3, r3, fp
 800dc7a:	d11b      	bne.n	800dcb4 <_dtoa_r+0xb4>
 800dc7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dc7e:	f242 730f 	movw	r3, #9999	; 0x270f
 800dc82:	6013      	str	r3, [r2, #0]
 800dc84:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dc88:	4333      	orrs	r3, r6
 800dc8a:	f000 8592 	beq.w	800e7b2 <_dtoa_r+0xbb2>
 800dc8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dc90:	b963      	cbnz	r3, 800dcac <_dtoa_r+0xac>
 800dc92:	4b92      	ldr	r3, [pc, #584]	; (800dedc <_dtoa_r+0x2dc>)
 800dc94:	e022      	b.n	800dcdc <_dtoa_r+0xdc>
 800dc96:	4b92      	ldr	r3, [pc, #584]	; (800dee0 <_dtoa_r+0x2e0>)
 800dc98:	9301      	str	r3, [sp, #4]
 800dc9a:	3308      	adds	r3, #8
 800dc9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800dc9e:	6013      	str	r3, [r2, #0]
 800dca0:	9801      	ldr	r0, [sp, #4]
 800dca2:	b013      	add	sp, #76	; 0x4c
 800dca4:	ecbd 8b04 	vpop	{d8-d9}
 800dca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcac:	4b8b      	ldr	r3, [pc, #556]	; (800dedc <_dtoa_r+0x2dc>)
 800dcae:	9301      	str	r3, [sp, #4]
 800dcb0:	3303      	adds	r3, #3
 800dcb2:	e7f3      	b.n	800dc9c <_dtoa_r+0x9c>
 800dcb4:	2200      	movs	r2, #0
 800dcb6:	2300      	movs	r3, #0
 800dcb8:	4650      	mov	r0, sl
 800dcba:	4659      	mov	r1, fp
 800dcbc:	f7f2 ff04 	bl	8000ac8 <__aeabi_dcmpeq>
 800dcc0:	ec4b ab19 	vmov	d9, sl, fp
 800dcc4:	4680      	mov	r8, r0
 800dcc6:	b158      	cbz	r0, 800dce0 <_dtoa_r+0xe0>
 800dcc8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dcca:	2301      	movs	r3, #1
 800dccc:	6013      	str	r3, [r2, #0]
 800dcce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	f000 856b 	beq.w	800e7ac <_dtoa_r+0xbac>
 800dcd6:	4883      	ldr	r0, [pc, #524]	; (800dee4 <_dtoa_r+0x2e4>)
 800dcd8:	6018      	str	r0, [r3, #0]
 800dcda:	1e43      	subs	r3, r0, #1
 800dcdc:	9301      	str	r3, [sp, #4]
 800dcde:	e7df      	b.n	800dca0 <_dtoa_r+0xa0>
 800dce0:	ec4b ab10 	vmov	d0, sl, fp
 800dce4:	aa10      	add	r2, sp, #64	; 0x40
 800dce6:	a911      	add	r1, sp, #68	; 0x44
 800dce8:	4620      	mov	r0, r4
 800dcea:	f001 fad9 	bl	800f2a0 <__d2b>
 800dcee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800dcf2:	ee08 0a10 	vmov	s16, r0
 800dcf6:	2d00      	cmp	r5, #0
 800dcf8:	f000 8084 	beq.w	800de04 <_dtoa_r+0x204>
 800dcfc:	ee19 3a90 	vmov	r3, s19
 800dd00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dd04:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800dd08:	4656      	mov	r6, sl
 800dd0a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800dd0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800dd12:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800dd16:	4b74      	ldr	r3, [pc, #464]	; (800dee8 <_dtoa_r+0x2e8>)
 800dd18:	2200      	movs	r2, #0
 800dd1a:	4630      	mov	r0, r6
 800dd1c:	4639      	mov	r1, r7
 800dd1e:	f7f2 fab3 	bl	8000288 <__aeabi_dsub>
 800dd22:	a365      	add	r3, pc, #404	; (adr r3, 800deb8 <_dtoa_r+0x2b8>)
 800dd24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd28:	f7f2 fc66 	bl	80005f8 <__aeabi_dmul>
 800dd2c:	a364      	add	r3, pc, #400	; (adr r3, 800dec0 <_dtoa_r+0x2c0>)
 800dd2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd32:	f7f2 faab 	bl	800028c <__adddf3>
 800dd36:	4606      	mov	r6, r0
 800dd38:	4628      	mov	r0, r5
 800dd3a:	460f      	mov	r7, r1
 800dd3c:	f7f2 fbf2 	bl	8000524 <__aeabi_i2d>
 800dd40:	a361      	add	r3, pc, #388	; (adr r3, 800dec8 <_dtoa_r+0x2c8>)
 800dd42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd46:	f7f2 fc57 	bl	80005f8 <__aeabi_dmul>
 800dd4a:	4602      	mov	r2, r0
 800dd4c:	460b      	mov	r3, r1
 800dd4e:	4630      	mov	r0, r6
 800dd50:	4639      	mov	r1, r7
 800dd52:	f7f2 fa9b 	bl	800028c <__adddf3>
 800dd56:	4606      	mov	r6, r0
 800dd58:	460f      	mov	r7, r1
 800dd5a:	f7f2 fefd 	bl	8000b58 <__aeabi_d2iz>
 800dd5e:	2200      	movs	r2, #0
 800dd60:	9000      	str	r0, [sp, #0]
 800dd62:	2300      	movs	r3, #0
 800dd64:	4630      	mov	r0, r6
 800dd66:	4639      	mov	r1, r7
 800dd68:	f7f2 feb8 	bl	8000adc <__aeabi_dcmplt>
 800dd6c:	b150      	cbz	r0, 800dd84 <_dtoa_r+0x184>
 800dd6e:	9800      	ldr	r0, [sp, #0]
 800dd70:	f7f2 fbd8 	bl	8000524 <__aeabi_i2d>
 800dd74:	4632      	mov	r2, r6
 800dd76:	463b      	mov	r3, r7
 800dd78:	f7f2 fea6 	bl	8000ac8 <__aeabi_dcmpeq>
 800dd7c:	b910      	cbnz	r0, 800dd84 <_dtoa_r+0x184>
 800dd7e:	9b00      	ldr	r3, [sp, #0]
 800dd80:	3b01      	subs	r3, #1
 800dd82:	9300      	str	r3, [sp, #0]
 800dd84:	9b00      	ldr	r3, [sp, #0]
 800dd86:	2b16      	cmp	r3, #22
 800dd88:	d85a      	bhi.n	800de40 <_dtoa_r+0x240>
 800dd8a:	9a00      	ldr	r2, [sp, #0]
 800dd8c:	4b57      	ldr	r3, [pc, #348]	; (800deec <_dtoa_r+0x2ec>)
 800dd8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dd92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd96:	ec51 0b19 	vmov	r0, r1, d9
 800dd9a:	f7f2 fe9f 	bl	8000adc <__aeabi_dcmplt>
 800dd9e:	2800      	cmp	r0, #0
 800dda0:	d050      	beq.n	800de44 <_dtoa_r+0x244>
 800dda2:	9b00      	ldr	r3, [sp, #0]
 800dda4:	3b01      	subs	r3, #1
 800dda6:	9300      	str	r3, [sp, #0]
 800dda8:	2300      	movs	r3, #0
 800ddaa:	930b      	str	r3, [sp, #44]	; 0x2c
 800ddac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ddae:	1b5d      	subs	r5, r3, r5
 800ddb0:	1e6b      	subs	r3, r5, #1
 800ddb2:	9305      	str	r3, [sp, #20]
 800ddb4:	bf45      	ittet	mi
 800ddb6:	f1c5 0301 	rsbmi	r3, r5, #1
 800ddba:	9304      	strmi	r3, [sp, #16]
 800ddbc:	2300      	movpl	r3, #0
 800ddbe:	2300      	movmi	r3, #0
 800ddc0:	bf4c      	ite	mi
 800ddc2:	9305      	strmi	r3, [sp, #20]
 800ddc4:	9304      	strpl	r3, [sp, #16]
 800ddc6:	9b00      	ldr	r3, [sp, #0]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	db3d      	blt.n	800de48 <_dtoa_r+0x248>
 800ddcc:	9b05      	ldr	r3, [sp, #20]
 800ddce:	9a00      	ldr	r2, [sp, #0]
 800ddd0:	920a      	str	r2, [sp, #40]	; 0x28
 800ddd2:	4413      	add	r3, r2
 800ddd4:	9305      	str	r3, [sp, #20]
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	9307      	str	r3, [sp, #28]
 800ddda:	9b06      	ldr	r3, [sp, #24]
 800dddc:	2b09      	cmp	r3, #9
 800ddde:	f200 8089 	bhi.w	800def4 <_dtoa_r+0x2f4>
 800dde2:	2b05      	cmp	r3, #5
 800dde4:	bfc4      	itt	gt
 800dde6:	3b04      	subgt	r3, #4
 800dde8:	9306      	strgt	r3, [sp, #24]
 800ddea:	9b06      	ldr	r3, [sp, #24]
 800ddec:	f1a3 0302 	sub.w	r3, r3, #2
 800ddf0:	bfcc      	ite	gt
 800ddf2:	2500      	movgt	r5, #0
 800ddf4:	2501      	movle	r5, #1
 800ddf6:	2b03      	cmp	r3, #3
 800ddf8:	f200 8087 	bhi.w	800df0a <_dtoa_r+0x30a>
 800ddfc:	e8df f003 	tbb	[pc, r3]
 800de00:	59383a2d 	.word	0x59383a2d
 800de04:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800de08:	441d      	add	r5, r3
 800de0a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800de0e:	2b20      	cmp	r3, #32
 800de10:	bfc1      	itttt	gt
 800de12:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800de16:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800de1a:	fa0b f303 	lslgt.w	r3, fp, r3
 800de1e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800de22:	bfda      	itte	le
 800de24:	f1c3 0320 	rsble	r3, r3, #32
 800de28:	fa06 f003 	lslle.w	r0, r6, r3
 800de2c:	4318      	orrgt	r0, r3
 800de2e:	f7f2 fb69 	bl	8000504 <__aeabi_ui2d>
 800de32:	2301      	movs	r3, #1
 800de34:	4606      	mov	r6, r0
 800de36:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800de3a:	3d01      	subs	r5, #1
 800de3c:	930e      	str	r3, [sp, #56]	; 0x38
 800de3e:	e76a      	b.n	800dd16 <_dtoa_r+0x116>
 800de40:	2301      	movs	r3, #1
 800de42:	e7b2      	b.n	800ddaa <_dtoa_r+0x1aa>
 800de44:	900b      	str	r0, [sp, #44]	; 0x2c
 800de46:	e7b1      	b.n	800ddac <_dtoa_r+0x1ac>
 800de48:	9b04      	ldr	r3, [sp, #16]
 800de4a:	9a00      	ldr	r2, [sp, #0]
 800de4c:	1a9b      	subs	r3, r3, r2
 800de4e:	9304      	str	r3, [sp, #16]
 800de50:	4253      	negs	r3, r2
 800de52:	9307      	str	r3, [sp, #28]
 800de54:	2300      	movs	r3, #0
 800de56:	930a      	str	r3, [sp, #40]	; 0x28
 800de58:	e7bf      	b.n	800ddda <_dtoa_r+0x1da>
 800de5a:	2300      	movs	r3, #0
 800de5c:	9308      	str	r3, [sp, #32]
 800de5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de60:	2b00      	cmp	r3, #0
 800de62:	dc55      	bgt.n	800df10 <_dtoa_r+0x310>
 800de64:	2301      	movs	r3, #1
 800de66:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800de6a:	461a      	mov	r2, r3
 800de6c:	9209      	str	r2, [sp, #36]	; 0x24
 800de6e:	e00c      	b.n	800de8a <_dtoa_r+0x28a>
 800de70:	2301      	movs	r3, #1
 800de72:	e7f3      	b.n	800de5c <_dtoa_r+0x25c>
 800de74:	2300      	movs	r3, #0
 800de76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800de78:	9308      	str	r3, [sp, #32]
 800de7a:	9b00      	ldr	r3, [sp, #0]
 800de7c:	4413      	add	r3, r2
 800de7e:	9302      	str	r3, [sp, #8]
 800de80:	3301      	adds	r3, #1
 800de82:	2b01      	cmp	r3, #1
 800de84:	9303      	str	r3, [sp, #12]
 800de86:	bfb8      	it	lt
 800de88:	2301      	movlt	r3, #1
 800de8a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800de8c:	2200      	movs	r2, #0
 800de8e:	6042      	str	r2, [r0, #4]
 800de90:	2204      	movs	r2, #4
 800de92:	f102 0614 	add.w	r6, r2, #20
 800de96:	429e      	cmp	r6, r3
 800de98:	6841      	ldr	r1, [r0, #4]
 800de9a:	d93d      	bls.n	800df18 <_dtoa_r+0x318>
 800de9c:	4620      	mov	r0, r4
 800de9e:	f000 fed7 	bl	800ec50 <_Balloc>
 800dea2:	9001      	str	r0, [sp, #4]
 800dea4:	2800      	cmp	r0, #0
 800dea6:	d13b      	bne.n	800df20 <_dtoa_r+0x320>
 800dea8:	4b11      	ldr	r3, [pc, #68]	; (800def0 <_dtoa_r+0x2f0>)
 800deaa:	4602      	mov	r2, r0
 800deac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800deb0:	e6c0      	b.n	800dc34 <_dtoa_r+0x34>
 800deb2:	2301      	movs	r3, #1
 800deb4:	e7df      	b.n	800de76 <_dtoa_r+0x276>
 800deb6:	bf00      	nop
 800deb8:	636f4361 	.word	0x636f4361
 800debc:	3fd287a7 	.word	0x3fd287a7
 800dec0:	8b60c8b3 	.word	0x8b60c8b3
 800dec4:	3fc68a28 	.word	0x3fc68a28
 800dec8:	509f79fb 	.word	0x509f79fb
 800decc:	3fd34413 	.word	0x3fd34413
 800ded0:	0800fbc9 	.word	0x0800fbc9
 800ded4:	0800fbe0 	.word	0x0800fbe0
 800ded8:	7ff00000 	.word	0x7ff00000
 800dedc:	0800fbc5 	.word	0x0800fbc5
 800dee0:	0800fbbc 	.word	0x0800fbbc
 800dee4:	0800fb99 	.word	0x0800fb99
 800dee8:	3ff80000 	.word	0x3ff80000
 800deec:	0800fd30 	.word	0x0800fd30
 800def0:	0800fc3b 	.word	0x0800fc3b
 800def4:	2501      	movs	r5, #1
 800def6:	2300      	movs	r3, #0
 800def8:	9306      	str	r3, [sp, #24]
 800defa:	9508      	str	r5, [sp, #32]
 800defc:	f04f 33ff 	mov.w	r3, #4294967295
 800df00:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800df04:	2200      	movs	r2, #0
 800df06:	2312      	movs	r3, #18
 800df08:	e7b0      	b.n	800de6c <_dtoa_r+0x26c>
 800df0a:	2301      	movs	r3, #1
 800df0c:	9308      	str	r3, [sp, #32]
 800df0e:	e7f5      	b.n	800defc <_dtoa_r+0x2fc>
 800df10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df12:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800df16:	e7b8      	b.n	800de8a <_dtoa_r+0x28a>
 800df18:	3101      	adds	r1, #1
 800df1a:	6041      	str	r1, [r0, #4]
 800df1c:	0052      	lsls	r2, r2, #1
 800df1e:	e7b8      	b.n	800de92 <_dtoa_r+0x292>
 800df20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800df22:	9a01      	ldr	r2, [sp, #4]
 800df24:	601a      	str	r2, [r3, #0]
 800df26:	9b03      	ldr	r3, [sp, #12]
 800df28:	2b0e      	cmp	r3, #14
 800df2a:	f200 809d 	bhi.w	800e068 <_dtoa_r+0x468>
 800df2e:	2d00      	cmp	r5, #0
 800df30:	f000 809a 	beq.w	800e068 <_dtoa_r+0x468>
 800df34:	9b00      	ldr	r3, [sp, #0]
 800df36:	2b00      	cmp	r3, #0
 800df38:	dd32      	ble.n	800dfa0 <_dtoa_r+0x3a0>
 800df3a:	4ab7      	ldr	r2, [pc, #732]	; (800e218 <_dtoa_r+0x618>)
 800df3c:	f003 030f 	and.w	r3, r3, #15
 800df40:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800df44:	e9d3 8900 	ldrd	r8, r9, [r3]
 800df48:	9b00      	ldr	r3, [sp, #0]
 800df4a:	05d8      	lsls	r0, r3, #23
 800df4c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800df50:	d516      	bpl.n	800df80 <_dtoa_r+0x380>
 800df52:	4bb2      	ldr	r3, [pc, #712]	; (800e21c <_dtoa_r+0x61c>)
 800df54:	ec51 0b19 	vmov	r0, r1, d9
 800df58:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800df5c:	f7f2 fc76 	bl	800084c <__aeabi_ddiv>
 800df60:	f007 070f 	and.w	r7, r7, #15
 800df64:	4682      	mov	sl, r0
 800df66:	468b      	mov	fp, r1
 800df68:	2503      	movs	r5, #3
 800df6a:	4eac      	ldr	r6, [pc, #688]	; (800e21c <_dtoa_r+0x61c>)
 800df6c:	b957      	cbnz	r7, 800df84 <_dtoa_r+0x384>
 800df6e:	4642      	mov	r2, r8
 800df70:	464b      	mov	r3, r9
 800df72:	4650      	mov	r0, sl
 800df74:	4659      	mov	r1, fp
 800df76:	f7f2 fc69 	bl	800084c <__aeabi_ddiv>
 800df7a:	4682      	mov	sl, r0
 800df7c:	468b      	mov	fp, r1
 800df7e:	e028      	b.n	800dfd2 <_dtoa_r+0x3d2>
 800df80:	2502      	movs	r5, #2
 800df82:	e7f2      	b.n	800df6a <_dtoa_r+0x36a>
 800df84:	07f9      	lsls	r1, r7, #31
 800df86:	d508      	bpl.n	800df9a <_dtoa_r+0x39a>
 800df88:	4640      	mov	r0, r8
 800df8a:	4649      	mov	r1, r9
 800df8c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800df90:	f7f2 fb32 	bl	80005f8 <__aeabi_dmul>
 800df94:	3501      	adds	r5, #1
 800df96:	4680      	mov	r8, r0
 800df98:	4689      	mov	r9, r1
 800df9a:	107f      	asrs	r7, r7, #1
 800df9c:	3608      	adds	r6, #8
 800df9e:	e7e5      	b.n	800df6c <_dtoa_r+0x36c>
 800dfa0:	f000 809b 	beq.w	800e0da <_dtoa_r+0x4da>
 800dfa4:	9b00      	ldr	r3, [sp, #0]
 800dfa6:	4f9d      	ldr	r7, [pc, #628]	; (800e21c <_dtoa_r+0x61c>)
 800dfa8:	425e      	negs	r6, r3
 800dfaa:	4b9b      	ldr	r3, [pc, #620]	; (800e218 <_dtoa_r+0x618>)
 800dfac:	f006 020f 	and.w	r2, r6, #15
 800dfb0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dfb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfb8:	ec51 0b19 	vmov	r0, r1, d9
 800dfbc:	f7f2 fb1c 	bl	80005f8 <__aeabi_dmul>
 800dfc0:	1136      	asrs	r6, r6, #4
 800dfc2:	4682      	mov	sl, r0
 800dfc4:	468b      	mov	fp, r1
 800dfc6:	2300      	movs	r3, #0
 800dfc8:	2502      	movs	r5, #2
 800dfca:	2e00      	cmp	r6, #0
 800dfcc:	d17a      	bne.n	800e0c4 <_dtoa_r+0x4c4>
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d1d3      	bne.n	800df7a <_dtoa_r+0x37a>
 800dfd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	f000 8082 	beq.w	800e0de <_dtoa_r+0x4de>
 800dfda:	4b91      	ldr	r3, [pc, #580]	; (800e220 <_dtoa_r+0x620>)
 800dfdc:	2200      	movs	r2, #0
 800dfde:	4650      	mov	r0, sl
 800dfe0:	4659      	mov	r1, fp
 800dfe2:	f7f2 fd7b 	bl	8000adc <__aeabi_dcmplt>
 800dfe6:	2800      	cmp	r0, #0
 800dfe8:	d079      	beq.n	800e0de <_dtoa_r+0x4de>
 800dfea:	9b03      	ldr	r3, [sp, #12]
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d076      	beq.n	800e0de <_dtoa_r+0x4de>
 800dff0:	9b02      	ldr	r3, [sp, #8]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	dd36      	ble.n	800e064 <_dtoa_r+0x464>
 800dff6:	9b00      	ldr	r3, [sp, #0]
 800dff8:	4650      	mov	r0, sl
 800dffa:	4659      	mov	r1, fp
 800dffc:	1e5f      	subs	r7, r3, #1
 800dffe:	2200      	movs	r2, #0
 800e000:	4b88      	ldr	r3, [pc, #544]	; (800e224 <_dtoa_r+0x624>)
 800e002:	f7f2 faf9 	bl	80005f8 <__aeabi_dmul>
 800e006:	9e02      	ldr	r6, [sp, #8]
 800e008:	4682      	mov	sl, r0
 800e00a:	468b      	mov	fp, r1
 800e00c:	3501      	adds	r5, #1
 800e00e:	4628      	mov	r0, r5
 800e010:	f7f2 fa88 	bl	8000524 <__aeabi_i2d>
 800e014:	4652      	mov	r2, sl
 800e016:	465b      	mov	r3, fp
 800e018:	f7f2 faee 	bl	80005f8 <__aeabi_dmul>
 800e01c:	4b82      	ldr	r3, [pc, #520]	; (800e228 <_dtoa_r+0x628>)
 800e01e:	2200      	movs	r2, #0
 800e020:	f7f2 f934 	bl	800028c <__adddf3>
 800e024:	46d0      	mov	r8, sl
 800e026:	46d9      	mov	r9, fp
 800e028:	4682      	mov	sl, r0
 800e02a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800e02e:	2e00      	cmp	r6, #0
 800e030:	d158      	bne.n	800e0e4 <_dtoa_r+0x4e4>
 800e032:	4b7e      	ldr	r3, [pc, #504]	; (800e22c <_dtoa_r+0x62c>)
 800e034:	2200      	movs	r2, #0
 800e036:	4640      	mov	r0, r8
 800e038:	4649      	mov	r1, r9
 800e03a:	f7f2 f925 	bl	8000288 <__aeabi_dsub>
 800e03e:	4652      	mov	r2, sl
 800e040:	465b      	mov	r3, fp
 800e042:	4680      	mov	r8, r0
 800e044:	4689      	mov	r9, r1
 800e046:	f7f2 fd67 	bl	8000b18 <__aeabi_dcmpgt>
 800e04a:	2800      	cmp	r0, #0
 800e04c:	f040 8295 	bne.w	800e57a <_dtoa_r+0x97a>
 800e050:	4652      	mov	r2, sl
 800e052:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e056:	4640      	mov	r0, r8
 800e058:	4649      	mov	r1, r9
 800e05a:	f7f2 fd3f 	bl	8000adc <__aeabi_dcmplt>
 800e05e:	2800      	cmp	r0, #0
 800e060:	f040 8289 	bne.w	800e576 <_dtoa_r+0x976>
 800e064:	ec5b ab19 	vmov	sl, fp, d9
 800e068:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	f2c0 8148 	blt.w	800e300 <_dtoa_r+0x700>
 800e070:	9a00      	ldr	r2, [sp, #0]
 800e072:	2a0e      	cmp	r2, #14
 800e074:	f300 8144 	bgt.w	800e300 <_dtoa_r+0x700>
 800e078:	4b67      	ldr	r3, [pc, #412]	; (800e218 <_dtoa_r+0x618>)
 800e07a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e07e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e082:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e084:	2b00      	cmp	r3, #0
 800e086:	f280 80d5 	bge.w	800e234 <_dtoa_r+0x634>
 800e08a:	9b03      	ldr	r3, [sp, #12]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	f300 80d1 	bgt.w	800e234 <_dtoa_r+0x634>
 800e092:	f040 826f 	bne.w	800e574 <_dtoa_r+0x974>
 800e096:	4b65      	ldr	r3, [pc, #404]	; (800e22c <_dtoa_r+0x62c>)
 800e098:	2200      	movs	r2, #0
 800e09a:	4640      	mov	r0, r8
 800e09c:	4649      	mov	r1, r9
 800e09e:	f7f2 faab 	bl	80005f8 <__aeabi_dmul>
 800e0a2:	4652      	mov	r2, sl
 800e0a4:	465b      	mov	r3, fp
 800e0a6:	f7f2 fd2d 	bl	8000b04 <__aeabi_dcmpge>
 800e0aa:	9e03      	ldr	r6, [sp, #12]
 800e0ac:	4637      	mov	r7, r6
 800e0ae:	2800      	cmp	r0, #0
 800e0b0:	f040 8245 	bne.w	800e53e <_dtoa_r+0x93e>
 800e0b4:	9d01      	ldr	r5, [sp, #4]
 800e0b6:	2331      	movs	r3, #49	; 0x31
 800e0b8:	f805 3b01 	strb.w	r3, [r5], #1
 800e0bc:	9b00      	ldr	r3, [sp, #0]
 800e0be:	3301      	adds	r3, #1
 800e0c0:	9300      	str	r3, [sp, #0]
 800e0c2:	e240      	b.n	800e546 <_dtoa_r+0x946>
 800e0c4:	07f2      	lsls	r2, r6, #31
 800e0c6:	d505      	bpl.n	800e0d4 <_dtoa_r+0x4d4>
 800e0c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e0cc:	f7f2 fa94 	bl	80005f8 <__aeabi_dmul>
 800e0d0:	3501      	adds	r5, #1
 800e0d2:	2301      	movs	r3, #1
 800e0d4:	1076      	asrs	r6, r6, #1
 800e0d6:	3708      	adds	r7, #8
 800e0d8:	e777      	b.n	800dfca <_dtoa_r+0x3ca>
 800e0da:	2502      	movs	r5, #2
 800e0dc:	e779      	b.n	800dfd2 <_dtoa_r+0x3d2>
 800e0de:	9f00      	ldr	r7, [sp, #0]
 800e0e0:	9e03      	ldr	r6, [sp, #12]
 800e0e2:	e794      	b.n	800e00e <_dtoa_r+0x40e>
 800e0e4:	9901      	ldr	r1, [sp, #4]
 800e0e6:	4b4c      	ldr	r3, [pc, #304]	; (800e218 <_dtoa_r+0x618>)
 800e0e8:	4431      	add	r1, r6
 800e0ea:	910d      	str	r1, [sp, #52]	; 0x34
 800e0ec:	9908      	ldr	r1, [sp, #32]
 800e0ee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800e0f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e0f6:	2900      	cmp	r1, #0
 800e0f8:	d043      	beq.n	800e182 <_dtoa_r+0x582>
 800e0fa:	494d      	ldr	r1, [pc, #308]	; (800e230 <_dtoa_r+0x630>)
 800e0fc:	2000      	movs	r0, #0
 800e0fe:	f7f2 fba5 	bl	800084c <__aeabi_ddiv>
 800e102:	4652      	mov	r2, sl
 800e104:	465b      	mov	r3, fp
 800e106:	f7f2 f8bf 	bl	8000288 <__aeabi_dsub>
 800e10a:	9d01      	ldr	r5, [sp, #4]
 800e10c:	4682      	mov	sl, r0
 800e10e:	468b      	mov	fp, r1
 800e110:	4649      	mov	r1, r9
 800e112:	4640      	mov	r0, r8
 800e114:	f7f2 fd20 	bl	8000b58 <__aeabi_d2iz>
 800e118:	4606      	mov	r6, r0
 800e11a:	f7f2 fa03 	bl	8000524 <__aeabi_i2d>
 800e11e:	4602      	mov	r2, r0
 800e120:	460b      	mov	r3, r1
 800e122:	4640      	mov	r0, r8
 800e124:	4649      	mov	r1, r9
 800e126:	f7f2 f8af 	bl	8000288 <__aeabi_dsub>
 800e12a:	3630      	adds	r6, #48	; 0x30
 800e12c:	f805 6b01 	strb.w	r6, [r5], #1
 800e130:	4652      	mov	r2, sl
 800e132:	465b      	mov	r3, fp
 800e134:	4680      	mov	r8, r0
 800e136:	4689      	mov	r9, r1
 800e138:	f7f2 fcd0 	bl	8000adc <__aeabi_dcmplt>
 800e13c:	2800      	cmp	r0, #0
 800e13e:	d163      	bne.n	800e208 <_dtoa_r+0x608>
 800e140:	4642      	mov	r2, r8
 800e142:	464b      	mov	r3, r9
 800e144:	4936      	ldr	r1, [pc, #216]	; (800e220 <_dtoa_r+0x620>)
 800e146:	2000      	movs	r0, #0
 800e148:	f7f2 f89e 	bl	8000288 <__aeabi_dsub>
 800e14c:	4652      	mov	r2, sl
 800e14e:	465b      	mov	r3, fp
 800e150:	f7f2 fcc4 	bl	8000adc <__aeabi_dcmplt>
 800e154:	2800      	cmp	r0, #0
 800e156:	f040 80b5 	bne.w	800e2c4 <_dtoa_r+0x6c4>
 800e15a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e15c:	429d      	cmp	r5, r3
 800e15e:	d081      	beq.n	800e064 <_dtoa_r+0x464>
 800e160:	4b30      	ldr	r3, [pc, #192]	; (800e224 <_dtoa_r+0x624>)
 800e162:	2200      	movs	r2, #0
 800e164:	4650      	mov	r0, sl
 800e166:	4659      	mov	r1, fp
 800e168:	f7f2 fa46 	bl	80005f8 <__aeabi_dmul>
 800e16c:	4b2d      	ldr	r3, [pc, #180]	; (800e224 <_dtoa_r+0x624>)
 800e16e:	4682      	mov	sl, r0
 800e170:	468b      	mov	fp, r1
 800e172:	4640      	mov	r0, r8
 800e174:	4649      	mov	r1, r9
 800e176:	2200      	movs	r2, #0
 800e178:	f7f2 fa3e 	bl	80005f8 <__aeabi_dmul>
 800e17c:	4680      	mov	r8, r0
 800e17e:	4689      	mov	r9, r1
 800e180:	e7c6      	b.n	800e110 <_dtoa_r+0x510>
 800e182:	4650      	mov	r0, sl
 800e184:	4659      	mov	r1, fp
 800e186:	f7f2 fa37 	bl	80005f8 <__aeabi_dmul>
 800e18a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e18c:	9d01      	ldr	r5, [sp, #4]
 800e18e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e190:	4682      	mov	sl, r0
 800e192:	468b      	mov	fp, r1
 800e194:	4649      	mov	r1, r9
 800e196:	4640      	mov	r0, r8
 800e198:	f7f2 fcde 	bl	8000b58 <__aeabi_d2iz>
 800e19c:	4606      	mov	r6, r0
 800e19e:	f7f2 f9c1 	bl	8000524 <__aeabi_i2d>
 800e1a2:	3630      	adds	r6, #48	; 0x30
 800e1a4:	4602      	mov	r2, r0
 800e1a6:	460b      	mov	r3, r1
 800e1a8:	4640      	mov	r0, r8
 800e1aa:	4649      	mov	r1, r9
 800e1ac:	f7f2 f86c 	bl	8000288 <__aeabi_dsub>
 800e1b0:	f805 6b01 	strb.w	r6, [r5], #1
 800e1b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e1b6:	429d      	cmp	r5, r3
 800e1b8:	4680      	mov	r8, r0
 800e1ba:	4689      	mov	r9, r1
 800e1bc:	f04f 0200 	mov.w	r2, #0
 800e1c0:	d124      	bne.n	800e20c <_dtoa_r+0x60c>
 800e1c2:	4b1b      	ldr	r3, [pc, #108]	; (800e230 <_dtoa_r+0x630>)
 800e1c4:	4650      	mov	r0, sl
 800e1c6:	4659      	mov	r1, fp
 800e1c8:	f7f2 f860 	bl	800028c <__adddf3>
 800e1cc:	4602      	mov	r2, r0
 800e1ce:	460b      	mov	r3, r1
 800e1d0:	4640      	mov	r0, r8
 800e1d2:	4649      	mov	r1, r9
 800e1d4:	f7f2 fca0 	bl	8000b18 <__aeabi_dcmpgt>
 800e1d8:	2800      	cmp	r0, #0
 800e1da:	d173      	bne.n	800e2c4 <_dtoa_r+0x6c4>
 800e1dc:	4652      	mov	r2, sl
 800e1de:	465b      	mov	r3, fp
 800e1e0:	4913      	ldr	r1, [pc, #76]	; (800e230 <_dtoa_r+0x630>)
 800e1e2:	2000      	movs	r0, #0
 800e1e4:	f7f2 f850 	bl	8000288 <__aeabi_dsub>
 800e1e8:	4602      	mov	r2, r0
 800e1ea:	460b      	mov	r3, r1
 800e1ec:	4640      	mov	r0, r8
 800e1ee:	4649      	mov	r1, r9
 800e1f0:	f7f2 fc74 	bl	8000adc <__aeabi_dcmplt>
 800e1f4:	2800      	cmp	r0, #0
 800e1f6:	f43f af35 	beq.w	800e064 <_dtoa_r+0x464>
 800e1fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800e1fc:	1e6b      	subs	r3, r5, #1
 800e1fe:	930f      	str	r3, [sp, #60]	; 0x3c
 800e200:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e204:	2b30      	cmp	r3, #48	; 0x30
 800e206:	d0f8      	beq.n	800e1fa <_dtoa_r+0x5fa>
 800e208:	9700      	str	r7, [sp, #0]
 800e20a:	e049      	b.n	800e2a0 <_dtoa_r+0x6a0>
 800e20c:	4b05      	ldr	r3, [pc, #20]	; (800e224 <_dtoa_r+0x624>)
 800e20e:	f7f2 f9f3 	bl	80005f8 <__aeabi_dmul>
 800e212:	4680      	mov	r8, r0
 800e214:	4689      	mov	r9, r1
 800e216:	e7bd      	b.n	800e194 <_dtoa_r+0x594>
 800e218:	0800fd30 	.word	0x0800fd30
 800e21c:	0800fd08 	.word	0x0800fd08
 800e220:	3ff00000 	.word	0x3ff00000
 800e224:	40240000 	.word	0x40240000
 800e228:	401c0000 	.word	0x401c0000
 800e22c:	40140000 	.word	0x40140000
 800e230:	3fe00000 	.word	0x3fe00000
 800e234:	9d01      	ldr	r5, [sp, #4]
 800e236:	4656      	mov	r6, sl
 800e238:	465f      	mov	r7, fp
 800e23a:	4642      	mov	r2, r8
 800e23c:	464b      	mov	r3, r9
 800e23e:	4630      	mov	r0, r6
 800e240:	4639      	mov	r1, r7
 800e242:	f7f2 fb03 	bl	800084c <__aeabi_ddiv>
 800e246:	f7f2 fc87 	bl	8000b58 <__aeabi_d2iz>
 800e24a:	4682      	mov	sl, r0
 800e24c:	f7f2 f96a 	bl	8000524 <__aeabi_i2d>
 800e250:	4642      	mov	r2, r8
 800e252:	464b      	mov	r3, r9
 800e254:	f7f2 f9d0 	bl	80005f8 <__aeabi_dmul>
 800e258:	4602      	mov	r2, r0
 800e25a:	460b      	mov	r3, r1
 800e25c:	4630      	mov	r0, r6
 800e25e:	4639      	mov	r1, r7
 800e260:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800e264:	f7f2 f810 	bl	8000288 <__aeabi_dsub>
 800e268:	f805 6b01 	strb.w	r6, [r5], #1
 800e26c:	9e01      	ldr	r6, [sp, #4]
 800e26e:	9f03      	ldr	r7, [sp, #12]
 800e270:	1bae      	subs	r6, r5, r6
 800e272:	42b7      	cmp	r7, r6
 800e274:	4602      	mov	r2, r0
 800e276:	460b      	mov	r3, r1
 800e278:	d135      	bne.n	800e2e6 <_dtoa_r+0x6e6>
 800e27a:	f7f2 f807 	bl	800028c <__adddf3>
 800e27e:	4642      	mov	r2, r8
 800e280:	464b      	mov	r3, r9
 800e282:	4606      	mov	r6, r0
 800e284:	460f      	mov	r7, r1
 800e286:	f7f2 fc47 	bl	8000b18 <__aeabi_dcmpgt>
 800e28a:	b9d0      	cbnz	r0, 800e2c2 <_dtoa_r+0x6c2>
 800e28c:	4642      	mov	r2, r8
 800e28e:	464b      	mov	r3, r9
 800e290:	4630      	mov	r0, r6
 800e292:	4639      	mov	r1, r7
 800e294:	f7f2 fc18 	bl	8000ac8 <__aeabi_dcmpeq>
 800e298:	b110      	cbz	r0, 800e2a0 <_dtoa_r+0x6a0>
 800e29a:	f01a 0f01 	tst.w	sl, #1
 800e29e:	d110      	bne.n	800e2c2 <_dtoa_r+0x6c2>
 800e2a0:	4620      	mov	r0, r4
 800e2a2:	ee18 1a10 	vmov	r1, s16
 800e2a6:	f000 fd13 	bl	800ecd0 <_Bfree>
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	9800      	ldr	r0, [sp, #0]
 800e2ae:	702b      	strb	r3, [r5, #0]
 800e2b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e2b2:	3001      	adds	r0, #1
 800e2b4:	6018      	str	r0, [r3, #0]
 800e2b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	f43f acf1 	beq.w	800dca0 <_dtoa_r+0xa0>
 800e2be:	601d      	str	r5, [r3, #0]
 800e2c0:	e4ee      	b.n	800dca0 <_dtoa_r+0xa0>
 800e2c2:	9f00      	ldr	r7, [sp, #0]
 800e2c4:	462b      	mov	r3, r5
 800e2c6:	461d      	mov	r5, r3
 800e2c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e2cc:	2a39      	cmp	r2, #57	; 0x39
 800e2ce:	d106      	bne.n	800e2de <_dtoa_r+0x6de>
 800e2d0:	9a01      	ldr	r2, [sp, #4]
 800e2d2:	429a      	cmp	r2, r3
 800e2d4:	d1f7      	bne.n	800e2c6 <_dtoa_r+0x6c6>
 800e2d6:	9901      	ldr	r1, [sp, #4]
 800e2d8:	2230      	movs	r2, #48	; 0x30
 800e2da:	3701      	adds	r7, #1
 800e2dc:	700a      	strb	r2, [r1, #0]
 800e2de:	781a      	ldrb	r2, [r3, #0]
 800e2e0:	3201      	adds	r2, #1
 800e2e2:	701a      	strb	r2, [r3, #0]
 800e2e4:	e790      	b.n	800e208 <_dtoa_r+0x608>
 800e2e6:	4ba6      	ldr	r3, [pc, #664]	; (800e580 <_dtoa_r+0x980>)
 800e2e8:	2200      	movs	r2, #0
 800e2ea:	f7f2 f985 	bl	80005f8 <__aeabi_dmul>
 800e2ee:	2200      	movs	r2, #0
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	4606      	mov	r6, r0
 800e2f4:	460f      	mov	r7, r1
 800e2f6:	f7f2 fbe7 	bl	8000ac8 <__aeabi_dcmpeq>
 800e2fa:	2800      	cmp	r0, #0
 800e2fc:	d09d      	beq.n	800e23a <_dtoa_r+0x63a>
 800e2fe:	e7cf      	b.n	800e2a0 <_dtoa_r+0x6a0>
 800e300:	9a08      	ldr	r2, [sp, #32]
 800e302:	2a00      	cmp	r2, #0
 800e304:	f000 80d7 	beq.w	800e4b6 <_dtoa_r+0x8b6>
 800e308:	9a06      	ldr	r2, [sp, #24]
 800e30a:	2a01      	cmp	r2, #1
 800e30c:	f300 80ba 	bgt.w	800e484 <_dtoa_r+0x884>
 800e310:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e312:	2a00      	cmp	r2, #0
 800e314:	f000 80b2 	beq.w	800e47c <_dtoa_r+0x87c>
 800e318:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e31c:	9e07      	ldr	r6, [sp, #28]
 800e31e:	9d04      	ldr	r5, [sp, #16]
 800e320:	9a04      	ldr	r2, [sp, #16]
 800e322:	441a      	add	r2, r3
 800e324:	9204      	str	r2, [sp, #16]
 800e326:	9a05      	ldr	r2, [sp, #20]
 800e328:	2101      	movs	r1, #1
 800e32a:	441a      	add	r2, r3
 800e32c:	4620      	mov	r0, r4
 800e32e:	9205      	str	r2, [sp, #20]
 800e330:	f000 fd86 	bl	800ee40 <__i2b>
 800e334:	4607      	mov	r7, r0
 800e336:	2d00      	cmp	r5, #0
 800e338:	dd0c      	ble.n	800e354 <_dtoa_r+0x754>
 800e33a:	9b05      	ldr	r3, [sp, #20]
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	dd09      	ble.n	800e354 <_dtoa_r+0x754>
 800e340:	42ab      	cmp	r3, r5
 800e342:	9a04      	ldr	r2, [sp, #16]
 800e344:	bfa8      	it	ge
 800e346:	462b      	movge	r3, r5
 800e348:	1ad2      	subs	r2, r2, r3
 800e34a:	9204      	str	r2, [sp, #16]
 800e34c:	9a05      	ldr	r2, [sp, #20]
 800e34e:	1aed      	subs	r5, r5, r3
 800e350:	1ad3      	subs	r3, r2, r3
 800e352:	9305      	str	r3, [sp, #20]
 800e354:	9b07      	ldr	r3, [sp, #28]
 800e356:	b31b      	cbz	r3, 800e3a0 <_dtoa_r+0x7a0>
 800e358:	9b08      	ldr	r3, [sp, #32]
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	f000 80af 	beq.w	800e4be <_dtoa_r+0x8be>
 800e360:	2e00      	cmp	r6, #0
 800e362:	dd13      	ble.n	800e38c <_dtoa_r+0x78c>
 800e364:	4639      	mov	r1, r7
 800e366:	4632      	mov	r2, r6
 800e368:	4620      	mov	r0, r4
 800e36a:	f000 fe29 	bl	800efc0 <__pow5mult>
 800e36e:	ee18 2a10 	vmov	r2, s16
 800e372:	4601      	mov	r1, r0
 800e374:	4607      	mov	r7, r0
 800e376:	4620      	mov	r0, r4
 800e378:	f000 fd78 	bl	800ee6c <__multiply>
 800e37c:	ee18 1a10 	vmov	r1, s16
 800e380:	4680      	mov	r8, r0
 800e382:	4620      	mov	r0, r4
 800e384:	f000 fca4 	bl	800ecd0 <_Bfree>
 800e388:	ee08 8a10 	vmov	s16, r8
 800e38c:	9b07      	ldr	r3, [sp, #28]
 800e38e:	1b9a      	subs	r2, r3, r6
 800e390:	d006      	beq.n	800e3a0 <_dtoa_r+0x7a0>
 800e392:	ee18 1a10 	vmov	r1, s16
 800e396:	4620      	mov	r0, r4
 800e398:	f000 fe12 	bl	800efc0 <__pow5mult>
 800e39c:	ee08 0a10 	vmov	s16, r0
 800e3a0:	2101      	movs	r1, #1
 800e3a2:	4620      	mov	r0, r4
 800e3a4:	f000 fd4c 	bl	800ee40 <__i2b>
 800e3a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	4606      	mov	r6, r0
 800e3ae:	f340 8088 	ble.w	800e4c2 <_dtoa_r+0x8c2>
 800e3b2:	461a      	mov	r2, r3
 800e3b4:	4601      	mov	r1, r0
 800e3b6:	4620      	mov	r0, r4
 800e3b8:	f000 fe02 	bl	800efc0 <__pow5mult>
 800e3bc:	9b06      	ldr	r3, [sp, #24]
 800e3be:	2b01      	cmp	r3, #1
 800e3c0:	4606      	mov	r6, r0
 800e3c2:	f340 8081 	ble.w	800e4c8 <_dtoa_r+0x8c8>
 800e3c6:	f04f 0800 	mov.w	r8, #0
 800e3ca:	6933      	ldr	r3, [r6, #16]
 800e3cc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e3d0:	6918      	ldr	r0, [r3, #16]
 800e3d2:	f000 fce5 	bl	800eda0 <__hi0bits>
 800e3d6:	f1c0 0020 	rsb	r0, r0, #32
 800e3da:	9b05      	ldr	r3, [sp, #20]
 800e3dc:	4418      	add	r0, r3
 800e3de:	f010 001f 	ands.w	r0, r0, #31
 800e3e2:	f000 8092 	beq.w	800e50a <_dtoa_r+0x90a>
 800e3e6:	f1c0 0320 	rsb	r3, r0, #32
 800e3ea:	2b04      	cmp	r3, #4
 800e3ec:	f340 808a 	ble.w	800e504 <_dtoa_r+0x904>
 800e3f0:	f1c0 001c 	rsb	r0, r0, #28
 800e3f4:	9b04      	ldr	r3, [sp, #16]
 800e3f6:	4403      	add	r3, r0
 800e3f8:	9304      	str	r3, [sp, #16]
 800e3fa:	9b05      	ldr	r3, [sp, #20]
 800e3fc:	4403      	add	r3, r0
 800e3fe:	4405      	add	r5, r0
 800e400:	9305      	str	r3, [sp, #20]
 800e402:	9b04      	ldr	r3, [sp, #16]
 800e404:	2b00      	cmp	r3, #0
 800e406:	dd07      	ble.n	800e418 <_dtoa_r+0x818>
 800e408:	ee18 1a10 	vmov	r1, s16
 800e40c:	461a      	mov	r2, r3
 800e40e:	4620      	mov	r0, r4
 800e410:	f000 fe30 	bl	800f074 <__lshift>
 800e414:	ee08 0a10 	vmov	s16, r0
 800e418:	9b05      	ldr	r3, [sp, #20]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	dd05      	ble.n	800e42a <_dtoa_r+0x82a>
 800e41e:	4631      	mov	r1, r6
 800e420:	461a      	mov	r2, r3
 800e422:	4620      	mov	r0, r4
 800e424:	f000 fe26 	bl	800f074 <__lshift>
 800e428:	4606      	mov	r6, r0
 800e42a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d06e      	beq.n	800e50e <_dtoa_r+0x90e>
 800e430:	ee18 0a10 	vmov	r0, s16
 800e434:	4631      	mov	r1, r6
 800e436:	f000 fe8d 	bl	800f154 <__mcmp>
 800e43a:	2800      	cmp	r0, #0
 800e43c:	da67      	bge.n	800e50e <_dtoa_r+0x90e>
 800e43e:	9b00      	ldr	r3, [sp, #0]
 800e440:	3b01      	subs	r3, #1
 800e442:	ee18 1a10 	vmov	r1, s16
 800e446:	9300      	str	r3, [sp, #0]
 800e448:	220a      	movs	r2, #10
 800e44a:	2300      	movs	r3, #0
 800e44c:	4620      	mov	r0, r4
 800e44e:	f000 fc61 	bl	800ed14 <__multadd>
 800e452:	9b08      	ldr	r3, [sp, #32]
 800e454:	ee08 0a10 	vmov	s16, r0
 800e458:	2b00      	cmp	r3, #0
 800e45a:	f000 81b1 	beq.w	800e7c0 <_dtoa_r+0xbc0>
 800e45e:	2300      	movs	r3, #0
 800e460:	4639      	mov	r1, r7
 800e462:	220a      	movs	r2, #10
 800e464:	4620      	mov	r0, r4
 800e466:	f000 fc55 	bl	800ed14 <__multadd>
 800e46a:	9b02      	ldr	r3, [sp, #8]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	4607      	mov	r7, r0
 800e470:	f300 808e 	bgt.w	800e590 <_dtoa_r+0x990>
 800e474:	9b06      	ldr	r3, [sp, #24]
 800e476:	2b02      	cmp	r3, #2
 800e478:	dc51      	bgt.n	800e51e <_dtoa_r+0x91e>
 800e47a:	e089      	b.n	800e590 <_dtoa_r+0x990>
 800e47c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e47e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e482:	e74b      	b.n	800e31c <_dtoa_r+0x71c>
 800e484:	9b03      	ldr	r3, [sp, #12]
 800e486:	1e5e      	subs	r6, r3, #1
 800e488:	9b07      	ldr	r3, [sp, #28]
 800e48a:	42b3      	cmp	r3, r6
 800e48c:	bfbf      	itttt	lt
 800e48e:	9b07      	ldrlt	r3, [sp, #28]
 800e490:	9607      	strlt	r6, [sp, #28]
 800e492:	1af2      	sublt	r2, r6, r3
 800e494:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e496:	bfb6      	itet	lt
 800e498:	189b      	addlt	r3, r3, r2
 800e49a:	1b9e      	subge	r6, r3, r6
 800e49c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800e49e:	9b03      	ldr	r3, [sp, #12]
 800e4a0:	bfb8      	it	lt
 800e4a2:	2600      	movlt	r6, #0
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	bfb7      	itett	lt
 800e4a8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800e4ac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800e4b0:	1a9d      	sublt	r5, r3, r2
 800e4b2:	2300      	movlt	r3, #0
 800e4b4:	e734      	b.n	800e320 <_dtoa_r+0x720>
 800e4b6:	9e07      	ldr	r6, [sp, #28]
 800e4b8:	9d04      	ldr	r5, [sp, #16]
 800e4ba:	9f08      	ldr	r7, [sp, #32]
 800e4bc:	e73b      	b.n	800e336 <_dtoa_r+0x736>
 800e4be:	9a07      	ldr	r2, [sp, #28]
 800e4c0:	e767      	b.n	800e392 <_dtoa_r+0x792>
 800e4c2:	9b06      	ldr	r3, [sp, #24]
 800e4c4:	2b01      	cmp	r3, #1
 800e4c6:	dc18      	bgt.n	800e4fa <_dtoa_r+0x8fa>
 800e4c8:	f1ba 0f00 	cmp.w	sl, #0
 800e4cc:	d115      	bne.n	800e4fa <_dtoa_r+0x8fa>
 800e4ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e4d2:	b993      	cbnz	r3, 800e4fa <_dtoa_r+0x8fa>
 800e4d4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e4d8:	0d1b      	lsrs	r3, r3, #20
 800e4da:	051b      	lsls	r3, r3, #20
 800e4dc:	b183      	cbz	r3, 800e500 <_dtoa_r+0x900>
 800e4de:	9b04      	ldr	r3, [sp, #16]
 800e4e0:	3301      	adds	r3, #1
 800e4e2:	9304      	str	r3, [sp, #16]
 800e4e4:	9b05      	ldr	r3, [sp, #20]
 800e4e6:	3301      	adds	r3, #1
 800e4e8:	9305      	str	r3, [sp, #20]
 800e4ea:	f04f 0801 	mov.w	r8, #1
 800e4ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	f47f af6a 	bne.w	800e3ca <_dtoa_r+0x7ca>
 800e4f6:	2001      	movs	r0, #1
 800e4f8:	e76f      	b.n	800e3da <_dtoa_r+0x7da>
 800e4fa:	f04f 0800 	mov.w	r8, #0
 800e4fe:	e7f6      	b.n	800e4ee <_dtoa_r+0x8ee>
 800e500:	4698      	mov	r8, r3
 800e502:	e7f4      	b.n	800e4ee <_dtoa_r+0x8ee>
 800e504:	f43f af7d 	beq.w	800e402 <_dtoa_r+0x802>
 800e508:	4618      	mov	r0, r3
 800e50a:	301c      	adds	r0, #28
 800e50c:	e772      	b.n	800e3f4 <_dtoa_r+0x7f4>
 800e50e:	9b03      	ldr	r3, [sp, #12]
 800e510:	2b00      	cmp	r3, #0
 800e512:	dc37      	bgt.n	800e584 <_dtoa_r+0x984>
 800e514:	9b06      	ldr	r3, [sp, #24]
 800e516:	2b02      	cmp	r3, #2
 800e518:	dd34      	ble.n	800e584 <_dtoa_r+0x984>
 800e51a:	9b03      	ldr	r3, [sp, #12]
 800e51c:	9302      	str	r3, [sp, #8]
 800e51e:	9b02      	ldr	r3, [sp, #8]
 800e520:	b96b      	cbnz	r3, 800e53e <_dtoa_r+0x93e>
 800e522:	4631      	mov	r1, r6
 800e524:	2205      	movs	r2, #5
 800e526:	4620      	mov	r0, r4
 800e528:	f000 fbf4 	bl	800ed14 <__multadd>
 800e52c:	4601      	mov	r1, r0
 800e52e:	4606      	mov	r6, r0
 800e530:	ee18 0a10 	vmov	r0, s16
 800e534:	f000 fe0e 	bl	800f154 <__mcmp>
 800e538:	2800      	cmp	r0, #0
 800e53a:	f73f adbb 	bgt.w	800e0b4 <_dtoa_r+0x4b4>
 800e53e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e540:	9d01      	ldr	r5, [sp, #4]
 800e542:	43db      	mvns	r3, r3
 800e544:	9300      	str	r3, [sp, #0]
 800e546:	f04f 0800 	mov.w	r8, #0
 800e54a:	4631      	mov	r1, r6
 800e54c:	4620      	mov	r0, r4
 800e54e:	f000 fbbf 	bl	800ecd0 <_Bfree>
 800e552:	2f00      	cmp	r7, #0
 800e554:	f43f aea4 	beq.w	800e2a0 <_dtoa_r+0x6a0>
 800e558:	f1b8 0f00 	cmp.w	r8, #0
 800e55c:	d005      	beq.n	800e56a <_dtoa_r+0x96a>
 800e55e:	45b8      	cmp	r8, r7
 800e560:	d003      	beq.n	800e56a <_dtoa_r+0x96a>
 800e562:	4641      	mov	r1, r8
 800e564:	4620      	mov	r0, r4
 800e566:	f000 fbb3 	bl	800ecd0 <_Bfree>
 800e56a:	4639      	mov	r1, r7
 800e56c:	4620      	mov	r0, r4
 800e56e:	f000 fbaf 	bl	800ecd0 <_Bfree>
 800e572:	e695      	b.n	800e2a0 <_dtoa_r+0x6a0>
 800e574:	2600      	movs	r6, #0
 800e576:	4637      	mov	r7, r6
 800e578:	e7e1      	b.n	800e53e <_dtoa_r+0x93e>
 800e57a:	9700      	str	r7, [sp, #0]
 800e57c:	4637      	mov	r7, r6
 800e57e:	e599      	b.n	800e0b4 <_dtoa_r+0x4b4>
 800e580:	40240000 	.word	0x40240000
 800e584:	9b08      	ldr	r3, [sp, #32]
 800e586:	2b00      	cmp	r3, #0
 800e588:	f000 80ca 	beq.w	800e720 <_dtoa_r+0xb20>
 800e58c:	9b03      	ldr	r3, [sp, #12]
 800e58e:	9302      	str	r3, [sp, #8]
 800e590:	2d00      	cmp	r5, #0
 800e592:	dd05      	ble.n	800e5a0 <_dtoa_r+0x9a0>
 800e594:	4639      	mov	r1, r7
 800e596:	462a      	mov	r2, r5
 800e598:	4620      	mov	r0, r4
 800e59a:	f000 fd6b 	bl	800f074 <__lshift>
 800e59e:	4607      	mov	r7, r0
 800e5a0:	f1b8 0f00 	cmp.w	r8, #0
 800e5a4:	d05b      	beq.n	800e65e <_dtoa_r+0xa5e>
 800e5a6:	6879      	ldr	r1, [r7, #4]
 800e5a8:	4620      	mov	r0, r4
 800e5aa:	f000 fb51 	bl	800ec50 <_Balloc>
 800e5ae:	4605      	mov	r5, r0
 800e5b0:	b928      	cbnz	r0, 800e5be <_dtoa_r+0x9be>
 800e5b2:	4b87      	ldr	r3, [pc, #540]	; (800e7d0 <_dtoa_r+0xbd0>)
 800e5b4:	4602      	mov	r2, r0
 800e5b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e5ba:	f7ff bb3b 	b.w	800dc34 <_dtoa_r+0x34>
 800e5be:	693a      	ldr	r2, [r7, #16]
 800e5c0:	3202      	adds	r2, #2
 800e5c2:	0092      	lsls	r2, r2, #2
 800e5c4:	f107 010c 	add.w	r1, r7, #12
 800e5c8:	300c      	adds	r0, #12
 800e5ca:	f000 fb33 	bl	800ec34 <memcpy>
 800e5ce:	2201      	movs	r2, #1
 800e5d0:	4629      	mov	r1, r5
 800e5d2:	4620      	mov	r0, r4
 800e5d4:	f000 fd4e 	bl	800f074 <__lshift>
 800e5d8:	9b01      	ldr	r3, [sp, #4]
 800e5da:	f103 0901 	add.w	r9, r3, #1
 800e5de:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800e5e2:	4413      	add	r3, r2
 800e5e4:	9305      	str	r3, [sp, #20]
 800e5e6:	f00a 0301 	and.w	r3, sl, #1
 800e5ea:	46b8      	mov	r8, r7
 800e5ec:	9304      	str	r3, [sp, #16]
 800e5ee:	4607      	mov	r7, r0
 800e5f0:	4631      	mov	r1, r6
 800e5f2:	ee18 0a10 	vmov	r0, s16
 800e5f6:	f7ff fa77 	bl	800dae8 <quorem>
 800e5fa:	4641      	mov	r1, r8
 800e5fc:	9002      	str	r0, [sp, #8]
 800e5fe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e602:	ee18 0a10 	vmov	r0, s16
 800e606:	f000 fda5 	bl	800f154 <__mcmp>
 800e60a:	463a      	mov	r2, r7
 800e60c:	9003      	str	r0, [sp, #12]
 800e60e:	4631      	mov	r1, r6
 800e610:	4620      	mov	r0, r4
 800e612:	f000 fdbb 	bl	800f18c <__mdiff>
 800e616:	68c2      	ldr	r2, [r0, #12]
 800e618:	f109 3bff 	add.w	fp, r9, #4294967295
 800e61c:	4605      	mov	r5, r0
 800e61e:	bb02      	cbnz	r2, 800e662 <_dtoa_r+0xa62>
 800e620:	4601      	mov	r1, r0
 800e622:	ee18 0a10 	vmov	r0, s16
 800e626:	f000 fd95 	bl	800f154 <__mcmp>
 800e62a:	4602      	mov	r2, r0
 800e62c:	4629      	mov	r1, r5
 800e62e:	4620      	mov	r0, r4
 800e630:	9207      	str	r2, [sp, #28]
 800e632:	f000 fb4d 	bl	800ecd0 <_Bfree>
 800e636:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800e63a:	ea43 0102 	orr.w	r1, r3, r2
 800e63e:	9b04      	ldr	r3, [sp, #16]
 800e640:	430b      	orrs	r3, r1
 800e642:	464d      	mov	r5, r9
 800e644:	d10f      	bne.n	800e666 <_dtoa_r+0xa66>
 800e646:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e64a:	d02a      	beq.n	800e6a2 <_dtoa_r+0xaa2>
 800e64c:	9b03      	ldr	r3, [sp, #12]
 800e64e:	2b00      	cmp	r3, #0
 800e650:	dd02      	ble.n	800e658 <_dtoa_r+0xa58>
 800e652:	9b02      	ldr	r3, [sp, #8]
 800e654:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800e658:	f88b a000 	strb.w	sl, [fp]
 800e65c:	e775      	b.n	800e54a <_dtoa_r+0x94a>
 800e65e:	4638      	mov	r0, r7
 800e660:	e7ba      	b.n	800e5d8 <_dtoa_r+0x9d8>
 800e662:	2201      	movs	r2, #1
 800e664:	e7e2      	b.n	800e62c <_dtoa_r+0xa2c>
 800e666:	9b03      	ldr	r3, [sp, #12]
 800e668:	2b00      	cmp	r3, #0
 800e66a:	db04      	blt.n	800e676 <_dtoa_r+0xa76>
 800e66c:	9906      	ldr	r1, [sp, #24]
 800e66e:	430b      	orrs	r3, r1
 800e670:	9904      	ldr	r1, [sp, #16]
 800e672:	430b      	orrs	r3, r1
 800e674:	d122      	bne.n	800e6bc <_dtoa_r+0xabc>
 800e676:	2a00      	cmp	r2, #0
 800e678:	ddee      	ble.n	800e658 <_dtoa_r+0xa58>
 800e67a:	ee18 1a10 	vmov	r1, s16
 800e67e:	2201      	movs	r2, #1
 800e680:	4620      	mov	r0, r4
 800e682:	f000 fcf7 	bl	800f074 <__lshift>
 800e686:	4631      	mov	r1, r6
 800e688:	ee08 0a10 	vmov	s16, r0
 800e68c:	f000 fd62 	bl	800f154 <__mcmp>
 800e690:	2800      	cmp	r0, #0
 800e692:	dc03      	bgt.n	800e69c <_dtoa_r+0xa9c>
 800e694:	d1e0      	bne.n	800e658 <_dtoa_r+0xa58>
 800e696:	f01a 0f01 	tst.w	sl, #1
 800e69a:	d0dd      	beq.n	800e658 <_dtoa_r+0xa58>
 800e69c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e6a0:	d1d7      	bne.n	800e652 <_dtoa_r+0xa52>
 800e6a2:	2339      	movs	r3, #57	; 0x39
 800e6a4:	f88b 3000 	strb.w	r3, [fp]
 800e6a8:	462b      	mov	r3, r5
 800e6aa:	461d      	mov	r5, r3
 800e6ac:	3b01      	subs	r3, #1
 800e6ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e6b2:	2a39      	cmp	r2, #57	; 0x39
 800e6b4:	d071      	beq.n	800e79a <_dtoa_r+0xb9a>
 800e6b6:	3201      	adds	r2, #1
 800e6b8:	701a      	strb	r2, [r3, #0]
 800e6ba:	e746      	b.n	800e54a <_dtoa_r+0x94a>
 800e6bc:	2a00      	cmp	r2, #0
 800e6be:	dd07      	ble.n	800e6d0 <_dtoa_r+0xad0>
 800e6c0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e6c4:	d0ed      	beq.n	800e6a2 <_dtoa_r+0xaa2>
 800e6c6:	f10a 0301 	add.w	r3, sl, #1
 800e6ca:	f88b 3000 	strb.w	r3, [fp]
 800e6ce:	e73c      	b.n	800e54a <_dtoa_r+0x94a>
 800e6d0:	9b05      	ldr	r3, [sp, #20]
 800e6d2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e6d6:	4599      	cmp	r9, r3
 800e6d8:	d047      	beq.n	800e76a <_dtoa_r+0xb6a>
 800e6da:	ee18 1a10 	vmov	r1, s16
 800e6de:	2300      	movs	r3, #0
 800e6e0:	220a      	movs	r2, #10
 800e6e2:	4620      	mov	r0, r4
 800e6e4:	f000 fb16 	bl	800ed14 <__multadd>
 800e6e8:	45b8      	cmp	r8, r7
 800e6ea:	ee08 0a10 	vmov	s16, r0
 800e6ee:	f04f 0300 	mov.w	r3, #0
 800e6f2:	f04f 020a 	mov.w	r2, #10
 800e6f6:	4641      	mov	r1, r8
 800e6f8:	4620      	mov	r0, r4
 800e6fa:	d106      	bne.n	800e70a <_dtoa_r+0xb0a>
 800e6fc:	f000 fb0a 	bl	800ed14 <__multadd>
 800e700:	4680      	mov	r8, r0
 800e702:	4607      	mov	r7, r0
 800e704:	f109 0901 	add.w	r9, r9, #1
 800e708:	e772      	b.n	800e5f0 <_dtoa_r+0x9f0>
 800e70a:	f000 fb03 	bl	800ed14 <__multadd>
 800e70e:	4639      	mov	r1, r7
 800e710:	4680      	mov	r8, r0
 800e712:	2300      	movs	r3, #0
 800e714:	220a      	movs	r2, #10
 800e716:	4620      	mov	r0, r4
 800e718:	f000 fafc 	bl	800ed14 <__multadd>
 800e71c:	4607      	mov	r7, r0
 800e71e:	e7f1      	b.n	800e704 <_dtoa_r+0xb04>
 800e720:	9b03      	ldr	r3, [sp, #12]
 800e722:	9302      	str	r3, [sp, #8]
 800e724:	9d01      	ldr	r5, [sp, #4]
 800e726:	ee18 0a10 	vmov	r0, s16
 800e72a:	4631      	mov	r1, r6
 800e72c:	f7ff f9dc 	bl	800dae8 <quorem>
 800e730:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e734:	9b01      	ldr	r3, [sp, #4]
 800e736:	f805 ab01 	strb.w	sl, [r5], #1
 800e73a:	1aea      	subs	r2, r5, r3
 800e73c:	9b02      	ldr	r3, [sp, #8]
 800e73e:	4293      	cmp	r3, r2
 800e740:	dd09      	ble.n	800e756 <_dtoa_r+0xb56>
 800e742:	ee18 1a10 	vmov	r1, s16
 800e746:	2300      	movs	r3, #0
 800e748:	220a      	movs	r2, #10
 800e74a:	4620      	mov	r0, r4
 800e74c:	f000 fae2 	bl	800ed14 <__multadd>
 800e750:	ee08 0a10 	vmov	s16, r0
 800e754:	e7e7      	b.n	800e726 <_dtoa_r+0xb26>
 800e756:	9b02      	ldr	r3, [sp, #8]
 800e758:	2b00      	cmp	r3, #0
 800e75a:	bfc8      	it	gt
 800e75c:	461d      	movgt	r5, r3
 800e75e:	9b01      	ldr	r3, [sp, #4]
 800e760:	bfd8      	it	le
 800e762:	2501      	movle	r5, #1
 800e764:	441d      	add	r5, r3
 800e766:	f04f 0800 	mov.w	r8, #0
 800e76a:	ee18 1a10 	vmov	r1, s16
 800e76e:	2201      	movs	r2, #1
 800e770:	4620      	mov	r0, r4
 800e772:	f000 fc7f 	bl	800f074 <__lshift>
 800e776:	4631      	mov	r1, r6
 800e778:	ee08 0a10 	vmov	s16, r0
 800e77c:	f000 fcea 	bl	800f154 <__mcmp>
 800e780:	2800      	cmp	r0, #0
 800e782:	dc91      	bgt.n	800e6a8 <_dtoa_r+0xaa8>
 800e784:	d102      	bne.n	800e78c <_dtoa_r+0xb8c>
 800e786:	f01a 0f01 	tst.w	sl, #1
 800e78a:	d18d      	bne.n	800e6a8 <_dtoa_r+0xaa8>
 800e78c:	462b      	mov	r3, r5
 800e78e:	461d      	mov	r5, r3
 800e790:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e794:	2a30      	cmp	r2, #48	; 0x30
 800e796:	d0fa      	beq.n	800e78e <_dtoa_r+0xb8e>
 800e798:	e6d7      	b.n	800e54a <_dtoa_r+0x94a>
 800e79a:	9a01      	ldr	r2, [sp, #4]
 800e79c:	429a      	cmp	r2, r3
 800e79e:	d184      	bne.n	800e6aa <_dtoa_r+0xaaa>
 800e7a0:	9b00      	ldr	r3, [sp, #0]
 800e7a2:	3301      	adds	r3, #1
 800e7a4:	9300      	str	r3, [sp, #0]
 800e7a6:	2331      	movs	r3, #49	; 0x31
 800e7a8:	7013      	strb	r3, [r2, #0]
 800e7aa:	e6ce      	b.n	800e54a <_dtoa_r+0x94a>
 800e7ac:	4b09      	ldr	r3, [pc, #36]	; (800e7d4 <_dtoa_r+0xbd4>)
 800e7ae:	f7ff ba95 	b.w	800dcdc <_dtoa_r+0xdc>
 800e7b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	f47f aa6e 	bne.w	800dc96 <_dtoa_r+0x96>
 800e7ba:	4b07      	ldr	r3, [pc, #28]	; (800e7d8 <_dtoa_r+0xbd8>)
 800e7bc:	f7ff ba8e 	b.w	800dcdc <_dtoa_r+0xdc>
 800e7c0:	9b02      	ldr	r3, [sp, #8]
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	dcae      	bgt.n	800e724 <_dtoa_r+0xb24>
 800e7c6:	9b06      	ldr	r3, [sp, #24]
 800e7c8:	2b02      	cmp	r3, #2
 800e7ca:	f73f aea8 	bgt.w	800e51e <_dtoa_r+0x91e>
 800e7ce:	e7a9      	b.n	800e724 <_dtoa_r+0xb24>
 800e7d0:	0800fc3b 	.word	0x0800fc3b
 800e7d4:	0800fb98 	.word	0x0800fb98
 800e7d8:	0800fbbc 	.word	0x0800fbbc

0800e7dc <__sflush_r>:
 800e7dc:	898a      	ldrh	r2, [r1, #12]
 800e7de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7e2:	4605      	mov	r5, r0
 800e7e4:	0710      	lsls	r0, r2, #28
 800e7e6:	460c      	mov	r4, r1
 800e7e8:	d458      	bmi.n	800e89c <__sflush_r+0xc0>
 800e7ea:	684b      	ldr	r3, [r1, #4]
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	dc05      	bgt.n	800e7fc <__sflush_r+0x20>
 800e7f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	dc02      	bgt.n	800e7fc <__sflush_r+0x20>
 800e7f6:	2000      	movs	r0, #0
 800e7f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e7fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e7fe:	2e00      	cmp	r6, #0
 800e800:	d0f9      	beq.n	800e7f6 <__sflush_r+0x1a>
 800e802:	2300      	movs	r3, #0
 800e804:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e808:	682f      	ldr	r7, [r5, #0]
 800e80a:	602b      	str	r3, [r5, #0]
 800e80c:	d032      	beq.n	800e874 <__sflush_r+0x98>
 800e80e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e810:	89a3      	ldrh	r3, [r4, #12]
 800e812:	075a      	lsls	r2, r3, #29
 800e814:	d505      	bpl.n	800e822 <__sflush_r+0x46>
 800e816:	6863      	ldr	r3, [r4, #4]
 800e818:	1ac0      	subs	r0, r0, r3
 800e81a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e81c:	b10b      	cbz	r3, 800e822 <__sflush_r+0x46>
 800e81e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e820:	1ac0      	subs	r0, r0, r3
 800e822:	2300      	movs	r3, #0
 800e824:	4602      	mov	r2, r0
 800e826:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e828:	6a21      	ldr	r1, [r4, #32]
 800e82a:	4628      	mov	r0, r5
 800e82c:	47b0      	blx	r6
 800e82e:	1c43      	adds	r3, r0, #1
 800e830:	89a3      	ldrh	r3, [r4, #12]
 800e832:	d106      	bne.n	800e842 <__sflush_r+0x66>
 800e834:	6829      	ldr	r1, [r5, #0]
 800e836:	291d      	cmp	r1, #29
 800e838:	d82c      	bhi.n	800e894 <__sflush_r+0xb8>
 800e83a:	4a2a      	ldr	r2, [pc, #168]	; (800e8e4 <__sflush_r+0x108>)
 800e83c:	40ca      	lsrs	r2, r1
 800e83e:	07d6      	lsls	r6, r2, #31
 800e840:	d528      	bpl.n	800e894 <__sflush_r+0xb8>
 800e842:	2200      	movs	r2, #0
 800e844:	6062      	str	r2, [r4, #4]
 800e846:	04d9      	lsls	r1, r3, #19
 800e848:	6922      	ldr	r2, [r4, #16]
 800e84a:	6022      	str	r2, [r4, #0]
 800e84c:	d504      	bpl.n	800e858 <__sflush_r+0x7c>
 800e84e:	1c42      	adds	r2, r0, #1
 800e850:	d101      	bne.n	800e856 <__sflush_r+0x7a>
 800e852:	682b      	ldr	r3, [r5, #0]
 800e854:	b903      	cbnz	r3, 800e858 <__sflush_r+0x7c>
 800e856:	6560      	str	r0, [r4, #84]	; 0x54
 800e858:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e85a:	602f      	str	r7, [r5, #0]
 800e85c:	2900      	cmp	r1, #0
 800e85e:	d0ca      	beq.n	800e7f6 <__sflush_r+0x1a>
 800e860:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e864:	4299      	cmp	r1, r3
 800e866:	d002      	beq.n	800e86e <__sflush_r+0x92>
 800e868:	4628      	mov	r0, r5
 800e86a:	f000 fd8b 	bl	800f384 <_free_r>
 800e86e:	2000      	movs	r0, #0
 800e870:	6360      	str	r0, [r4, #52]	; 0x34
 800e872:	e7c1      	b.n	800e7f8 <__sflush_r+0x1c>
 800e874:	6a21      	ldr	r1, [r4, #32]
 800e876:	2301      	movs	r3, #1
 800e878:	4628      	mov	r0, r5
 800e87a:	47b0      	blx	r6
 800e87c:	1c41      	adds	r1, r0, #1
 800e87e:	d1c7      	bne.n	800e810 <__sflush_r+0x34>
 800e880:	682b      	ldr	r3, [r5, #0]
 800e882:	2b00      	cmp	r3, #0
 800e884:	d0c4      	beq.n	800e810 <__sflush_r+0x34>
 800e886:	2b1d      	cmp	r3, #29
 800e888:	d001      	beq.n	800e88e <__sflush_r+0xb2>
 800e88a:	2b16      	cmp	r3, #22
 800e88c:	d101      	bne.n	800e892 <__sflush_r+0xb6>
 800e88e:	602f      	str	r7, [r5, #0]
 800e890:	e7b1      	b.n	800e7f6 <__sflush_r+0x1a>
 800e892:	89a3      	ldrh	r3, [r4, #12]
 800e894:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e898:	81a3      	strh	r3, [r4, #12]
 800e89a:	e7ad      	b.n	800e7f8 <__sflush_r+0x1c>
 800e89c:	690f      	ldr	r7, [r1, #16]
 800e89e:	2f00      	cmp	r7, #0
 800e8a0:	d0a9      	beq.n	800e7f6 <__sflush_r+0x1a>
 800e8a2:	0793      	lsls	r3, r2, #30
 800e8a4:	680e      	ldr	r6, [r1, #0]
 800e8a6:	bf08      	it	eq
 800e8a8:	694b      	ldreq	r3, [r1, #20]
 800e8aa:	600f      	str	r7, [r1, #0]
 800e8ac:	bf18      	it	ne
 800e8ae:	2300      	movne	r3, #0
 800e8b0:	eba6 0807 	sub.w	r8, r6, r7
 800e8b4:	608b      	str	r3, [r1, #8]
 800e8b6:	f1b8 0f00 	cmp.w	r8, #0
 800e8ba:	dd9c      	ble.n	800e7f6 <__sflush_r+0x1a>
 800e8bc:	6a21      	ldr	r1, [r4, #32]
 800e8be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e8c0:	4643      	mov	r3, r8
 800e8c2:	463a      	mov	r2, r7
 800e8c4:	4628      	mov	r0, r5
 800e8c6:	47b0      	blx	r6
 800e8c8:	2800      	cmp	r0, #0
 800e8ca:	dc06      	bgt.n	800e8da <__sflush_r+0xfe>
 800e8cc:	89a3      	ldrh	r3, [r4, #12]
 800e8ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e8d2:	81a3      	strh	r3, [r4, #12]
 800e8d4:	f04f 30ff 	mov.w	r0, #4294967295
 800e8d8:	e78e      	b.n	800e7f8 <__sflush_r+0x1c>
 800e8da:	4407      	add	r7, r0
 800e8dc:	eba8 0800 	sub.w	r8, r8, r0
 800e8e0:	e7e9      	b.n	800e8b6 <__sflush_r+0xda>
 800e8e2:	bf00      	nop
 800e8e4:	20400001 	.word	0x20400001

0800e8e8 <_fflush_r>:
 800e8e8:	b538      	push	{r3, r4, r5, lr}
 800e8ea:	690b      	ldr	r3, [r1, #16]
 800e8ec:	4605      	mov	r5, r0
 800e8ee:	460c      	mov	r4, r1
 800e8f0:	b913      	cbnz	r3, 800e8f8 <_fflush_r+0x10>
 800e8f2:	2500      	movs	r5, #0
 800e8f4:	4628      	mov	r0, r5
 800e8f6:	bd38      	pop	{r3, r4, r5, pc}
 800e8f8:	b118      	cbz	r0, 800e902 <_fflush_r+0x1a>
 800e8fa:	6983      	ldr	r3, [r0, #24]
 800e8fc:	b90b      	cbnz	r3, 800e902 <_fflush_r+0x1a>
 800e8fe:	f000 f887 	bl	800ea10 <__sinit>
 800e902:	4b14      	ldr	r3, [pc, #80]	; (800e954 <_fflush_r+0x6c>)
 800e904:	429c      	cmp	r4, r3
 800e906:	d11b      	bne.n	800e940 <_fflush_r+0x58>
 800e908:	686c      	ldr	r4, [r5, #4]
 800e90a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d0ef      	beq.n	800e8f2 <_fflush_r+0xa>
 800e912:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e914:	07d0      	lsls	r0, r2, #31
 800e916:	d404      	bmi.n	800e922 <_fflush_r+0x3a>
 800e918:	0599      	lsls	r1, r3, #22
 800e91a:	d402      	bmi.n	800e922 <_fflush_r+0x3a>
 800e91c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e91e:	f000 f91a 	bl	800eb56 <__retarget_lock_acquire_recursive>
 800e922:	4628      	mov	r0, r5
 800e924:	4621      	mov	r1, r4
 800e926:	f7ff ff59 	bl	800e7dc <__sflush_r>
 800e92a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e92c:	07da      	lsls	r2, r3, #31
 800e92e:	4605      	mov	r5, r0
 800e930:	d4e0      	bmi.n	800e8f4 <_fflush_r+0xc>
 800e932:	89a3      	ldrh	r3, [r4, #12]
 800e934:	059b      	lsls	r3, r3, #22
 800e936:	d4dd      	bmi.n	800e8f4 <_fflush_r+0xc>
 800e938:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e93a:	f000 f90d 	bl	800eb58 <__retarget_lock_release_recursive>
 800e93e:	e7d9      	b.n	800e8f4 <_fflush_r+0xc>
 800e940:	4b05      	ldr	r3, [pc, #20]	; (800e958 <_fflush_r+0x70>)
 800e942:	429c      	cmp	r4, r3
 800e944:	d101      	bne.n	800e94a <_fflush_r+0x62>
 800e946:	68ac      	ldr	r4, [r5, #8]
 800e948:	e7df      	b.n	800e90a <_fflush_r+0x22>
 800e94a:	4b04      	ldr	r3, [pc, #16]	; (800e95c <_fflush_r+0x74>)
 800e94c:	429c      	cmp	r4, r3
 800e94e:	bf08      	it	eq
 800e950:	68ec      	ldreq	r4, [r5, #12]
 800e952:	e7da      	b.n	800e90a <_fflush_r+0x22>
 800e954:	0800fc6c 	.word	0x0800fc6c
 800e958:	0800fc8c 	.word	0x0800fc8c
 800e95c:	0800fc4c 	.word	0x0800fc4c

0800e960 <std>:
 800e960:	2300      	movs	r3, #0
 800e962:	b510      	push	{r4, lr}
 800e964:	4604      	mov	r4, r0
 800e966:	e9c0 3300 	strd	r3, r3, [r0]
 800e96a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e96e:	6083      	str	r3, [r0, #8]
 800e970:	8181      	strh	r1, [r0, #12]
 800e972:	6643      	str	r3, [r0, #100]	; 0x64
 800e974:	81c2      	strh	r2, [r0, #14]
 800e976:	6183      	str	r3, [r0, #24]
 800e978:	4619      	mov	r1, r3
 800e97a:	2208      	movs	r2, #8
 800e97c:	305c      	adds	r0, #92	; 0x5c
 800e97e:	f7fe fb0b 	bl	800cf98 <memset>
 800e982:	4b05      	ldr	r3, [pc, #20]	; (800e998 <std+0x38>)
 800e984:	6263      	str	r3, [r4, #36]	; 0x24
 800e986:	4b05      	ldr	r3, [pc, #20]	; (800e99c <std+0x3c>)
 800e988:	62a3      	str	r3, [r4, #40]	; 0x28
 800e98a:	4b05      	ldr	r3, [pc, #20]	; (800e9a0 <std+0x40>)
 800e98c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e98e:	4b05      	ldr	r3, [pc, #20]	; (800e9a4 <std+0x44>)
 800e990:	6224      	str	r4, [r4, #32]
 800e992:	6323      	str	r3, [r4, #48]	; 0x30
 800e994:	bd10      	pop	{r4, pc}
 800e996:	bf00      	nop
 800e998:	0800f819 	.word	0x0800f819
 800e99c:	0800f83b 	.word	0x0800f83b
 800e9a0:	0800f873 	.word	0x0800f873
 800e9a4:	0800f897 	.word	0x0800f897

0800e9a8 <_cleanup_r>:
 800e9a8:	4901      	ldr	r1, [pc, #4]	; (800e9b0 <_cleanup_r+0x8>)
 800e9aa:	f000 b8af 	b.w	800eb0c <_fwalk_reent>
 800e9ae:	bf00      	nop
 800e9b0:	0800e8e9 	.word	0x0800e8e9

0800e9b4 <__sfmoreglue>:
 800e9b4:	b570      	push	{r4, r5, r6, lr}
 800e9b6:	2268      	movs	r2, #104	; 0x68
 800e9b8:	1e4d      	subs	r5, r1, #1
 800e9ba:	4355      	muls	r5, r2
 800e9bc:	460e      	mov	r6, r1
 800e9be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e9c2:	f000 fd4b 	bl	800f45c <_malloc_r>
 800e9c6:	4604      	mov	r4, r0
 800e9c8:	b140      	cbz	r0, 800e9dc <__sfmoreglue+0x28>
 800e9ca:	2100      	movs	r1, #0
 800e9cc:	e9c0 1600 	strd	r1, r6, [r0]
 800e9d0:	300c      	adds	r0, #12
 800e9d2:	60a0      	str	r0, [r4, #8]
 800e9d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e9d8:	f7fe fade 	bl	800cf98 <memset>
 800e9dc:	4620      	mov	r0, r4
 800e9de:	bd70      	pop	{r4, r5, r6, pc}

0800e9e0 <__sfp_lock_acquire>:
 800e9e0:	4801      	ldr	r0, [pc, #4]	; (800e9e8 <__sfp_lock_acquire+0x8>)
 800e9e2:	f000 b8b8 	b.w	800eb56 <__retarget_lock_acquire_recursive>
 800e9e6:	bf00      	nop
 800e9e8:	20000ed1 	.word	0x20000ed1

0800e9ec <__sfp_lock_release>:
 800e9ec:	4801      	ldr	r0, [pc, #4]	; (800e9f4 <__sfp_lock_release+0x8>)
 800e9ee:	f000 b8b3 	b.w	800eb58 <__retarget_lock_release_recursive>
 800e9f2:	bf00      	nop
 800e9f4:	20000ed1 	.word	0x20000ed1

0800e9f8 <__sinit_lock_acquire>:
 800e9f8:	4801      	ldr	r0, [pc, #4]	; (800ea00 <__sinit_lock_acquire+0x8>)
 800e9fa:	f000 b8ac 	b.w	800eb56 <__retarget_lock_acquire_recursive>
 800e9fe:	bf00      	nop
 800ea00:	20000ed2 	.word	0x20000ed2

0800ea04 <__sinit_lock_release>:
 800ea04:	4801      	ldr	r0, [pc, #4]	; (800ea0c <__sinit_lock_release+0x8>)
 800ea06:	f000 b8a7 	b.w	800eb58 <__retarget_lock_release_recursive>
 800ea0a:	bf00      	nop
 800ea0c:	20000ed2 	.word	0x20000ed2

0800ea10 <__sinit>:
 800ea10:	b510      	push	{r4, lr}
 800ea12:	4604      	mov	r4, r0
 800ea14:	f7ff fff0 	bl	800e9f8 <__sinit_lock_acquire>
 800ea18:	69a3      	ldr	r3, [r4, #24]
 800ea1a:	b11b      	cbz	r3, 800ea24 <__sinit+0x14>
 800ea1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ea20:	f7ff bff0 	b.w	800ea04 <__sinit_lock_release>
 800ea24:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ea28:	6523      	str	r3, [r4, #80]	; 0x50
 800ea2a:	4b13      	ldr	r3, [pc, #76]	; (800ea78 <__sinit+0x68>)
 800ea2c:	4a13      	ldr	r2, [pc, #76]	; (800ea7c <__sinit+0x6c>)
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	62a2      	str	r2, [r4, #40]	; 0x28
 800ea32:	42a3      	cmp	r3, r4
 800ea34:	bf04      	itt	eq
 800ea36:	2301      	moveq	r3, #1
 800ea38:	61a3      	streq	r3, [r4, #24]
 800ea3a:	4620      	mov	r0, r4
 800ea3c:	f000 f820 	bl	800ea80 <__sfp>
 800ea40:	6060      	str	r0, [r4, #4]
 800ea42:	4620      	mov	r0, r4
 800ea44:	f000 f81c 	bl	800ea80 <__sfp>
 800ea48:	60a0      	str	r0, [r4, #8]
 800ea4a:	4620      	mov	r0, r4
 800ea4c:	f000 f818 	bl	800ea80 <__sfp>
 800ea50:	2200      	movs	r2, #0
 800ea52:	60e0      	str	r0, [r4, #12]
 800ea54:	2104      	movs	r1, #4
 800ea56:	6860      	ldr	r0, [r4, #4]
 800ea58:	f7ff ff82 	bl	800e960 <std>
 800ea5c:	68a0      	ldr	r0, [r4, #8]
 800ea5e:	2201      	movs	r2, #1
 800ea60:	2109      	movs	r1, #9
 800ea62:	f7ff ff7d 	bl	800e960 <std>
 800ea66:	68e0      	ldr	r0, [r4, #12]
 800ea68:	2202      	movs	r2, #2
 800ea6a:	2112      	movs	r1, #18
 800ea6c:	f7ff ff78 	bl	800e960 <std>
 800ea70:	2301      	movs	r3, #1
 800ea72:	61a3      	str	r3, [r4, #24]
 800ea74:	e7d2      	b.n	800ea1c <__sinit+0xc>
 800ea76:	bf00      	nop
 800ea78:	0800fb84 	.word	0x0800fb84
 800ea7c:	0800e9a9 	.word	0x0800e9a9

0800ea80 <__sfp>:
 800ea80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea82:	4607      	mov	r7, r0
 800ea84:	f7ff ffac 	bl	800e9e0 <__sfp_lock_acquire>
 800ea88:	4b1e      	ldr	r3, [pc, #120]	; (800eb04 <__sfp+0x84>)
 800ea8a:	681e      	ldr	r6, [r3, #0]
 800ea8c:	69b3      	ldr	r3, [r6, #24]
 800ea8e:	b913      	cbnz	r3, 800ea96 <__sfp+0x16>
 800ea90:	4630      	mov	r0, r6
 800ea92:	f7ff ffbd 	bl	800ea10 <__sinit>
 800ea96:	3648      	adds	r6, #72	; 0x48
 800ea98:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ea9c:	3b01      	subs	r3, #1
 800ea9e:	d503      	bpl.n	800eaa8 <__sfp+0x28>
 800eaa0:	6833      	ldr	r3, [r6, #0]
 800eaa2:	b30b      	cbz	r3, 800eae8 <__sfp+0x68>
 800eaa4:	6836      	ldr	r6, [r6, #0]
 800eaa6:	e7f7      	b.n	800ea98 <__sfp+0x18>
 800eaa8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800eaac:	b9d5      	cbnz	r5, 800eae4 <__sfp+0x64>
 800eaae:	4b16      	ldr	r3, [pc, #88]	; (800eb08 <__sfp+0x88>)
 800eab0:	60e3      	str	r3, [r4, #12]
 800eab2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800eab6:	6665      	str	r5, [r4, #100]	; 0x64
 800eab8:	f000 f84c 	bl	800eb54 <__retarget_lock_init_recursive>
 800eabc:	f7ff ff96 	bl	800e9ec <__sfp_lock_release>
 800eac0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800eac4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800eac8:	6025      	str	r5, [r4, #0]
 800eaca:	61a5      	str	r5, [r4, #24]
 800eacc:	2208      	movs	r2, #8
 800eace:	4629      	mov	r1, r5
 800ead0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ead4:	f7fe fa60 	bl	800cf98 <memset>
 800ead8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800eadc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800eae0:	4620      	mov	r0, r4
 800eae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eae4:	3468      	adds	r4, #104	; 0x68
 800eae6:	e7d9      	b.n	800ea9c <__sfp+0x1c>
 800eae8:	2104      	movs	r1, #4
 800eaea:	4638      	mov	r0, r7
 800eaec:	f7ff ff62 	bl	800e9b4 <__sfmoreglue>
 800eaf0:	4604      	mov	r4, r0
 800eaf2:	6030      	str	r0, [r6, #0]
 800eaf4:	2800      	cmp	r0, #0
 800eaf6:	d1d5      	bne.n	800eaa4 <__sfp+0x24>
 800eaf8:	f7ff ff78 	bl	800e9ec <__sfp_lock_release>
 800eafc:	230c      	movs	r3, #12
 800eafe:	603b      	str	r3, [r7, #0]
 800eb00:	e7ee      	b.n	800eae0 <__sfp+0x60>
 800eb02:	bf00      	nop
 800eb04:	0800fb84 	.word	0x0800fb84
 800eb08:	ffff0001 	.word	0xffff0001

0800eb0c <_fwalk_reent>:
 800eb0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb10:	4606      	mov	r6, r0
 800eb12:	4688      	mov	r8, r1
 800eb14:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800eb18:	2700      	movs	r7, #0
 800eb1a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800eb1e:	f1b9 0901 	subs.w	r9, r9, #1
 800eb22:	d505      	bpl.n	800eb30 <_fwalk_reent+0x24>
 800eb24:	6824      	ldr	r4, [r4, #0]
 800eb26:	2c00      	cmp	r4, #0
 800eb28:	d1f7      	bne.n	800eb1a <_fwalk_reent+0xe>
 800eb2a:	4638      	mov	r0, r7
 800eb2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb30:	89ab      	ldrh	r3, [r5, #12]
 800eb32:	2b01      	cmp	r3, #1
 800eb34:	d907      	bls.n	800eb46 <_fwalk_reent+0x3a>
 800eb36:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800eb3a:	3301      	adds	r3, #1
 800eb3c:	d003      	beq.n	800eb46 <_fwalk_reent+0x3a>
 800eb3e:	4629      	mov	r1, r5
 800eb40:	4630      	mov	r0, r6
 800eb42:	47c0      	blx	r8
 800eb44:	4307      	orrs	r7, r0
 800eb46:	3568      	adds	r5, #104	; 0x68
 800eb48:	e7e9      	b.n	800eb1e <_fwalk_reent+0x12>
	...

0800eb4c <_localeconv_r>:
 800eb4c:	4800      	ldr	r0, [pc, #0]	; (800eb50 <_localeconv_r+0x4>)
 800eb4e:	4770      	bx	lr
 800eb50:	200002b8 	.word	0x200002b8

0800eb54 <__retarget_lock_init_recursive>:
 800eb54:	4770      	bx	lr

0800eb56 <__retarget_lock_acquire_recursive>:
 800eb56:	4770      	bx	lr

0800eb58 <__retarget_lock_release_recursive>:
 800eb58:	4770      	bx	lr

0800eb5a <__swhatbuf_r>:
 800eb5a:	b570      	push	{r4, r5, r6, lr}
 800eb5c:	460e      	mov	r6, r1
 800eb5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb62:	2900      	cmp	r1, #0
 800eb64:	b096      	sub	sp, #88	; 0x58
 800eb66:	4614      	mov	r4, r2
 800eb68:	461d      	mov	r5, r3
 800eb6a:	da08      	bge.n	800eb7e <__swhatbuf_r+0x24>
 800eb6c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800eb70:	2200      	movs	r2, #0
 800eb72:	602a      	str	r2, [r5, #0]
 800eb74:	061a      	lsls	r2, r3, #24
 800eb76:	d410      	bmi.n	800eb9a <__swhatbuf_r+0x40>
 800eb78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eb7c:	e00e      	b.n	800eb9c <__swhatbuf_r+0x42>
 800eb7e:	466a      	mov	r2, sp
 800eb80:	f000 fee0 	bl	800f944 <_fstat_r>
 800eb84:	2800      	cmp	r0, #0
 800eb86:	dbf1      	blt.n	800eb6c <__swhatbuf_r+0x12>
 800eb88:	9a01      	ldr	r2, [sp, #4]
 800eb8a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800eb8e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800eb92:	425a      	negs	r2, r3
 800eb94:	415a      	adcs	r2, r3
 800eb96:	602a      	str	r2, [r5, #0]
 800eb98:	e7ee      	b.n	800eb78 <__swhatbuf_r+0x1e>
 800eb9a:	2340      	movs	r3, #64	; 0x40
 800eb9c:	2000      	movs	r0, #0
 800eb9e:	6023      	str	r3, [r4, #0]
 800eba0:	b016      	add	sp, #88	; 0x58
 800eba2:	bd70      	pop	{r4, r5, r6, pc}

0800eba4 <__smakebuf_r>:
 800eba4:	898b      	ldrh	r3, [r1, #12]
 800eba6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800eba8:	079d      	lsls	r5, r3, #30
 800ebaa:	4606      	mov	r6, r0
 800ebac:	460c      	mov	r4, r1
 800ebae:	d507      	bpl.n	800ebc0 <__smakebuf_r+0x1c>
 800ebb0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ebb4:	6023      	str	r3, [r4, #0]
 800ebb6:	6123      	str	r3, [r4, #16]
 800ebb8:	2301      	movs	r3, #1
 800ebba:	6163      	str	r3, [r4, #20]
 800ebbc:	b002      	add	sp, #8
 800ebbe:	bd70      	pop	{r4, r5, r6, pc}
 800ebc0:	ab01      	add	r3, sp, #4
 800ebc2:	466a      	mov	r2, sp
 800ebc4:	f7ff ffc9 	bl	800eb5a <__swhatbuf_r>
 800ebc8:	9900      	ldr	r1, [sp, #0]
 800ebca:	4605      	mov	r5, r0
 800ebcc:	4630      	mov	r0, r6
 800ebce:	f000 fc45 	bl	800f45c <_malloc_r>
 800ebd2:	b948      	cbnz	r0, 800ebe8 <__smakebuf_r+0x44>
 800ebd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ebd8:	059a      	lsls	r2, r3, #22
 800ebda:	d4ef      	bmi.n	800ebbc <__smakebuf_r+0x18>
 800ebdc:	f023 0303 	bic.w	r3, r3, #3
 800ebe0:	f043 0302 	orr.w	r3, r3, #2
 800ebe4:	81a3      	strh	r3, [r4, #12]
 800ebe6:	e7e3      	b.n	800ebb0 <__smakebuf_r+0xc>
 800ebe8:	4b0d      	ldr	r3, [pc, #52]	; (800ec20 <__smakebuf_r+0x7c>)
 800ebea:	62b3      	str	r3, [r6, #40]	; 0x28
 800ebec:	89a3      	ldrh	r3, [r4, #12]
 800ebee:	6020      	str	r0, [r4, #0]
 800ebf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ebf4:	81a3      	strh	r3, [r4, #12]
 800ebf6:	9b00      	ldr	r3, [sp, #0]
 800ebf8:	6163      	str	r3, [r4, #20]
 800ebfa:	9b01      	ldr	r3, [sp, #4]
 800ebfc:	6120      	str	r0, [r4, #16]
 800ebfe:	b15b      	cbz	r3, 800ec18 <__smakebuf_r+0x74>
 800ec00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ec04:	4630      	mov	r0, r6
 800ec06:	f000 feaf 	bl	800f968 <_isatty_r>
 800ec0a:	b128      	cbz	r0, 800ec18 <__smakebuf_r+0x74>
 800ec0c:	89a3      	ldrh	r3, [r4, #12]
 800ec0e:	f023 0303 	bic.w	r3, r3, #3
 800ec12:	f043 0301 	orr.w	r3, r3, #1
 800ec16:	81a3      	strh	r3, [r4, #12]
 800ec18:	89a0      	ldrh	r0, [r4, #12]
 800ec1a:	4305      	orrs	r5, r0
 800ec1c:	81a5      	strh	r5, [r4, #12]
 800ec1e:	e7cd      	b.n	800ebbc <__smakebuf_r+0x18>
 800ec20:	0800e9a9 	.word	0x0800e9a9

0800ec24 <malloc>:
 800ec24:	4b02      	ldr	r3, [pc, #8]	; (800ec30 <malloc+0xc>)
 800ec26:	4601      	mov	r1, r0
 800ec28:	6818      	ldr	r0, [r3, #0]
 800ec2a:	f000 bc17 	b.w	800f45c <_malloc_r>
 800ec2e:	bf00      	nop
 800ec30:	20000164 	.word	0x20000164

0800ec34 <memcpy>:
 800ec34:	440a      	add	r2, r1
 800ec36:	4291      	cmp	r1, r2
 800ec38:	f100 33ff 	add.w	r3, r0, #4294967295
 800ec3c:	d100      	bne.n	800ec40 <memcpy+0xc>
 800ec3e:	4770      	bx	lr
 800ec40:	b510      	push	{r4, lr}
 800ec42:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ec46:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ec4a:	4291      	cmp	r1, r2
 800ec4c:	d1f9      	bne.n	800ec42 <memcpy+0xe>
 800ec4e:	bd10      	pop	{r4, pc}

0800ec50 <_Balloc>:
 800ec50:	b570      	push	{r4, r5, r6, lr}
 800ec52:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ec54:	4604      	mov	r4, r0
 800ec56:	460d      	mov	r5, r1
 800ec58:	b976      	cbnz	r6, 800ec78 <_Balloc+0x28>
 800ec5a:	2010      	movs	r0, #16
 800ec5c:	f7ff ffe2 	bl	800ec24 <malloc>
 800ec60:	4602      	mov	r2, r0
 800ec62:	6260      	str	r0, [r4, #36]	; 0x24
 800ec64:	b920      	cbnz	r0, 800ec70 <_Balloc+0x20>
 800ec66:	4b18      	ldr	r3, [pc, #96]	; (800ecc8 <_Balloc+0x78>)
 800ec68:	4818      	ldr	r0, [pc, #96]	; (800eccc <_Balloc+0x7c>)
 800ec6a:	2166      	movs	r1, #102	; 0x66
 800ec6c:	f000 fe2a 	bl	800f8c4 <__assert_func>
 800ec70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ec74:	6006      	str	r6, [r0, #0]
 800ec76:	60c6      	str	r6, [r0, #12]
 800ec78:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ec7a:	68f3      	ldr	r3, [r6, #12]
 800ec7c:	b183      	cbz	r3, 800eca0 <_Balloc+0x50>
 800ec7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec80:	68db      	ldr	r3, [r3, #12]
 800ec82:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ec86:	b9b8      	cbnz	r0, 800ecb8 <_Balloc+0x68>
 800ec88:	2101      	movs	r1, #1
 800ec8a:	fa01 f605 	lsl.w	r6, r1, r5
 800ec8e:	1d72      	adds	r2, r6, #5
 800ec90:	0092      	lsls	r2, r2, #2
 800ec92:	4620      	mov	r0, r4
 800ec94:	f000 fb60 	bl	800f358 <_calloc_r>
 800ec98:	b160      	cbz	r0, 800ecb4 <_Balloc+0x64>
 800ec9a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ec9e:	e00e      	b.n	800ecbe <_Balloc+0x6e>
 800eca0:	2221      	movs	r2, #33	; 0x21
 800eca2:	2104      	movs	r1, #4
 800eca4:	4620      	mov	r0, r4
 800eca6:	f000 fb57 	bl	800f358 <_calloc_r>
 800ecaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ecac:	60f0      	str	r0, [r6, #12]
 800ecae:	68db      	ldr	r3, [r3, #12]
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d1e4      	bne.n	800ec7e <_Balloc+0x2e>
 800ecb4:	2000      	movs	r0, #0
 800ecb6:	bd70      	pop	{r4, r5, r6, pc}
 800ecb8:	6802      	ldr	r2, [r0, #0]
 800ecba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ecbe:	2300      	movs	r3, #0
 800ecc0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ecc4:	e7f7      	b.n	800ecb6 <_Balloc+0x66>
 800ecc6:	bf00      	nop
 800ecc8:	0800fbc9 	.word	0x0800fbc9
 800eccc:	0800fcac 	.word	0x0800fcac

0800ecd0 <_Bfree>:
 800ecd0:	b570      	push	{r4, r5, r6, lr}
 800ecd2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ecd4:	4605      	mov	r5, r0
 800ecd6:	460c      	mov	r4, r1
 800ecd8:	b976      	cbnz	r6, 800ecf8 <_Bfree+0x28>
 800ecda:	2010      	movs	r0, #16
 800ecdc:	f7ff ffa2 	bl	800ec24 <malloc>
 800ece0:	4602      	mov	r2, r0
 800ece2:	6268      	str	r0, [r5, #36]	; 0x24
 800ece4:	b920      	cbnz	r0, 800ecf0 <_Bfree+0x20>
 800ece6:	4b09      	ldr	r3, [pc, #36]	; (800ed0c <_Bfree+0x3c>)
 800ece8:	4809      	ldr	r0, [pc, #36]	; (800ed10 <_Bfree+0x40>)
 800ecea:	218a      	movs	r1, #138	; 0x8a
 800ecec:	f000 fdea 	bl	800f8c4 <__assert_func>
 800ecf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ecf4:	6006      	str	r6, [r0, #0]
 800ecf6:	60c6      	str	r6, [r0, #12]
 800ecf8:	b13c      	cbz	r4, 800ed0a <_Bfree+0x3a>
 800ecfa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ecfc:	6862      	ldr	r2, [r4, #4]
 800ecfe:	68db      	ldr	r3, [r3, #12]
 800ed00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ed04:	6021      	str	r1, [r4, #0]
 800ed06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ed0a:	bd70      	pop	{r4, r5, r6, pc}
 800ed0c:	0800fbc9 	.word	0x0800fbc9
 800ed10:	0800fcac 	.word	0x0800fcac

0800ed14 <__multadd>:
 800ed14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed18:	690d      	ldr	r5, [r1, #16]
 800ed1a:	4607      	mov	r7, r0
 800ed1c:	460c      	mov	r4, r1
 800ed1e:	461e      	mov	r6, r3
 800ed20:	f101 0c14 	add.w	ip, r1, #20
 800ed24:	2000      	movs	r0, #0
 800ed26:	f8dc 3000 	ldr.w	r3, [ip]
 800ed2a:	b299      	uxth	r1, r3
 800ed2c:	fb02 6101 	mla	r1, r2, r1, r6
 800ed30:	0c1e      	lsrs	r6, r3, #16
 800ed32:	0c0b      	lsrs	r3, r1, #16
 800ed34:	fb02 3306 	mla	r3, r2, r6, r3
 800ed38:	b289      	uxth	r1, r1
 800ed3a:	3001      	adds	r0, #1
 800ed3c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ed40:	4285      	cmp	r5, r0
 800ed42:	f84c 1b04 	str.w	r1, [ip], #4
 800ed46:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ed4a:	dcec      	bgt.n	800ed26 <__multadd+0x12>
 800ed4c:	b30e      	cbz	r6, 800ed92 <__multadd+0x7e>
 800ed4e:	68a3      	ldr	r3, [r4, #8]
 800ed50:	42ab      	cmp	r3, r5
 800ed52:	dc19      	bgt.n	800ed88 <__multadd+0x74>
 800ed54:	6861      	ldr	r1, [r4, #4]
 800ed56:	4638      	mov	r0, r7
 800ed58:	3101      	adds	r1, #1
 800ed5a:	f7ff ff79 	bl	800ec50 <_Balloc>
 800ed5e:	4680      	mov	r8, r0
 800ed60:	b928      	cbnz	r0, 800ed6e <__multadd+0x5a>
 800ed62:	4602      	mov	r2, r0
 800ed64:	4b0c      	ldr	r3, [pc, #48]	; (800ed98 <__multadd+0x84>)
 800ed66:	480d      	ldr	r0, [pc, #52]	; (800ed9c <__multadd+0x88>)
 800ed68:	21b5      	movs	r1, #181	; 0xb5
 800ed6a:	f000 fdab 	bl	800f8c4 <__assert_func>
 800ed6e:	6922      	ldr	r2, [r4, #16]
 800ed70:	3202      	adds	r2, #2
 800ed72:	f104 010c 	add.w	r1, r4, #12
 800ed76:	0092      	lsls	r2, r2, #2
 800ed78:	300c      	adds	r0, #12
 800ed7a:	f7ff ff5b 	bl	800ec34 <memcpy>
 800ed7e:	4621      	mov	r1, r4
 800ed80:	4638      	mov	r0, r7
 800ed82:	f7ff ffa5 	bl	800ecd0 <_Bfree>
 800ed86:	4644      	mov	r4, r8
 800ed88:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ed8c:	3501      	adds	r5, #1
 800ed8e:	615e      	str	r6, [r3, #20]
 800ed90:	6125      	str	r5, [r4, #16]
 800ed92:	4620      	mov	r0, r4
 800ed94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed98:	0800fc3b 	.word	0x0800fc3b
 800ed9c:	0800fcac 	.word	0x0800fcac

0800eda0 <__hi0bits>:
 800eda0:	0c03      	lsrs	r3, r0, #16
 800eda2:	041b      	lsls	r3, r3, #16
 800eda4:	b9d3      	cbnz	r3, 800eddc <__hi0bits+0x3c>
 800eda6:	0400      	lsls	r0, r0, #16
 800eda8:	2310      	movs	r3, #16
 800edaa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800edae:	bf04      	itt	eq
 800edb0:	0200      	lsleq	r0, r0, #8
 800edb2:	3308      	addeq	r3, #8
 800edb4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800edb8:	bf04      	itt	eq
 800edba:	0100      	lsleq	r0, r0, #4
 800edbc:	3304      	addeq	r3, #4
 800edbe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800edc2:	bf04      	itt	eq
 800edc4:	0080      	lsleq	r0, r0, #2
 800edc6:	3302      	addeq	r3, #2
 800edc8:	2800      	cmp	r0, #0
 800edca:	db05      	blt.n	800edd8 <__hi0bits+0x38>
 800edcc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800edd0:	f103 0301 	add.w	r3, r3, #1
 800edd4:	bf08      	it	eq
 800edd6:	2320      	moveq	r3, #32
 800edd8:	4618      	mov	r0, r3
 800edda:	4770      	bx	lr
 800eddc:	2300      	movs	r3, #0
 800edde:	e7e4      	b.n	800edaa <__hi0bits+0xa>

0800ede0 <__lo0bits>:
 800ede0:	6803      	ldr	r3, [r0, #0]
 800ede2:	f013 0207 	ands.w	r2, r3, #7
 800ede6:	4601      	mov	r1, r0
 800ede8:	d00b      	beq.n	800ee02 <__lo0bits+0x22>
 800edea:	07da      	lsls	r2, r3, #31
 800edec:	d423      	bmi.n	800ee36 <__lo0bits+0x56>
 800edee:	0798      	lsls	r0, r3, #30
 800edf0:	bf49      	itett	mi
 800edf2:	085b      	lsrmi	r3, r3, #1
 800edf4:	089b      	lsrpl	r3, r3, #2
 800edf6:	2001      	movmi	r0, #1
 800edf8:	600b      	strmi	r3, [r1, #0]
 800edfa:	bf5c      	itt	pl
 800edfc:	600b      	strpl	r3, [r1, #0]
 800edfe:	2002      	movpl	r0, #2
 800ee00:	4770      	bx	lr
 800ee02:	b298      	uxth	r0, r3
 800ee04:	b9a8      	cbnz	r0, 800ee32 <__lo0bits+0x52>
 800ee06:	0c1b      	lsrs	r3, r3, #16
 800ee08:	2010      	movs	r0, #16
 800ee0a:	b2da      	uxtb	r2, r3
 800ee0c:	b90a      	cbnz	r2, 800ee12 <__lo0bits+0x32>
 800ee0e:	3008      	adds	r0, #8
 800ee10:	0a1b      	lsrs	r3, r3, #8
 800ee12:	071a      	lsls	r2, r3, #28
 800ee14:	bf04      	itt	eq
 800ee16:	091b      	lsreq	r3, r3, #4
 800ee18:	3004      	addeq	r0, #4
 800ee1a:	079a      	lsls	r2, r3, #30
 800ee1c:	bf04      	itt	eq
 800ee1e:	089b      	lsreq	r3, r3, #2
 800ee20:	3002      	addeq	r0, #2
 800ee22:	07da      	lsls	r2, r3, #31
 800ee24:	d403      	bmi.n	800ee2e <__lo0bits+0x4e>
 800ee26:	085b      	lsrs	r3, r3, #1
 800ee28:	f100 0001 	add.w	r0, r0, #1
 800ee2c:	d005      	beq.n	800ee3a <__lo0bits+0x5a>
 800ee2e:	600b      	str	r3, [r1, #0]
 800ee30:	4770      	bx	lr
 800ee32:	4610      	mov	r0, r2
 800ee34:	e7e9      	b.n	800ee0a <__lo0bits+0x2a>
 800ee36:	2000      	movs	r0, #0
 800ee38:	4770      	bx	lr
 800ee3a:	2020      	movs	r0, #32
 800ee3c:	4770      	bx	lr
	...

0800ee40 <__i2b>:
 800ee40:	b510      	push	{r4, lr}
 800ee42:	460c      	mov	r4, r1
 800ee44:	2101      	movs	r1, #1
 800ee46:	f7ff ff03 	bl	800ec50 <_Balloc>
 800ee4a:	4602      	mov	r2, r0
 800ee4c:	b928      	cbnz	r0, 800ee5a <__i2b+0x1a>
 800ee4e:	4b05      	ldr	r3, [pc, #20]	; (800ee64 <__i2b+0x24>)
 800ee50:	4805      	ldr	r0, [pc, #20]	; (800ee68 <__i2b+0x28>)
 800ee52:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ee56:	f000 fd35 	bl	800f8c4 <__assert_func>
 800ee5a:	2301      	movs	r3, #1
 800ee5c:	6144      	str	r4, [r0, #20]
 800ee5e:	6103      	str	r3, [r0, #16]
 800ee60:	bd10      	pop	{r4, pc}
 800ee62:	bf00      	nop
 800ee64:	0800fc3b 	.word	0x0800fc3b
 800ee68:	0800fcac 	.word	0x0800fcac

0800ee6c <__multiply>:
 800ee6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee70:	4691      	mov	r9, r2
 800ee72:	690a      	ldr	r2, [r1, #16]
 800ee74:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ee78:	429a      	cmp	r2, r3
 800ee7a:	bfb8      	it	lt
 800ee7c:	460b      	movlt	r3, r1
 800ee7e:	460c      	mov	r4, r1
 800ee80:	bfbc      	itt	lt
 800ee82:	464c      	movlt	r4, r9
 800ee84:	4699      	movlt	r9, r3
 800ee86:	6927      	ldr	r7, [r4, #16]
 800ee88:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ee8c:	68a3      	ldr	r3, [r4, #8]
 800ee8e:	6861      	ldr	r1, [r4, #4]
 800ee90:	eb07 060a 	add.w	r6, r7, sl
 800ee94:	42b3      	cmp	r3, r6
 800ee96:	b085      	sub	sp, #20
 800ee98:	bfb8      	it	lt
 800ee9a:	3101      	addlt	r1, #1
 800ee9c:	f7ff fed8 	bl	800ec50 <_Balloc>
 800eea0:	b930      	cbnz	r0, 800eeb0 <__multiply+0x44>
 800eea2:	4602      	mov	r2, r0
 800eea4:	4b44      	ldr	r3, [pc, #272]	; (800efb8 <__multiply+0x14c>)
 800eea6:	4845      	ldr	r0, [pc, #276]	; (800efbc <__multiply+0x150>)
 800eea8:	f240 115d 	movw	r1, #349	; 0x15d
 800eeac:	f000 fd0a 	bl	800f8c4 <__assert_func>
 800eeb0:	f100 0514 	add.w	r5, r0, #20
 800eeb4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800eeb8:	462b      	mov	r3, r5
 800eeba:	2200      	movs	r2, #0
 800eebc:	4543      	cmp	r3, r8
 800eebe:	d321      	bcc.n	800ef04 <__multiply+0x98>
 800eec0:	f104 0314 	add.w	r3, r4, #20
 800eec4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800eec8:	f109 0314 	add.w	r3, r9, #20
 800eecc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800eed0:	9202      	str	r2, [sp, #8]
 800eed2:	1b3a      	subs	r2, r7, r4
 800eed4:	3a15      	subs	r2, #21
 800eed6:	f022 0203 	bic.w	r2, r2, #3
 800eeda:	3204      	adds	r2, #4
 800eedc:	f104 0115 	add.w	r1, r4, #21
 800eee0:	428f      	cmp	r7, r1
 800eee2:	bf38      	it	cc
 800eee4:	2204      	movcc	r2, #4
 800eee6:	9201      	str	r2, [sp, #4]
 800eee8:	9a02      	ldr	r2, [sp, #8]
 800eeea:	9303      	str	r3, [sp, #12]
 800eeec:	429a      	cmp	r2, r3
 800eeee:	d80c      	bhi.n	800ef0a <__multiply+0x9e>
 800eef0:	2e00      	cmp	r6, #0
 800eef2:	dd03      	ble.n	800eefc <__multiply+0x90>
 800eef4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d05a      	beq.n	800efb2 <__multiply+0x146>
 800eefc:	6106      	str	r6, [r0, #16]
 800eefe:	b005      	add	sp, #20
 800ef00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef04:	f843 2b04 	str.w	r2, [r3], #4
 800ef08:	e7d8      	b.n	800eebc <__multiply+0x50>
 800ef0a:	f8b3 a000 	ldrh.w	sl, [r3]
 800ef0e:	f1ba 0f00 	cmp.w	sl, #0
 800ef12:	d024      	beq.n	800ef5e <__multiply+0xf2>
 800ef14:	f104 0e14 	add.w	lr, r4, #20
 800ef18:	46a9      	mov	r9, r5
 800ef1a:	f04f 0c00 	mov.w	ip, #0
 800ef1e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ef22:	f8d9 1000 	ldr.w	r1, [r9]
 800ef26:	fa1f fb82 	uxth.w	fp, r2
 800ef2a:	b289      	uxth	r1, r1
 800ef2c:	fb0a 110b 	mla	r1, sl, fp, r1
 800ef30:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ef34:	f8d9 2000 	ldr.w	r2, [r9]
 800ef38:	4461      	add	r1, ip
 800ef3a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ef3e:	fb0a c20b 	mla	r2, sl, fp, ip
 800ef42:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ef46:	b289      	uxth	r1, r1
 800ef48:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ef4c:	4577      	cmp	r7, lr
 800ef4e:	f849 1b04 	str.w	r1, [r9], #4
 800ef52:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ef56:	d8e2      	bhi.n	800ef1e <__multiply+0xb2>
 800ef58:	9a01      	ldr	r2, [sp, #4]
 800ef5a:	f845 c002 	str.w	ip, [r5, r2]
 800ef5e:	9a03      	ldr	r2, [sp, #12]
 800ef60:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ef64:	3304      	adds	r3, #4
 800ef66:	f1b9 0f00 	cmp.w	r9, #0
 800ef6a:	d020      	beq.n	800efae <__multiply+0x142>
 800ef6c:	6829      	ldr	r1, [r5, #0]
 800ef6e:	f104 0c14 	add.w	ip, r4, #20
 800ef72:	46ae      	mov	lr, r5
 800ef74:	f04f 0a00 	mov.w	sl, #0
 800ef78:	f8bc b000 	ldrh.w	fp, [ip]
 800ef7c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ef80:	fb09 220b 	mla	r2, r9, fp, r2
 800ef84:	4492      	add	sl, r2
 800ef86:	b289      	uxth	r1, r1
 800ef88:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ef8c:	f84e 1b04 	str.w	r1, [lr], #4
 800ef90:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ef94:	f8be 1000 	ldrh.w	r1, [lr]
 800ef98:	0c12      	lsrs	r2, r2, #16
 800ef9a:	fb09 1102 	mla	r1, r9, r2, r1
 800ef9e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800efa2:	4567      	cmp	r7, ip
 800efa4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800efa8:	d8e6      	bhi.n	800ef78 <__multiply+0x10c>
 800efaa:	9a01      	ldr	r2, [sp, #4]
 800efac:	50a9      	str	r1, [r5, r2]
 800efae:	3504      	adds	r5, #4
 800efb0:	e79a      	b.n	800eee8 <__multiply+0x7c>
 800efb2:	3e01      	subs	r6, #1
 800efb4:	e79c      	b.n	800eef0 <__multiply+0x84>
 800efb6:	bf00      	nop
 800efb8:	0800fc3b 	.word	0x0800fc3b
 800efbc:	0800fcac 	.word	0x0800fcac

0800efc0 <__pow5mult>:
 800efc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efc4:	4615      	mov	r5, r2
 800efc6:	f012 0203 	ands.w	r2, r2, #3
 800efca:	4606      	mov	r6, r0
 800efcc:	460f      	mov	r7, r1
 800efce:	d007      	beq.n	800efe0 <__pow5mult+0x20>
 800efd0:	4c25      	ldr	r4, [pc, #148]	; (800f068 <__pow5mult+0xa8>)
 800efd2:	3a01      	subs	r2, #1
 800efd4:	2300      	movs	r3, #0
 800efd6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800efda:	f7ff fe9b 	bl	800ed14 <__multadd>
 800efde:	4607      	mov	r7, r0
 800efe0:	10ad      	asrs	r5, r5, #2
 800efe2:	d03d      	beq.n	800f060 <__pow5mult+0xa0>
 800efe4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800efe6:	b97c      	cbnz	r4, 800f008 <__pow5mult+0x48>
 800efe8:	2010      	movs	r0, #16
 800efea:	f7ff fe1b 	bl	800ec24 <malloc>
 800efee:	4602      	mov	r2, r0
 800eff0:	6270      	str	r0, [r6, #36]	; 0x24
 800eff2:	b928      	cbnz	r0, 800f000 <__pow5mult+0x40>
 800eff4:	4b1d      	ldr	r3, [pc, #116]	; (800f06c <__pow5mult+0xac>)
 800eff6:	481e      	ldr	r0, [pc, #120]	; (800f070 <__pow5mult+0xb0>)
 800eff8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800effc:	f000 fc62 	bl	800f8c4 <__assert_func>
 800f000:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f004:	6004      	str	r4, [r0, #0]
 800f006:	60c4      	str	r4, [r0, #12]
 800f008:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f00c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f010:	b94c      	cbnz	r4, 800f026 <__pow5mult+0x66>
 800f012:	f240 2171 	movw	r1, #625	; 0x271
 800f016:	4630      	mov	r0, r6
 800f018:	f7ff ff12 	bl	800ee40 <__i2b>
 800f01c:	2300      	movs	r3, #0
 800f01e:	f8c8 0008 	str.w	r0, [r8, #8]
 800f022:	4604      	mov	r4, r0
 800f024:	6003      	str	r3, [r0, #0]
 800f026:	f04f 0900 	mov.w	r9, #0
 800f02a:	07eb      	lsls	r3, r5, #31
 800f02c:	d50a      	bpl.n	800f044 <__pow5mult+0x84>
 800f02e:	4639      	mov	r1, r7
 800f030:	4622      	mov	r2, r4
 800f032:	4630      	mov	r0, r6
 800f034:	f7ff ff1a 	bl	800ee6c <__multiply>
 800f038:	4639      	mov	r1, r7
 800f03a:	4680      	mov	r8, r0
 800f03c:	4630      	mov	r0, r6
 800f03e:	f7ff fe47 	bl	800ecd0 <_Bfree>
 800f042:	4647      	mov	r7, r8
 800f044:	106d      	asrs	r5, r5, #1
 800f046:	d00b      	beq.n	800f060 <__pow5mult+0xa0>
 800f048:	6820      	ldr	r0, [r4, #0]
 800f04a:	b938      	cbnz	r0, 800f05c <__pow5mult+0x9c>
 800f04c:	4622      	mov	r2, r4
 800f04e:	4621      	mov	r1, r4
 800f050:	4630      	mov	r0, r6
 800f052:	f7ff ff0b 	bl	800ee6c <__multiply>
 800f056:	6020      	str	r0, [r4, #0]
 800f058:	f8c0 9000 	str.w	r9, [r0]
 800f05c:	4604      	mov	r4, r0
 800f05e:	e7e4      	b.n	800f02a <__pow5mult+0x6a>
 800f060:	4638      	mov	r0, r7
 800f062:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f066:	bf00      	nop
 800f068:	0800fdf8 	.word	0x0800fdf8
 800f06c:	0800fbc9 	.word	0x0800fbc9
 800f070:	0800fcac 	.word	0x0800fcac

0800f074 <__lshift>:
 800f074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f078:	460c      	mov	r4, r1
 800f07a:	6849      	ldr	r1, [r1, #4]
 800f07c:	6923      	ldr	r3, [r4, #16]
 800f07e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f082:	68a3      	ldr	r3, [r4, #8]
 800f084:	4607      	mov	r7, r0
 800f086:	4691      	mov	r9, r2
 800f088:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f08c:	f108 0601 	add.w	r6, r8, #1
 800f090:	42b3      	cmp	r3, r6
 800f092:	db0b      	blt.n	800f0ac <__lshift+0x38>
 800f094:	4638      	mov	r0, r7
 800f096:	f7ff fddb 	bl	800ec50 <_Balloc>
 800f09a:	4605      	mov	r5, r0
 800f09c:	b948      	cbnz	r0, 800f0b2 <__lshift+0x3e>
 800f09e:	4602      	mov	r2, r0
 800f0a0:	4b2a      	ldr	r3, [pc, #168]	; (800f14c <__lshift+0xd8>)
 800f0a2:	482b      	ldr	r0, [pc, #172]	; (800f150 <__lshift+0xdc>)
 800f0a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f0a8:	f000 fc0c 	bl	800f8c4 <__assert_func>
 800f0ac:	3101      	adds	r1, #1
 800f0ae:	005b      	lsls	r3, r3, #1
 800f0b0:	e7ee      	b.n	800f090 <__lshift+0x1c>
 800f0b2:	2300      	movs	r3, #0
 800f0b4:	f100 0114 	add.w	r1, r0, #20
 800f0b8:	f100 0210 	add.w	r2, r0, #16
 800f0bc:	4618      	mov	r0, r3
 800f0be:	4553      	cmp	r3, sl
 800f0c0:	db37      	blt.n	800f132 <__lshift+0xbe>
 800f0c2:	6920      	ldr	r0, [r4, #16]
 800f0c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f0c8:	f104 0314 	add.w	r3, r4, #20
 800f0cc:	f019 091f 	ands.w	r9, r9, #31
 800f0d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f0d4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f0d8:	d02f      	beq.n	800f13a <__lshift+0xc6>
 800f0da:	f1c9 0e20 	rsb	lr, r9, #32
 800f0de:	468a      	mov	sl, r1
 800f0e0:	f04f 0c00 	mov.w	ip, #0
 800f0e4:	681a      	ldr	r2, [r3, #0]
 800f0e6:	fa02 f209 	lsl.w	r2, r2, r9
 800f0ea:	ea42 020c 	orr.w	r2, r2, ip
 800f0ee:	f84a 2b04 	str.w	r2, [sl], #4
 800f0f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800f0f6:	4298      	cmp	r0, r3
 800f0f8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f0fc:	d8f2      	bhi.n	800f0e4 <__lshift+0x70>
 800f0fe:	1b03      	subs	r3, r0, r4
 800f100:	3b15      	subs	r3, #21
 800f102:	f023 0303 	bic.w	r3, r3, #3
 800f106:	3304      	adds	r3, #4
 800f108:	f104 0215 	add.w	r2, r4, #21
 800f10c:	4290      	cmp	r0, r2
 800f10e:	bf38      	it	cc
 800f110:	2304      	movcc	r3, #4
 800f112:	f841 c003 	str.w	ip, [r1, r3]
 800f116:	f1bc 0f00 	cmp.w	ip, #0
 800f11a:	d001      	beq.n	800f120 <__lshift+0xac>
 800f11c:	f108 0602 	add.w	r6, r8, #2
 800f120:	3e01      	subs	r6, #1
 800f122:	4638      	mov	r0, r7
 800f124:	612e      	str	r6, [r5, #16]
 800f126:	4621      	mov	r1, r4
 800f128:	f7ff fdd2 	bl	800ecd0 <_Bfree>
 800f12c:	4628      	mov	r0, r5
 800f12e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f132:	f842 0f04 	str.w	r0, [r2, #4]!
 800f136:	3301      	adds	r3, #1
 800f138:	e7c1      	b.n	800f0be <__lshift+0x4a>
 800f13a:	3904      	subs	r1, #4
 800f13c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f140:	f841 2f04 	str.w	r2, [r1, #4]!
 800f144:	4298      	cmp	r0, r3
 800f146:	d8f9      	bhi.n	800f13c <__lshift+0xc8>
 800f148:	e7ea      	b.n	800f120 <__lshift+0xac>
 800f14a:	bf00      	nop
 800f14c:	0800fc3b 	.word	0x0800fc3b
 800f150:	0800fcac 	.word	0x0800fcac

0800f154 <__mcmp>:
 800f154:	b530      	push	{r4, r5, lr}
 800f156:	6902      	ldr	r2, [r0, #16]
 800f158:	690c      	ldr	r4, [r1, #16]
 800f15a:	1b12      	subs	r2, r2, r4
 800f15c:	d10e      	bne.n	800f17c <__mcmp+0x28>
 800f15e:	f100 0314 	add.w	r3, r0, #20
 800f162:	3114      	adds	r1, #20
 800f164:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f168:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f16c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f170:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f174:	42a5      	cmp	r5, r4
 800f176:	d003      	beq.n	800f180 <__mcmp+0x2c>
 800f178:	d305      	bcc.n	800f186 <__mcmp+0x32>
 800f17a:	2201      	movs	r2, #1
 800f17c:	4610      	mov	r0, r2
 800f17e:	bd30      	pop	{r4, r5, pc}
 800f180:	4283      	cmp	r3, r0
 800f182:	d3f3      	bcc.n	800f16c <__mcmp+0x18>
 800f184:	e7fa      	b.n	800f17c <__mcmp+0x28>
 800f186:	f04f 32ff 	mov.w	r2, #4294967295
 800f18a:	e7f7      	b.n	800f17c <__mcmp+0x28>

0800f18c <__mdiff>:
 800f18c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f190:	460c      	mov	r4, r1
 800f192:	4606      	mov	r6, r0
 800f194:	4611      	mov	r1, r2
 800f196:	4620      	mov	r0, r4
 800f198:	4690      	mov	r8, r2
 800f19a:	f7ff ffdb 	bl	800f154 <__mcmp>
 800f19e:	1e05      	subs	r5, r0, #0
 800f1a0:	d110      	bne.n	800f1c4 <__mdiff+0x38>
 800f1a2:	4629      	mov	r1, r5
 800f1a4:	4630      	mov	r0, r6
 800f1a6:	f7ff fd53 	bl	800ec50 <_Balloc>
 800f1aa:	b930      	cbnz	r0, 800f1ba <__mdiff+0x2e>
 800f1ac:	4b3a      	ldr	r3, [pc, #232]	; (800f298 <__mdiff+0x10c>)
 800f1ae:	4602      	mov	r2, r0
 800f1b0:	f240 2132 	movw	r1, #562	; 0x232
 800f1b4:	4839      	ldr	r0, [pc, #228]	; (800f29c <__mdiff+0x110>)
 800f1b6:	f000 fb85 	bl	800f8c4 <__assert_func>
 800f1ba:	2301      	movs	r3, #1
 800f1bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f1c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1c4:	bfa4      	itt	ge
 800f1c6:	4643      	movge	r3, r8
 800f1c8:	46a0      	movge	r8, r4
 800f1ca:	4630      	mov	r0, r6
 800f1cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f1d0:	bfa6      	itte	ge
 800f1d2:	461c      	movge	r4, r3
 800f1d4:	2500      	movge	r5, #0
 800f1d6:	2501      	movlt	r5, #1
 800f1d8:	f7ff fd3a 	bl	800ec50 <_Balloc>
 800f1dc:	b920      	cbnz	r0, 800f1e8 <__mdiff+0x5c>
 800f1de:	4b2e      	ldr	r3, [pc, #184]	; (800f298 <__mdiff+0x10c>)
 800f1e0:	4602      	mov	r2, r0
 800f1e2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f1e6:	e7e5      	b.n	800f1b4 <__mdiff+0x28>
 800f1e8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f1ec:	6926      	ldr	r6, [r4, #16]
 800f1ee:	60c5      	str	r5, [r0, #12]
 800f1f0:	f104 0914 	add.w	r9, r4, #20
 800f1f4:	f108 0514 	add.w	r5, r8, #20
 800f1f8:	f100 0e14 	add.w	lr, r0, #20
 800f1fc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800f200:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f204:	f108 0210 	add.w	r2, r8, #16
 800f208:	46f2      	mov	sl, lr
 800f20a:	2100      	movs	r1, #0
 800f20c:	f859 3b04 	ldr.w	r3, [r9], #4
 800f210:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f214:	fa1f f883 	uxth.w	r8, r3
 800f218:	fa11 f18b 	uxtah	r1, r1, fp
 800f21c:	0c1b      	lsrs	r3, r3, #16
 800f21e:	eba1 0808 	sub.w	r8, r1, r8
 800f222:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f226:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f22a:	fa1f f888 	uxth.w	r8, r8
 800f22e:	1419      	asrs	r1, r3, #16
 800f230:	454e      	cmp	r6, r9
 800f232:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f236:	f84a 3b04 	str.w	r3, [sl], #4
 800f23a:	d8e7      	bhi.n	800f20c <__mdiff+0x80>
 800f23c:	1b33      	subs	r3, r6, r4
 800f23e:	3b15      	subs	r3, #21
 800f240:	f023 0303 	bic.w	r3, r3, #3
 800f244:	3304      	adds	r3, #4
 800f246:	3415      	adds	r4, #21
 800f248:	42a6      	cmp	r6, r4
 800f24a:	bf38      	it	cc
 800f24c:	2304      	movcc	r3, #4
 800f24e:	441d      	add	r5, r3
 800f250:	4473      	add	r3, lr
 800f252:	469e      	mov	lr, r3
 800f254:	462e      	mov	r6, r5
 800f256:	4566      	cmp	r6, ip
 800f258:	d30e      	bcc.n	800f278 <__mdiff+0xec>
 800f25a:	f10c 0203 	add.w	r2, ip, #3
 800f25e:	1b52      	subs	r2, r2, r5
 800f260:	f022 0203 	bic.w	r2, r2, #3
 800f264:	3d03      	subs	r5, #3
 800f266:	45ac      	cmp	ip, r5
 800f268:	bf38      	it	cc
 800f26a:	2200      	movcc	r2, #0
 800f26c:	441a      	add	r2, r3
 800f26e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f272:	b17b      	cbz	r3, 800f294 <__mdiff+0x108>
 800f274:	6107      	str	r7, [r0, #16]
 800f276:	e7a3      	b.n	800f1c0 <__mdiff+0x34>
 800f278:	f856 8b04 	ldr.w	r8, [r6], #4
 800f27c:	fa11 f288 	uxtah	r2, r1, r8
 800f280:	1414      	asrs	r4, r2, #16
 800f282:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f286:	b292      	uxth	r2, r2
 800f288:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800f28c:	f84e 2b04 	str.w	r2, [lr], #4
 800f290:	1421      	asrs	r1, r4, #16
 800f292:	e7e0      	b.n	800f256 <__mdiff+0xca>
 800f294:	3f01      	subs	r7, #1
 800f296:	e7ea      	b.n	800f26e <__mdiff+0xe2>
 800f298:	0800fc3b 	.word	0x0800fc3b
 800f29c:	0800fcac 	.word	0x0800fcac

0800f2a0 <__d2b>:
 800f2a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f2a4:	4689      	mov	r9, r1
 800f2a6:	2101      	movs	r1, #1
 800f2a8:	ec57 6b10 	vmov	r6, r7, d0
 800f2ac:	4690      	mov	r8, r2
 800f2ae:	f7ff fccf 	bl	800ec50 <_Balloc>
 800f2b2:	4604      	mov	r4, r0
 800f2b4:	b930      	cbnz	r0, 800f2c4 <__d2b+0x24>
 800f2b6:	4602      	mov	r2, r0
 800f2b8:	4b25      	ldr	r3, [pc, #148]	; (800f350 <__d2b+0xb0>)
 800f2ba:	4826      	ldr	r0, [pc, #152]	; (800f354 <__d2b+0xb4>)
 800f2bc:	f240 310a 	movw	r1, #778	; 0x30a
 800f2c0:	f000 fb00 	bl	800f8c4 <__assert_func>
 800f2c4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f2c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f2cc:	bb35      	cbnz	r5, 800f31c <__d2b+0x7c>
 800f2ce:	2e00      	cmp	r6, #0
 800f2d0:	9301      	str	r3, [sp, #4]
 800f2d2:	d028      	beq.n	800f326 <__d2b+0x86>
 800f2d4:	4668      	mov	r0, sp
 800f2d6:	9600      	str	r6, [sp, #0]
 800f2d8:	f7ff fd82 	bl	800ede0 <__lo0bits>
 800f2dc:	9900      	ldr	r1, [sp, #0]
 800f2de:	b300      	cbz	r0, 800f322 <__d2b+0x82>
 800f2e0:	9a01      	ldr	r2, [sp, #4]
 800f2e2:	f1c0 0320 	rsb	r3, r0, #32
 800f2e6:	fa02 f303 	lsl.w	r3, r2, r3
 800f2ea:	430b      	orrs	r3, r1
 800f2ec:	40c2      	lsrs	r2, r0
 800f2ee:	6163      	str	r3, [r4, #20]
 800f2f0:	9201      	str	r2, [sp, #4]
 800f2f2:	9b01      	ldr	r3, [sp, #4]
 800f2f4:	61a3      	str	r3, [r4, #24]
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	bf14      	ite	ne
 800f2fa:	2202      	movne	r2, #2
 800f2fc:	2201      	moveq	r2, #1
 800f2fe:	6122      	str	r2, [r4, #16]
 800f300:	b1d5      	cbz	r5, 800f338 <__d2b+0x98>
 800f302:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f306:	4405      	add	r5, r0
 800f308:	f8c9 5000 	str.w	r5, [r9]
 800f30c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f310:	f8c8 0000 	str.w	r0, [r8]
 800f314:	4620      	mov	r0, r4
 800f316:	b003      	add	sp, #12
 800f318:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f31c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f320:	e7d5      	b.n	800f2ce <__d2b+0x2e>
 800f322:	6161      	str	r1, [r4, #20]
 800f324:	e7e5      	b.n	800f2f2 <__d2b+0x52>
 800f326:	a801      	add	r0, sp, #4
 800f328:	f7ff fd5a 	bl	800ede0 <__lo0bits>
 800f32c:	9b01      	ldr	r3, [sp, #4]
 800f32e:	6163      	str	r3, [r4, #20]
 800f330:	2201      	movs	r2, #1
 800f332:	6122      	str	r2, [r4, #16]
 800f334:	3020      	adds	r0, #32
 800f336:	e7e3      	b.n	800f300 <__d2b+0x60>
 800f338:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f33c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f340:	f8c9 0000 	str.w	r0, [r9]
 800f344:	6918      	ldr	r0, [r3, #16]
 800f346:	f7ff fd2b 	bl	800eda0 <__hi0bits>
 800f34a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f34e:	e7df      	b.n	800f310 <__d2b+0x70>
 800f350:	0800fc3b 	.word	0x0800fc3b
 800f354:	0800fcac 	.word	0x0800fcac

0800f358 <_calloc_r>:
 800f358:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f35a:	fba1 2402 	umull	r2, r4, r1, r2
 800f35e:	b94c      	cbnz	r4, 800f374 <_calloc_r+0x1c>
 800f360:	4611      	mov	r1, r2
 800f362:	9201      	str	r2, [sp, #4]
 800f364:	f000 f87a 	bl	800f45c <_malloc_r>
 800f368:	9a01      	ldr	r2, [sp, #4]
 800f36a:	4605      	mov	r5, r0
 800f36c:	b930      	cbnz	r0, 800f37c <_calloc_r+0x24>
 800f36e:	4628      	mov	r0, r5
 800f370:	b003      	add	sp, #12
 800f372:	bd30      	pop	{r4, r5, pc}
 800f374:	220c      	movs	r2, #12
 800f376:	6002      	str	r2, [r0, #0]
 800f378:	2500      	movs	r5, #0
 800f37a:	e7f8      	b.n	800f36e <_calloc_r+0x16>
 800f37c:	4621      	mov	r1, r4
 800f37e:	f7fd fe0b 	bl	800cf98 <memset>
 800f382:	e7f4      	b.n	800f36e <_calloc_r+0x16>

0800f384 <_free_r>:
 800f384:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f386:	2900      	cmp	r1, #0
 800f388:	d044      	beq.n	800f414 <_free_r+0x90>
 800f38a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f38e:	9001      	str	r0, [sp, #4]
 800f390:	2b00      	cmp	r3, #0
 800f392:	f1a1 0404 	sub.w	r4, r1, #4
 800f396:	bfb8      	it	lt
 800f398:	18e4      	addlt	r4, r4, r3
 800f39a:	f000 fb19 	bl	800f9d0 <__malloc_lock>
 800f39e:	4a1e      	ldr	r2, [pc, #120]	; (800f418 <_free_r+0x94>)
 800f3a0:	9801      	ldr	r0, [sp, #4]
 800f3a2:	6813      	ldr	r3, [r2, #0]
 800f3a4:	b933      	cbnz	r3, 800f3b4 <_free_r+0x30>
 800f3a6:	6063      	str	r3, [r4, #4]
 800f3a8:	6014      	str	r4, [r2, #0]
 800f3aa:	b003      	add	sp, #12
 800f3ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f3b0:	f000 bb14 	b.w	800f9dc <__malloc_unlock>
 800f3b4:	42a3      	cmp	r3, r4
 800f3b6:	d908      	bls.n	800f3ca <_free_r+0x46>
 800f3b8:	6825      	ldr	r5, [r4, #0]
 800f3ba:	1961      	adds	r1, r4, r5
 800f3bc:	428b      	cmp	r3, r1
 800f3be:	bf01      	itttt	eq
 800f3c0:	6819      	ldreq	r1, [r3, #0]
 800f3c2:	685b      	ldreq	r3, [r3, #4]
 800f3c4:	1949      	addeq	r1, r1, r5
 800f3c6:	6021      	streq	r1, [r4, #0]
 800f3c8:	e7ed      	b.n	800f3a6 <_free_r+0x22>
 800f3ca:	461a      	mov	r2, r3
 800f3cc:	685b      	ldr	r3, [r3, #4]
 800f3ce:	b10b      	cbz	r3, 800f3d4 <_free_r+0x50>
 800f3d0:	42a3      	cmp	r3, r4
 800f3d2:	d9fa      	bls.n	800f3ca <_free_r+0x46>
 800f3d4:	6811      	ldr	r1, [r2, #0]
 800f3d6:	1855      	adds	r5, r2, r1
 800f3d8:	42a5      	cmp	r5, r4
 800f3da:	d10b      	bne.n	800f3f4 <_free_r+0x70>
 800f3dc:	6824      	ldr	r4, [r4, #0]
 800f3de:	4421      	add	r1, r4
 800f3e0:	1854      	adds	r4, r2, r1
 800f3e2:	42a3      	cmp	r3, r4
 800f3e4:	6011      	str	r1, [r2, #0]
 800f3e6:	d1e0      	bne.n	800f3aa <_free_r+0x26>
 800f3e8:	681c      	ldr	r4, [r3, #0]
 800f3ea:	685b      	ldr	r3, [r3, #4]
 800f3ec:	6053      	str	r3, [r2, #4]
 800f3ee:	4421      	add	r1, r4
 800f3f0:	6011      	str	r1, [r2, #0]
 800f3f2:	e7da      	b.n	800f3aa <_free_r+0x26>
 800f3f4:	d902      	bls.n	800f3fc <_free_r+0x78>
 800f3f6:	230c      	movs	r3, #12
 800f3f8:	6003      	str	r3, [r0, #0]
 800f3fa:	e7d6      	b.n	800f3aa <_free_r+0x26>
 800f3fc:	6825      	ldr	r5, [r4, #0]
 800f3fe:	1961      	adds	r1, r4, r5
 800f400:	428b      	cmp	r3, r1
 800f402:	bf04      	itt	eq
 800f404:	6819      	ldreq	r1, [r3, #0]
 800f406:	685b      	ldreq	r3, [r3, #4]
 800f408:	6063      	str	r3, [r4, #4]
 800f40a:	bf04      	itt	eq
 800f40c:	1949      	addeq	r1, r1, r5
 800f40e:	6021      	streq	r1, [r4, #0]
 800f410:	6054      	str	r4, [r2, #4]
 800f412:	e7ca      	b.n	800f3aa <_free_r+0x26>
 800f414:	b003      	add	sp, #12
 800f416:	bd30      	pop	{r4, r5, pc}
 800f418:	20000ed4 	.word	0x20000ed4

0800f41c <sbrk_aligned>:
 800f41c:	b570      	push	{r4, r5, r6, lr}
 800f41e:	4e0e      	ldr	r6, [pc, #56]	; (800f458 <sbrk_aligned+0x3c>)
 800f420:	460c      	mov	r4, r1
 800f422:	6831      	ldr	r1, [r6, #0]
 800f424:	4605      	mov	r5, r0
 800f426:	b911      	cbnz	r1, 800f42e <sbrk_aligned+0x12>
 800f428:	f000 f9e6 	bl	800f7f8 <_sbrk_r>
 800f42c:	6030      	str	r0, [r6, #0]
 800f42e:	4621      	mov	r1, r4
 800f430:	4628      	mov	r0, r5
 800f432:	f000 f9e1 	bl	800f7f8 <_sbrk_r>
 800f436:	1c43      	adds	r3, r0, #1
 800f438:	d00a      	beq.n	800f450 <sbrk_aligned+0x34>
 800f43a:	1cc4      	adds	r4, r0, #3
 800f43c:	f024 0403 	bic.w	r4, r4, #3
 800f440:	42a0      	cmp	r0, r4
 800f442:	d007      	beq.n	800f454 <sbrk_aligned+0x38>
 800f444:	1a21      	subs	r1, r4, r0
 800f446:	4628      	mov	r0, r5
 800f448:	f000 f9d6 	bl	800f7f8 <_sbrk_r>
 800f44c:	3001      	adds	r0, #1
 800f44e:	d101      	bne.n	800f454 <sbrk_aligned+0x38>
 800f450:	f04f 34ff 	mov.w	r4, #4294967295
 800f454:	4620      	mov	r0, r4
 800f456:	bd70      	pop	{r4, r5, r6, pc}
 800f458:	20000ed8 	.word	0x20000ed8

0800f45c <_malloc_r>:
 800f45c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f460:	1ccd      	adds	r5, r1, #3
 800f462:	f025 0503 	bic.w	r5, r5, #3
 800f466:	3508      	adds	r5, #8
 800f468:	2d0c      	cmp	r5, #12
 800f46a:	bf38      	it	cc
 800f46c:	250c      	movcc	r5, #12
 800f46e:	2d00      	cmp	r5, #0
 800f470:	4607      	mov	r7, r0
 800f472:	db01      	blt.n	800f478 <_malloc_r+0x1c>
 800f474:	42a9      	cmp	r1, r5
 800f476:	d905      	bls.n	800f484 <_malloc_r+0x28>
 800f478:	230c      	movs	r3, #12
 800f47a:	603b      	str	r3, [r7, #0]
 800f47c:	2600      	movs	r6, #0
 800f47e:	4630      	mov	r0, r6
 800f480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f484:	4e2e      	ldr	r6, [pc, #184]	; (800f540 <_malloc_r+0xe4>)
 800f486:	f000 faa3 	bl	800f9d0 <__malloc_lock>
 800f48a:	6833      	ldr	r3, [r6, #0]
 800f48c:	461c      	mov	r4, r3
 800f48e:	bb34      	cbnz	r4, 800f4de <_malloc_r+0x82>
 800f490:	4629      	mov	r1, r5
 800f492:	4638      	mov	r0, r7
 800f494:	f7ff ffc2 	bl	800f41c <sbrk_aligned>
 800f498:	1c43      	adds	r3, r0, #1
 800f49a:	4604      	mov	r4, r0
 800f49c:	d14d      	bne.n	800f53a <_malloc_r+0xde>
 800f49e:	6834      	ldr	r4, [r6, #0]
 800f4a0:	4626      	mov	r6, r4
 800f4a2:	2e00      	cmp	r6, #0
 800f4a4:	d140      	bne.n	800f528 <_malloc_r+0xcc>
 800f4a6:	6823      	ldr	r3, [r4, #0]
 800f4a8:	4631      	mov	r1, r6
 800f4aa:	4638      	mov	r0, r7
 800f4ac:	eb04 0803 	add.w	r8, r4, r3
 800f4b0:	f000 f9a2 	bl	800f7f8 <_sbrk_r>
 800f4b4:	4580      	cmp	r8, r0
 800f4b6:	d13a      	bne.n	800f52e <_malloc_r+0xd2>
 800f4b8:	6821      	ldr	r1, [r4, #0]
 800f4ba:	3503      	adds	r5, #3
 800f4bc:	1a6d      	subs	r5, r5, r1
 800f4be:	f025 0503 	bic.w	r5, r5, #3
 800f4c2:	3508      	adds	r5, #8
 800f4c4:	2d0c      	cmp	r5, #12
 800f4c6:	bf38      	it	cc
 800f4c8:	250c      	movcc	r5, #12
 800f4ca:	4629      	mov	r1, r5
 800f4cc:	4638      	mov	r0, r7
 800f4ce:	f7ff ffa5 	bl	800f41c <sbrk_aligned>
 800f4d2:	3001      	adds	r0, #1
 800f4d4:	d02b      	beq.n	800f52e <_malloc_r+0xd2>
 800f4d6:	6823      	ldr	r3, [r4, #0]
 800f4d8:	442b      	add	r3, r5
 800f4da:	6023      	str	r3, [r4, #0]
 800f4dc:	e00e      	b.n	800f4fc <_malloc_r+0xa0>
 800f4de:	6822      	ldr	r2, [r4, #0]
 800f4e0:	1b52      	subs	r2, r2, r5
 800f4e2:	d41e      	bmi.n	800f522 <_malloc_r+0xc6>
 800f4e4:	2a0b      	cmp	r2, #11
 800f4e6:	d916      	bls.n	800f516 <_malloc_r+0xba>
 800f4e8:	1961      	adds	r1, r4, r5
 800f4ea:	42a3      	cmp	r3, r4
 800f4ec:	6025      	str	r5, [r4, #0]
 800f4ee:	bf18      	it	ne
 800f4f0:	6059      	strne	r1, [r3, #4]
 800f4f2:	6863      	ldr	r3, [r4, #4]
 800f4f4:	bf08      	it	eq
 800f4f6:	6031      	streq	r1, [r6, #0]
 800f4f8:	5162      	str	r2, [r4, r5]
 800f4fa:	604b      	str	r3, [r1, #4]
 800f4fc:	4638      	mov	r0, r7
 800f4fe:	f104 060b 	add.w	r6, r4, #11
 800f502:	f000 fa6b 	bl	800f9dc <__malloc_unlock>
 800f506:	f026 0607 	bic.w	r6, r6, #7
 800f50a:	1d23      	adds	r3, r4, #4
 800f50c:	1af2      	subs	r2, r6, r3
 800f50e:	d0b6      	beq.n	800f47e <_malloc_r+0x22>
 800f510:	1b9b      	subs	r3, r3, r6
 800f512:	50a3      	str	r3, [r4, r2]
 800f514:	e7b3      	b.n	800f47e <_malloc_r+0x22>
 800f516:	6862      	ldr	r2, [r4, #4]
 800f518:	42a3      	cmp	r3, r4
 800f51a:	bf0c      	ite	eq
 800f51c:	6032      	streq	r2, [r6, #0]
 800f51e:	605a      	strne	r2, [r3, #4]
 800f520:	e7ec      	b.n	800f4fc <_malloc_r+0xa0>
 800f522:	4623      	mov	r3, r4
 800f524:	6864      	ldr	r4, [r4, #4]
 800f526:	e7b2      	b.n	800f48e <_malloc_r+0x32>
 800f528:	4634      	mov	r4, r6
 800f52a:	6876      	ldr	r6, [r6, #4]
 800f52c:	e7b9      	b.n	800f4a2 <_malloc_r+0x46>
 800f52e:	230c      	movs	r3, #12
 800f530:	603b      	str	r3, [r7, #0]
 800f532:	4638      	mov	r0, r7
 800f534:	f000 fa52 	bl	800f9dc <__malloc_unlock>
 800f538:	e7a1      	b.n	800f47e <_malloc_r+0x22>
 800f53a:	6025      	str	r5, [r4, #0]
 800f53c:	e7de      	b.n	800f4fc <_malloc_r+0xa0>
 800f53e:	bf00      	nop
 800f540:	20000ed4 	.word	0x20000ed4

0800f544 <__sfputc_r>:
 800f544:	6893      	ldr	r3, [r2, #8]
 800f546:	3b01      	subs	r3, #1
 800f548:	2b00      	cmp	r3, #0
 800f54a:	b410      	push	{r4}
 800f54c:	6093      	str	r3, [r2, #8]
 800f54e:	da08      	bge.n	800f562 <__sfputc_r+0x1e>
 800f550:	6994      	ldr	r4, [r2, #24]
 800f552:	42a3      	cmp	r3, r4
 800f554:	db01      	blt.n	800f55a <__sfputc_r+0x16>
 800f556:	290a      	cmp	r1, #10
 800f558:	d103      	bne.n	800f562 <__sfputc_r+0x1e>
 800f55a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f55e:	f7fe ba03 	b.w	800d968 <__swbuf_r>
 800f562:	6813      	ldr	r3, [r2, #0]
 800f564:	1c58      	adds	r0, r3, #1
 800f566:	6010      	str	r0, [r2, #0]
 800f568:	7019      	strb	r1, [r3, #0]
 800f56a:	4608      	mov	r0, r1
 800f56c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f570:	4770      	bx	lr

0800f572 <__sfputs_r>:
 800f572:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f574:	4606      	mov	r6, r0
 800f576:	460f      	mov	r7, r1
 800f578:	4614      	mov	r4, r2
 800f57a:	18d5      	adds	r5, r2, r3
 800f57c:	42ac      	cmp	r4, r5
 800f57e:	d101      	bne.n	800f584 <__sfputs_r+0x12>
 800f580:	2000      	movs	r0, #0
 800f582:	e007      	b.n	800f594 <__sfputs_r+0x22>
 800f584:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f588:	463a      	mov	r2, r7
 800f58a:	4630      	mov	r0, r6
 800f58c:	f7ff ffda 	bl	800f544 <__sfputc_r>
 800f590:	1c43      	adds	r3, r0, #1
 800f592:	d1f3      	bne.n	800f57c <__sfputs_r+0xa>
 800f594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f598 <_vfiprintf_r>:
 800f598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f59c:	460d      	mov	r5, r1
 800f59e:	b09d      	sub	sp, #116	; 0x74
 800f5a0:	4614      	mov	r4, r2
 800f5a2:	4698      	mov	r8, r3
 800f5a4:	4606      	mov	r6, r0
 800f5a6:	b118      	cbz	r0, 800f5b0 <_vfiprintf_r+0x18>
 800f5a8:	6983      	ldr	r3, [r0, #24]
 800f5aa:	b90b      	cbnz	r3, 800f5b0 <_vfiprintf_r+0x18>
 800f5ac:	f7ff fa30 	bl	800ea10 <__sinit>
 800f5b0:	4b89      	ldr	r3, [pc, #548]	; (800f7d8 <_vfiprintf_r+0x240>)
 800f5b2:	429d      	cmp	r5, r3
 800f5b4:	d11b      	bne.n	800f5ee <_vfiprintf_r+0x56>
 800f5b6:	6875      	ldr	r5, [r6, #4]
 800f5b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f5ba:	07d9      	lsls	r1, r3, #31
 800f5bc:	d405      	bmi.n	800f5ca <_vfiprintf_r+0x32>
 800f5be:	89ab      	ldrh	r3, [r5, #12]
 800f5c0:	059a      	lsls	r2, r3, #22
 800f5c2:	d402      	bmi.n	800f5ca <_vfiprintf_r+0x32>
 800f5c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f5c6:	f7ff fac6 	bl	800eb56 <__retarget_lock_acquire_recursive>
 800f5ca:	89ab      	ldrh	r3, [r5, #12]
 800f5cc:	071b      	lsls	r3, r3, #28
 800f5ce:	d501      	bpl.n	800f5d4 <_vfiprintf_r+0x3c>
 800f5d0:	692b      	ldr	r3, [r5, #16]
 800f5d2:	b9eb      	cbnz	r3, 800f610 <_vfiprintf_r+0x78>
 800f5d4:	4629      	mov	r1, r5
 800f5d6:	4630      	mov	r0, r6
 800f5d8:	f7fe fa18 	bl	800da0c <__swsetup_r>
 800f5dc:	b1c0      	cbz	r0, 800f610 <_vfiprintf_r+0x78>
 800f5de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f5e0:	07dc      	lsls	r4, r3, #31
 800f5e2:	d50e      	bpl.n	800f602 <_vfiprintf_r+0x6a>
 800f5e4:	f04f 30ff 	mov.w	r0, #4294967295
 800f5e8:	b01d      	add	sp, #116	; 0x74
 800f5ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5ee:	4b7b      	ldr	r3, [pc, #492]	; (800f7dc <_vfiprintf_r+0x244>)
 800f5f0:	429d      	cmp	r5, r3
 800f5f2:	d101      	bne.n	800f5f8 <_vfiprintf_r+0x60>
 800f5f4:	68b5      	ldr	r5, [r6, #8]
 800f5f6:	e7df      	b.n	800f5b8 <_vfiprintf_r+0x20>
 800f5f8:	4b79      	ldr	r3, [pc, #484]	; (800f7e0 <_vfiprintf_r+0x248>)
 800f5fa:	429d      	cmp	r5, r3
 800f5fc:	bf08      	it	eq
 800f5fe:	68f5      	ldreq	r5, [r6, #12]
 800f600:	e7da      	b.n	800f5b8 <_vfiprintf_r+0x20>
 800f602:	89ab      	ldrh	r3, [r5, #12]
 800f604:	0598      	lsls	r0, r3, #22
 800f606:	d4ed      	bmi.n	800f5e4 <_vfiprintf_r+0x4c>
 800f608:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f60a:	f7ff faa5 	bl	800eb58 <__retarget_lock_release_recursive>
 800f60e:	e7e9      	b.n	800f5e4 <_vfiprintf_r+0x4c>
 800f610:	2300      	movs	r3, #0
 800f612:	9309      	str	r3, [sp, #36]	; 0x24
 800f614:	2320      	movs	r3, #32
 800f616:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f61a:	f8cd 800c 	str.w	r8, [sp, #12]
 800f61e:	2330      	movs	r3, #48	; 0x30
 800f620:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f7e4 <_vfiprintf_r+0x24c>
 800f624:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f628:	f04f 0901 	mov.w	r9, #1
 800f62c:	4623      	mov	r3, r4
 800f62e:	469a      	mov	sl, r3
 800f630:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f634:	b10a      	cbz	r2, 800f63a <_vfiprintf_r+0xa2>
 800f636:	2a25      	cmp	r2, #37	; 0x25
 800f638:	d1f9      	bne.n	800f62e <_vfiprintf_r+0x96>
 800f63a:	ebba 0b04 	subs.w	fp, sl, r4
 800f63e:	d00b      	beq.n	800f658 <_vfiprintf_r+0xc0>
 800f640:	465b      	mov	r3, fp
 800f642:	4622      	mov	r2, r4
 800f644:	4629      	mov	r1, r5
 800f646:	4630      	mov	r0, r6
 800f648:	f7ff ff93 	bl	800f572 <__sfputs_r>
 800f64c:	3001      	adds	r0, #1
 800f64e:	f000 80aa 	beq.w	800f7a6 <_vfiprintf_r+0x20e>
 800f652:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f654:	445a      	add	r2, fp
 800f656:	9209      	str	r2, [sp, #36]	; 0x24
 800f658:	f89a 3000 	ldrb.w	r3, [sl]
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	f000 80a2 	beq.w	800f7a6 <_vfiprintf_r+0x20e>
 800f662:	2300      	movs	r3, #0
 800f664:	f04f 32ff 	mov.w	r2, #4294967295
 800f668:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f66c:	f10a 0a01 	add.w	sl, sl, #1
 800f670:	9304      	str	r3, [sp, #16]
 800f672:	9307      	str	r3, [sp, #28]
 800f674:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f678:	931a      	str	r3, [sp, #104]	; 0x68
 800f67a:	4654      	mov	r4, sl
 800f67c:	2205      	movs	r2, #5
 800f67e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f682:	4858      	ldr	r0, [pc, #352]	; (800f7e4 <_vfiprintf_r+0x24c>)
 800f684:	f7f0 fdac 	bl	80001e0 <memchr>
 800f688:	9a04      	ldr	r2, [sp, #16]
 800f68a:	b9d8      	cbnz	r0, 800f6c4 <_vfiprintf_r+0x12c>
 800f68c:	06d1      	lsls	r1, r2, #27
 800f68e:	bf44      	itt	mi
 800f690:	2320      	movmi	r3, #32
 800f692:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f696:	0713      	lsls	r3, r2, #28
 800f698:	bf44      	itt	mi
 800f69a:	232b      	movmi	r3, #43	; 0x2b
 800f69c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f6a0:	f89a 3000 	ldrb.w	r3, [sl]
 800f6a4:	2b2a      	cmp	r3, #42	; 0x2a
 800f6a6:	d015      	beq.n	800f6d4 <_vfiprintf_r+0x13c>
 800f6a8:	9a07      	ldr	r2, [sp, #28]
 800f6aa:	4654      	mov	r4, sl
 800f6ac:	2000      	movs	r0, #0
 800f6ae:	f04f 0c0a 	mov.w	ip, #10
 800f6b2:	4621      	mov	r1, r4
 800f6b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f6b8:	3b30      	subs	r3, #48	; 0x30
 800f6ba:	2b09      	cmp	r3, #9
 800f6bc:	d94e      	bls.n	800f75c <_vfiprintf_r+0x1c4>
 800f6be:	b1b0      	cbz	r0, 800f6ee <_vfiprintf_r+0x156>
 800f6c0:	9207      	str	r2, [sp, #28]
 800f6c2:	e014      	b.n	800f6ee <_vfiprintf_r+0x156>
 800f6c4:	eba0 0308 	sub.w	r3, r0, r8
 800f6c8:	fa09 f303 	lsl.w	r3, r9, r3
 800f6cc:	4313      	orrs	r3, r2
 800f6ce:	9304      	str	r3, [sp, #16]
 800f6d0:	46a2      	mov	sl, r4
 800f6d2:	e7d2      	b.n	800f67a <_vfiprintf_r+0xe2>
 800f6d4:	9b03      	ldr	r3, [sp, #12]
 800f6d6:	1d19      	adds	r1, r3, #4
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	9103      	str	r1, [sp, #12]
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	bfbb      	ittet	lt
 800f6e0:	425b      	neglt	r3, r3
 800f6e2:	f042 0202 	orrlt.w	r2, r2, #2
 800f6e6:	9307      	strge	r3, [sp, #28]
 800f6e8:	9307      	strlt	r3, [sp, #28]
 800f6ea:	bfb8      	it	lt
 800f6ec:	9204      	strlt	r2, [sp, #16]
 800f6ee:	7823      	ldrb	r3, [r4, #0]
 800f6f0:	2b2e      	cmp	r3, #46	; 0x2e
 800f6f2:	d10c      	bne.n	800f70e <_vfiprintf_r+0x176>
 800f6f4:	7863      	ldrb	r3, [r4, #1]
 800f6f6:	2b2a      	cmp	r3, #42	; 0x2a
 800f6f8:	d135      	bne.n	800f766 <_vfiprintf_r+0x1ce>
 800f6fa:	9b03      	ldr	r3, [sp, #12]
 800f6fc:	1d1a      	adds	r2, r3, #4
 800f6fe:	681b      	ldr	r3, [r3, #0]
 800f700:	9203      	str	r2, [sp, #12]
 800f702:	2b00      	cmp	r3, #0
 800f704:	bfb8      	it	lt
 800f706:	f04f 33ff 	movlt.w	r3, #4294967295
 800f70a:	3402      	adds	r4, #2
 800f70c:	9305      	str	r3, [sp, #20]
 800f70e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f7f4 <_vfiprintf_r+0x25c>
 800f712:	7821      	ldrb	r1, [r4, #0]
 800f714:	2203      	movs	r2, #3
 800f716:	4650      	mov	r0, sl
 800f718:	f7f0 fd62 	bl	80001e0 <memchr>
 800f71c:	b140      	cbz	r0, 800f730 <_vfiprintf_r+0x198>
 800f71e:	2340      	movs	r3, #64	; 0x40
 800f720:	eba0 000a 	sub.w	r0, r0, sl
 800f724:	fa03 f000 	lsl.w	r0, r3, r0
 800f728:	9b04      	ldr	r3, [sp, #16]
 800f72a:	4303      	orrs	r3, r0
 800f72c:	3401      	adds	r4, #1
 800f72e:	9304      	str	r3, [sp, #16]
 800f730:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f734:	482c      	ldr	r0, [pc, #176]	; (800f7e8 <_vfiprintf_r+0x250>)
 800f736:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f73a:	2206      	movs	r2, #6
 800f73c:	f7f0 fd50 	bl	80001e0 <memchr>
 800f740:	2800      	cmp	r0, #0
 800f742:	d03f      	beq.n	800f7c4 <_vfiprintf_r+0x22c>
 800f744:	4b29      	ldr	r3, [pc, #164]	; (800f7ec <_vfiprintf_r+0x254>)
 800f746:	bb1b      	cbnz	r3, 800f790 <_vfiprintf_r+0x1f8>
 800f748:	9b03      	ldr	r3, [sp, #12]
 800f74a:	3307      	adds	r3, #7
 800f74c:	f023 0307 	bic.w	r3, r3, #7
 800f750:	3308      	adds	r3, #8
 800f752:	9303      	str	r3, [sp, #12]
 800f754:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f756:	443b      	add	r3, r7
 800f758:	9309      	str	r3, [sp, #36]	; 0x24
 800f75a:	e767      	b.n	800f62c <_vfiprintf_r+0x94>
 800f75c:	fb0c 3202 	mla	r2, ip, r2, r3
 800f760:	460c      	mov	r4, r1
 800f762:	2001      	movs	r0, #1
 800f764:	e7a5      	b.n	800f6b2 <_vfiprintf_r+0x11a>
 800f766:	2300      	movs	r3, #0
 800f768:	3401      	adds	r4, #1
 800f76a:	9305      	str	r3, [sp, #20]
 800f76c:	4619      	mov	r1, r3
 800f76e:	f04f 0c0a 	mov.w	ip, #10
 800f772:	4620      	mov	r0, r4
 800f774:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f778:	3a30      	subs	r2, #48	; 0x30
 800f77a:	2a09      	cmp	r2, #9
 800f77c:	d903      	bls.n	800f786 <_vfiprintf_r+0x1ee>
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d0c5      	beq.n	800f70e <_vfiprintf_r+0x176>
 800f782:	9105      	str	r1, [sp, #20]
 800f784:	e7c3      	b.n	800f70e <_vfiprintf_r+0x176>
 800f786:	fb0c 2101 	mla	r1, ip, r1, r2
 800f78a:	4604      	mov	r4, r0
 800f78c:	2301      	movs	r3, #1
 800f78e:	e7f0      	b.n	800f772 <_vfiprintf_r+0x1da>
 800f790:	ab03      	add	r3, sp, #12
 800f792:	9300      	str	r3, [sp, #0]
 800f794:	462a      	mov	r2, r5
 800f796:	4b16      	ldr	r3, [pc, #88]	; (800f7f0 <_vfiprintf_r+0x258>)
 800f798:	a904      	add	r1, sp, #16
 800f79a:	4630      	mov	r0, r6
 800f79c:	f7fd fca4 	bl	800d0e8 <_printf_float>
 800f7a0:	4607      	mov	r7, r0
 800f7a2:	1c78      	adds	r0, r7, #1
 800f7a4:	d1d6      	bne.n	800f754 <_vfiprintf_r+0x1bc>
 800f7a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f7a8:	07d9      	lsls	r1, r3, #31
 800f7aa:	d405      	bmi.n	800f7b8 <_vfiprintf_r+0x220>
 800f7ac:	89ab      	ldrh	r3, [r5, #12]
 800f7ae:	059a      	lsls	r2, r3, #22
 800f7b0:	d402      	bmi.n	800f7b8 <_vfiprintf_r+0x220>
 800f7b2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f7b4:	f7ff f9d0 	bl	800eb58 <__retarget_lock_release_recursive>
 800f7b8:	89ab      	ldrh	r3, [r5, #12]
 800f7ba:	065b      	lsls	r3, r3, #25
 800f7bc:	f53f af12 	bmi.w	800f5e4 <_vfiprintf_r+0x4c>
 800f7c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f7c2:	e711      	b.n	800f5e8 <_vfiprintf_r+0x50>
 800f7c4:	ab03      	add	r3, sp, #12
 800f7c6:	9300      	str	r3, [sp, #0]
 800f7c8:	462a      	mov	r2, r5
 800f7ca:	4b09      	ldr	r3, [pc, #36]	; (800f7f0 <_vfiprintf_r+0x258>)
 800f7cc:	a904      	add	r1, sp, #16
 800f7ce:	4630      	mov	r0, r6
 800f7d0:	f7fd ff2e 	bl	800d630 <_printf_i>
 800f7d4:	e7e4      	b.n	800f7a0 <_vfiprintf_r+0x208>
 800f7d6:	bf00      	nop
 800f7d8:	0800fc6c 	.word	0x0800fc6c
 800f7dc:	0800fc8c 	.word	0x0800fc8c
 800f7e0:	0800fc4c 	.word	0x0800fc4c
 800f7e4:	0800fe04 	.word	0x0800fe04
 800f7e8:	0800fe0e 	.word	0x0800fe0e
 800f7ec:	0800d0e9 	.word	0x0800d0e9
 800f7f0:	0800f573 	.word	0x0800f573
 800f7f4:	0800fe0a 	.word	0x0800fe0a

0800f7f8 <_sbrk_r>:
 800f7f8:	b538      	push	{r3, r4, r5, lr}
 800f7fa:	4d06      	ldr	r5, [pc, #24]	; (800f814 <_sbrk_r+0x1c>)
 800f7fc:	2300      	movs	r3, #0
 800f7fe:	4604      	mov	r4, r0
 800f800:	4608      	mov	r0, r1
 800f802:	602b      	str	r3, [r5, #0]
 800f804:	f7f2 fc52 	bl	80020ac <_sbrk>
 800f808:	1c43      	adds	r3, r0, #1
 800f80a:	d102      	bne.n	800f812 <_sbrk_r+0x1a>
 800f80c:	682b      	ldr	r3, [r5, #0]
 800f80e:	b103      	cbz	r3, 800f812 <_sbrk_r+0x1a>
 800f810:	6023      	str	r3, [r4, #0]
 800f812:	bd38      	pop	{r3, r4, r5, pc}
 800f814:	20000edc 	.word	0x20000edc

0800f818 <__sread>:
 800f818:	b510      	push	{r4, lr}
 800f81a:	460c      	mov	r4, r1
 800f81c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f820:	f000 f8e2 	bl	800f9e8 <_read_r>
 800f824:	2800      	cmp	r0, #0
 800f826:	bfab      	itete	ge
 800f828:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f82a:	89a3      	ldrhlt	r3, [r4, #12]
 800f82c:	181b      	addge	r3, r3, r0
 800f82e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f832:	bfac      	ite	ge
 800f834:	6563      	strge	r3, [r4, #84]	; 0x54
 800f836:	81a3      	strhlt	r3, [r4, #12]
 800f838:	bd10      	pop	{r4, pc}

0800f83a <__swrite>:
 800f83a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f83e:	461f      	mov	r7, r3
 800f840:	898b      	ldrh	r3, [r1, #12]
 800f842:	05db      	lsls	r3, r3, #23
 800f844:	4605      	mov	r5, r0
 800f846:	460c      	mov	r4, r1
 800f848:	4616      	mov	r6, r2
 800f84a:	d505      	bpl.n	800f858 <__swrite+0x1e>
 800f84c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f850:	2302      	movs	r3, #2
 800f852:	2200      	movs	r2, #0
 800f854:	f000 f898 	bl	800f988 <_lseek_r>
 800f858:	89a3      	ldrh	r3, [r4, #12]
 800f85a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f85e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f862:	81a3      	strh	r3, [r4, #12]
 800f864:	4632      	mov	r2, r6
 800f866:	463b      	mov	r3, r7
 800f868:	4628      	mov	r0, r5
 800f86a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f86e:	f000 b817 	b.w	800f8a0 <_write_r>

0800f872 <__sseek>:
 800f872:	b510      	push	{r4, lr}
 800f874:	460c      	mov	r4, r1
 800f876:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f87a:	f000 f885 	bl	800f988 <_lseek_r>
 800f87e:	1c43      	adds	r3, r0, #1
 800f880:	89a3      	ldrh	r3, [r4, #12]
 800f882:	bf15      	itete	ne
 800f884:	6560      	strne	r0, [r4, #84]	; 0x54
 800f886:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f88a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f88e:	81a3      	strheq	r3, [r4, #12]
 800f890:	bf18      	it	ne
 800f892:	81a3      	strhne	r3, [r4, #12]
 800f894:	bd10      	pop	{r4, pc}

0800f896 <__sclose>:
 800f896:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f89a:	f000 b831 	b.w	800f900 <_close_r>
	...

0800f8a0 <_write_r>:
 800f8a0:	b538      	push	{r3, r4, r5, lr}
 800f8a2:	4d07      	ldr	r5, [pc, #28]	; (800f8c0 <_write_r+0x20>)
 800f8a4:	4604      	mov	r4, r0
 800f8a6:	4608      	mov	r0, r1
 800f8a8:	4611      	mov	r1, r2
 800f8aa:	2200      	movs	r2, #0
 800f8ac:	602a      	str	r2, [r5, #0]
 800f8ae:	461a      	mov	r2, r3
 800f8b0:	f7f2 fbab 	bl	800200a <_write>
 800f8b4:	1c43      	adds	r3, r0, #1
 800f8b6:	d102      	bne.n	800f8be <_write_r+0x1e>
 800f8b8:	682b      	ldr	r3, [r5, #0]
 800f8ba:	b103      	cbz	r3, 800f8be <_write_r+0x1e>
 800f8bc:	6023      	str	r3, [r4, #0]
 800f8be:	bd38      	pop	{r3, r4, r5, pc}
 800f8c0:	20000edc 	.word	0x20000edc

0800f8c4 <__assert_func>:
 800f8c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f8c6:	4614      	mov	r4, r2
 800f8c8:	461a      	mov	r2, r3
 800f8ca:	4b09      	ldr	r3, [pc, #36]	; (800f8f0 <__assert_func+0x2c>)
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	4605      	mov	r5, r0
 800f8d0:	68d8      	ldr	r0, [r3, #12]
 800f8d2:	b14c      	cbz	r4, 800f8e8 <__assert_func+0x24>
 800f8d4:	4b07      	ldr	r3, [pc, #28]	; (800f8f4 <__assert_func+0x30>)
 800f8d6:	9100      	str	r1, [sp, #0]
 800f8d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f8dc:	4906      	ldr	r1, [pc, #24]	; (800f8f8 <__assert_func+0x34>)
 800f8de:	462b      	mov	r3, r5
 800f8e0:	f000 f81e 	bl	800f920 <fiprintf>
 800f8e4:	f000 f89f 	bl	800fa26 <abort>
 800f8e8:	4b04      	ldr	r3, [pc, #16]	; (800f8fc <__assert_func+0x38>)
 800f8ea:	461c      	mov	r4, r3
 800f8ec:	e7f3      	b.n	800f8d6 <__assert_func+0x12>
 800f8ee:	bf00      	nop
 800f8f0:	20000164 	.word	0x20000164
 800f8f4:	0800fe15 	.word	0x0800fe15
 800f8f8:	0800fe22 	.word	0x0800fe22
 800f8fc:	0800fe50 	.word	0x0800fe50

0800f900 <_close_r>:
 800f900:	b538      	push	{r3, r4, r5, lr}
 800f902:	4d06      	ldr	r5, [pc, #24]	; (800f91c <_close_r+0x1c>)
 800f904:	2300      	movs	r3, #0
 800f906:	4604      	mov	r4, r0
 800f908:	4608      	mov	r0, r1
 800f90a:	602b      	str	r3, [r5, #0]
 800f90c:	f7f2 fb99 	bl	8002042 <_close>
 800f910:	1c43      	adds	r3, r0, #1
 800f912:	d102      	bne.n	800f91a <_close_r+0x1a>
 800f914:	682b      	ldr	r3, [r5, #0]
 800f916:	b103      	cbz	r3, 800f91a <_close_r+0x1a>
 800f918:	6023      	str	r3, [r4, #0]
 800f91a:	bd38      	pop	{r3, r4, r5, pc}
 800f91c:	20000edc 	.word	0x20000edc

0800f920 <fiprintf>:
 800f920:	b40e      	push	{r1, r2, r3}
 800f922:	b503      	push	{r0, r1, lr}
 800f924:	4601      	mov	r1, r0
 800f926:	ab03      	add	r3, sp, #12
 800f928:	4805      	ldr	r0, [pc, #20]	; (800f940 <fiprintf+0x20>)
 800f92a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f92e:	6800      	ldr	r0, [r0, #0]
 800f930:	9301      	str	r3, [sp, #4]
 800f932:	f7ff fe31 	bl	800f598 <_vfiprintf_r>
 800f936:	b002      	add	sp, #8
 800f938:	f85d eb04 	ldr.w	lr, [sp], #4
 800f93c:	b003      	add	sp, #12
 800f93e:	4770      	bx	lr
 800f940:	20000164 	.word	0x20000164

0800f944 <_fstat_r>:
 800f944:	b538      	push	{r3, r4, r5, lr}
 800f946:	4d07      	ldr	r5, [pc, #28]	; (800f964 <_fstat_r+0x20>)
 800f948:	2300      	movs	r3, #0
 800f94a:	4604      	mov	r4, r0
 800f94c:	4608      	mov	r0, r1
 800f94e:	4611      	mov	r1, r2
 800f950:	602b      	str	r3, [r5, #0]
 800f952:	f7f2 fb82 	bl	800205a <_fstat>
 800f956:	1c43      	adds	r3, r0, #1
 800f958:	d102      	bne.n	800f960 <_fstat_r+0x1c>
 800f95a:	682b      	ldr	r3, [r5, #0]
 800f95c:	b103      	cbz	r3, 800f960 <_fstat_r+0x1c>
 800f95e:	6023      	str	r3, [r4, #0]
 800f960:	bd38      	pop	{r3, r4, r5, pc}
 800f962:	bf00      	nop
 800f964:	20000edc 	.word	0x20000edc

0800f968 <_isatty_r>:
 800f968:	b538      	push	{r3, r4, r5, lr}
 800f96a:	4d06      	ldr	r5, [pc, #24]	; (800f984 <_isatty_r+0x1c>)
 800f96c:	2300      	movs	r3, #0
 800f96e:	4604      	mov	r4, r0
 800f970:	4608      	mov	r0, r1
 800f972:	602b      	str	r3, [r5, #0]
 800f974:	f7f2 fb81 	bl	800207a <_isatty>
 800f978:	1c43      	adds	r3, r0, #1
 800f97a:	d102      	bne.n	800f982 <_isatty_r+0x1a>
 800f97c:	682b      	ldr	r3, [r5, #0]
 800f97e:	b103      	cbz	r3, 800f982 <_isatty_r+0x1a>
 800f980:	6023      	str	r3, [r4, #0]
 800f982:	bd38      	pop	{r3, r4, r5, pc}
 800f984:	20000edc 	.word	0x20000edc

0800f988 <_lseek_r>:
 800f988:	b538      	push	{r3, r4, r5, lr}
 800f98a:	4d07      	ldr	r5, [pc, #28]	; (800f9a8 <_lseek_r+0x20>)
 800f98c:	4604      	mov	r4, r0
 800f98e:	4608      	mov	r0, r1
 800f990:	4611      	mov	r1, r2
 800f992:	2200      	movs	r2, #0
 800f994:	602a      	str	r2, [r5, #0]
 800f996:	461a      	mov	r2, r3
 800f998:	f7f2 fb7a 	bl	8002090 <_lseek>
 800f99c:	1c43      	adds	r3, r0, #1
 800f99e:	d102      	bne.n	800f9a6 <_lseek_r+0x1e>
 800f9a0:	682b      	ldr	r3, [r5, #0]
 800f9a2:	b103      	cbz	r3, 800f9a6 <_lseek_r+0x1e>
 800f9a4:	6023      	str	r3, [r4, #0]
 800f9a6:	bd38      	pop	{r3, r4, r5, pc}
 800f9a8:	20000edc 	.word	0x20000edc

0800f9ac <__ascii_mbtowc>:
 800f9ac:	b082      	sub	sp, #8
 800f9ae:	b901      	cbnz	r1, 800f9b2 <__ascii_mbtowc+0x6>
 800f9b0:	a901      	add	r1, sp, #4
 800f9b2:	b142      	cbz	r2, 800f9c6 <__ascii_mbtowc+0x1a>
 800f9b4:	b14b      	cbz	r3, 800f9ca <__ascii_mbtowc+0x1e>
 800f9b6:	7813      	ldrb	r3, [r2, #0]
 800f9b8:	600b      	str	r3, [r1, #0]
 800f9ba:	7812      	ldrb	r2, [r2, #0]
 800f9bc:	1e10      	subs	r0, r2, #0
 800f9be:	bf18      	it	ne
 800f9c0:	2001      	movne	r0, #1
 800f9c2:	b002      	add	sp, #8
 800f9c4:	4770      	bx	lr
 800f9c6:	4610      	mov	r0, r2
 800f9c8:	e7fb      	b.n	800f9c2 <__ascii_mbtowc+0x16>
 800f9ca:	f06f 0001 	mvn.w	r0, #1
 800f9ce:	e7f8      	b.n	800f9c2 <__ascii_mbtowc+0x16>

0800f9d0 <__malloc_lock>:
 800f9d0:	4801      	ldr	r0, [pc, #4]	; (800f9d8 <__malloc_lock+0x8>)
 800f9d2:	f7ff b8c0 	b.w	800eb56 <__retarget_lock_acquire_recursive>
 800f9d6:	bf00      	nop
 800f9d8:	20000ed0 	.word	0x20000ed0

0800f9dc <__malloc_unlock>:
 800f9dc:	4801      	ldr	r0, [pc, #4]	; (800f9e4 <__malloc_unlock+0x8>)
 800f9de:	f7ff b8bb 	b.w	800eb58 <__retarget_lock_release_recursive>
 800f9e2:	bf00      	nop
 800f9e4:	20000ed0 	.word	0x20000ed0

0800f9e8 <_read_r>:
 800f9e8:	b538      	push	{r3, r4, r5, lr}
 800f9ea:	4d07      	ldr	r5, [pc, #28]	; (800fa08 <_read_r+0x20>)
 800f9ec:	4604      	mov	r4, r0
 800f9ee:	4608      	mov	r0, r1
 800f9f0:	4611      	mov	r1, r2
 800f9f2:	2200      	movs	r2, #0
 800f9f4:	602a      	str	r2, [r5, #0]
 800f9f6:	461a      	mov	r2, r3
 800f9f8:	f7f2 faea 	bl	8001fd0 <_read>
 800f9fc:	1c43      	adds	r3, r0, #1
 800f9fe:	d102      	bne.n	800fa06 <_read_r+0x1e>
 800fa00:	682b      	ldr	r3, [r5, #0]
 800fa02:	b103      	cbz	r3, 800fa06 <_read_r+0x1e>
 800fa04:	6023      	str	r3, [r4, #0]
 800fa06:	bd38      	pop	{r3, r4, r5, pc}
 800fa08:	20000edc 	.word	0x20000edc

0800fa0c <__ascii_wctomb>:
 800fa0c:	b149      	cbz	r1, 800fa22 <__ascii_wctomb+0x16>
 800fa0e:	2aff      	cmp	r2, #255	; 0xff
 800fa10:	bf85      	ittet	hi
 800fa12:	238a      	movhi	r3, #138	; 0x8a
 800fa14:	6003      	strhi	r3, [r0, #0]
 800fa16:	700a      	strbls	r2, [r1, #0]
 800fa18:	f04f 30ff 	movhi.w	r0, #4294967295
 800fa1c:	bf98      	it	ls
 800fa1e:	2001      	movls	r0, #1
 800fa20:	4770      	bx	lr
 800fa22:	4608      	mov	r0, r1
 800fa24:	4770      	bx	lr

0800fa26 <abort>:
 800fa26:	b508      	push	{r3, lr}
 800fa28:	2006      	movs	r0, #6
 800fa2a:	f000 f82b 	bl	800fa84 <raise>
 800fa2e:	2001      	movs	r0, #1
 800fa30:	f7f2 fac4 	bl	8001fbc <_exit>

0800fa34 <_raise_r>:
 800fa34:	291f      	cmp	r1, #31
 800fa36:	b538      	push	{r3, r4, r5, lr}
 800fa38:	4604      	mov	r4, r0
 800fa3a:	460d      	mov	r5, r1
 800fa3c:	d904      	bls.n	800fa48 <_raise_r+0x14>
 800fa3e:	2316      	movs	r3, #22
 800fa40:	6003      	str	r3, [r0, #0]
 800fa42:	f04f 30ff 	mov.w	r0, #4294967295
 800fa46:	bd38      	pop	{r3, r4, r5, pc}
 800fa48:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fa4a:	b112      	cbz	r2, 800fa52 <_raise_r+0x1e>
 800fa4c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fa50:	b94b      	cbnz	r3, 800fa66 <_raise_r+0x32>
 800fa52:	4620      	mov	r0, r4
 800fa54:	f000 f830 	bl	800fab8 <_getpid_r>
 800fa58:	462a      	mov	r2, r5
 800fa5a:	4601      	mov	r1, r0
 800fa5c:	4620      	mov	r0, r4
 800fa5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fa62:	f000 b817 	b.w	800fa94 <_kill_r>
 800fa66:	2b01      	cmp	r3, #1
 800fa68:	d00a      	beq.n	800fa80 <_raise_r+0x4c>
 800fa6a:	1c59      	adds	r1, r3, #1
 800fa6c:	d103      	bne.n	800fa76 <_raise_r+0x42>
 800fa6e:	2316      	movs	r3, #22
 800fa70:	6003      	str	r3, [r0, #0]
 800fa72:	2001      	movs	r0, #1
 800fa74:	e7e7      	b.n	800fa46 <_raise_r+0x12>
 800fa76:	2400      	movs	r4, #0
 800fa78:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fa7c:	4628      	mov	r0, r5
 800fa7e:	4798      	blx	r3
 800fa80:	2000      	movs	r0, #0
 800fa82:	e7e0      	b.n	800fa46 <_raise_r+0x12>

0800fa84 <raise>:
 800fa84:	4b02      	ldr	r3, [pc, #8]	; (800fa90 <raise+0xc>)
 800fa86:	4601      	mov	r1, r0
 800fa88:	6818      	ldr	r0, [r3, #0]
 800fa8a:	f7ff bfd3 	b.w	800fa34 <_raise_r>
 800fa8e:	bf00      	nop
 800fa90:	20000164 	.word	0x20000164

0800fa94 <_kill_r>:
 800fa94:	b538      	push	{r3, r4, r5, lr}
 800fa96:	4d07      	ldr	r5, [pc, #28]	; (800fab4 <_kill_r+0x20>)
 800fa98:	2300      	movs	r3, #0
 800fa9a:	4604      	mov	r4, r0
 800fa9c:	4608      	mov	r0, r1
 800fa9e:	4611      	mov	r1, r2
 800faa0:	602b      	str	r3, [r5, #0]
 800faa2:	f7f2 fa7b 	bl	8001f9c <_kill>
 800faa6:	1c43      	adds	r3, r0, #1
 800faa8:	d102      	bne.n	800fab0 <_kill_r+0x1c>
 800faaa:	682b      	ldr	r3, [r5, #0]
 800faac:	b103      	cbz	r3, 800fab0 <_kill_r+0x1c>
 800faae:	6023      	str	r3, [r4, #0]
 800fab0:	bd38      	pop	{r3, r4, r5, pc}
 800fab2:	bf00      	nop
 800fab4:	20000edc 	.word	0x20000edc

0800fab8 <_getpid_r>:
 800fab8:	f7f2 ba68 	b.w	8001f8c <_getpid>

0800fabc <_init>:
 800fabc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fabe:	bf00      	nop
 800fac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fac2:	bc08      	pop	{r3}
 800fac4:	469e      	mov	lr, r3
 800fac6:	4770      	bx	lr

0800fac8 <_fini>:
 800fac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800faca:	bf00      	nop
 800facc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800face:	bc08      	pop	{r3}
 800fad0:	469e      	mov	lr, r3
 800fad2:	4770      	bx	lr
