     VMA      LMA     Size Align Out     In      Symbol
       0        0        0     1 RAM_START = 0x22000000
       0        0        0     1 RAM_LENGTH = 0x001d4000
       0        0        0     1 FLASH_START = 0x02000000
       0        0        0     1 FLASH_LENGTH = 0x00100000
       0        0        0     1 DATA_FLASH_START = 0x27000000
       0        0        0     1 DATA_FLASH_LENGTH = 0x00000000
       0        0        0     1 SDRAM_START = 0x68000000
       0        0        0     1 SDRAM_LENGTH = 0x08000000
       0        0        0     1 OSPI0_CS0_START = 0x80000000
       0        0        0     1 OSPI0_CS0_LENGTH = 0x10000000
       0        0        0     1 OSPI0_CS1_START = 0x90000000
       0        0        0     1 OSPI0_CS1_LENGTH = 0x10000000
       0        0        0     1 OSPI1_CS0_START = 0x70000000
       0        0        0     1 OSPI1_CS0_LENGTH = 0x08000000
       0        0        0     1 OSPI1_CS1_START = 0x78000000
       0        0        0     1 OSPI1_CS1_LENGTH = 0x08000000
       0        0        0     1 OPTION_SETTING_OFS0_START = 0x02c9f040
       0        0        0     1 OPTION_SETTING_OFS0_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS2_START = 0x02c9f044
       0        0        0     1 OPTION_SETTING_OFS2_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_SAS_START = 0x02c9f074
       0        0        0     1 OPTION_SETTING_SAS_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS1_START = 0x12c9f4c0
       0        0        0     1 OPTION_SETTING_OFS1_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS1_SEC_START = 0x02c9f0c0
       0        0        0     1 OPTION_SETTING_OFS1_SEC_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS1_SEL_START = 0x02c9f120
       0        0        0     1 OPTION_SETTING_OFS1_SEL_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS3_START = 0x12c9f4c4
       0        0        0     1 OPTION_SETTING_OFS3_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS3_SEC_START = 0x02c9f0c4
       0        0        0     1 OPTION_SETTING_OFS3_SEC_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS3_SEL_START = 0x02c9f124
       0        0        0     1 OPTION_SETTING_OFS3_SEL_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_BPS_START = 0x12c9f600
       0        0        0     1 OPTION_SETTING_BPS_LENGTH = 0x00000080
       0        0        0     1 OPTION_SETTING_BPS_SEC_START = 0x02c9f200
       0        0        0     1 OPTION_SETTING_BPS_SEC_LENGTH = 0x00000080
       0        0        0     1 OPTION_SETTING_OTP_PBPS_SEC_START = 0x02e07700
       0        0        0     1 OPTION_SETTING_OTP_PBPS_SEC_LENGTH = 0x00000080
       0        0        0     1 OPTION_SETTING_OTP_PBPS_START = 0x12e07780
       0        0        0     1 OPTION_SETTING_OTP_PBPS_LENGTH = 0x00000080
       0        0        0     1 ITCM_START = 0x00000000
       0        0        0     1 ITCM_LENGTH = 0x00020000
       0        0        0     1 DTCM_START = 0x20000000
       0        0        0     1 DTCM_LENGTH = 0x00020000
90000000 90000000        0     1 .ospi0_cs1.startof
90000000 90000000        0     1         __ddsc_OSPI0_CS1_START = .
68000000 68000000        0     1 .sdram.startof
68000000 68000000        0     1         __ddsc_SDRAM_START = .
68000000 68000000        0     1 __sdram_from_ospi0_cs1$$
68000000 68000000        0     1         __sdram_from_ospi0_cs1$$Base = .
68000000 68000000        0     1         __sdram_from_ospi0_cs1$$Load = LOADADDR ( __sdram_from_ospi0_cs1$$ )
68000000 68000000        0     1         __sdram_from_ospi0_cs1$$Limit = .
80000000 80000000        0     1 .ospi0_cs0.startof
80000000 80000000        0     1         __ddsc_OSPI0_CS0_START = .
80000000 80000000        0     1 __ospi0_cs0_from_ospi0_cs1$$
80000000 80000000        0     1         __ospi0_cs0_from_ospi0_cs1$$Base = .
80000000 80000000        0     1         __ospi0_cs0_from_ospi0_cs1$$Load = LOADADDR ( __ospi0_cs0_from_ospi0_cs1$$ )
80000000 80000000        0     1         __ospi0_cs0_from_ospi0_cs1$$Limit = .
70000000 70000000        0     1 .ospi1_cs0.startof
70000000 70000000        0     1         __ddsc_OSPI1_CS0_START = .
70000000 70000000        0     1 __ospi1_cs0_from_ospi0_cs1$$
70000000 70000000        0     1         __ospi1_cs0_from_ospi0_cs1$$Base = .
70000000 70000000        0     1         __ospi1_cs0_from_ospi0_cs1$$Load = LOADADDR ( __ospi1_cs0_from_ospi0_cs1$$ )
70000000 70000000        0     1         __ospi1_cs0_from_ospi0_cs1$$Limit = .
       0        0        0     1 .itcm.startof
       0        0        0     1         __ddsc_ITCM_START = .
       0        0        0     1 __itcm_from_ospi0_cs1$$
       0        0        0     1         __itcm_from_ospi0_cs1$$Base = .
       0        0        0     1         __itcm_from_ospi0_cs1$$Load = LOADADDR ( __itcm_from_ospi0_cs1$$ )
       0        0        0     1         __itcm_from_ospi0_cs1$$Limit = .
20000000 20000000        0     1 .dtcm.startof
20000000 20000000        0     1         __ddsc_DTCM_START = .
20000000 20000000        0     1 __dtcm_from_ospi0_cs1$$
20000000 20000000        0     1         __dtcm_from_ospi0_cs1$$Base = .
20000000 20000000        0     1         __dtcm_from_ospi0_cs1$$Load = LOADADDR ( __dtcm_from_ospi0_cs1$$ )
20000000 20000000        0     1         __dtcm_from_ospi0_cs1$$Limit = .
22000000 22000000        0     1 .ram.startof
22000000 22000000        0     1         __ddsc_RAM_START = .
22000000 22000000        0     1 __ram_dtc_vector$$
22000000 22000000        0     1         __ram_dtc_vector$$Base = .
22000000 22000000        0     1         __ram_dtc_vector$$Limit = .
22000000 22000000        0     1 __ram_from_ospi0_cs1$$
22000000 22000000        0     1         __ram_from_ospi0_cs1$$Base = .
22000000 22000000        0     1         __ram_from_ospi0_cs1$$Load = LOADADDR ( __ram_from_ospi0_cs1$$ )
22000000 22000000        0     1         __ram_from_ospi0_cs1$$Limit = .
90000000 90000000        0     1 __ospi0_cs1_readonly$$
90000000 90000000        0     1         __ospi0_cs1_readonly$$Base = .
90000000 90000000        0     1         __ospi0_cs1_readonly$$Limit = .
90000000 90000000        0     1 __ospi0_cs1_noinit$$
90000000 90000000        0     1         __ospi0_cs1_noinit$$Base = .
90000000 90000000        0     1         __ospi0_cs1_noinit$$Limit = .
90000000 90000000        0     1 .ospi0_cs1.endof
90000000 90000000        0     1         __ddsc_OSPI0_CS1_END = .
78000000 78000000        0     1 .ospi1_cs1.startof
78000000 78000000        0     1         __ddsc_OSPI1_CS1_START = .
68000000 68000000        0     1 __sdram_from_ospi1_cs1$$
68000000 68000000        0     1         __sdram_from_ospi1_cs1$$Base = .
68000000 68000000        0     1         __sdram_from_ospi1_cs1$$Load = LOADADDR ( __sdram_from_ospi1_cs1$$ )
68000000 68000000        0     1         __sdram_from_ospi1_cs1$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_from_ospi1_cs1$$
80000000 80000000        0     1         __ospi0_cs0_from_ospi1_cs1$$Base = .
80000000 80000000        0     1         __ospi0_cs0_from_ospi1_cs1$$Load = LOADADDR ( __ospi0_cs0_from_ospi1_cs1$$ )
80000000 80000000        0     1         __ospi0_cs0_from_ospi1_cs1$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_from_ospi1_cs1$$
70000000 70000000        0     1         __ospi1_cs0_from_ospi1_cs1$$Base = .
70000000 70000000        0     1         __ospi1_cs0_from_ospi1_cs1$$Load = LOADADDR ( __ospi1_cs0_from_ospi1_cs1$$ )
70000000 70000000        0     1         __ospi1_cs0_from_ospi1_cs1$$Limit = .
       0        0        0     1 __itcm_from_ospi1_cs1$$
       0        0        0     1         __itcm_from_ospi1_cs1$$Base = .
       0        0        0     1         __itcm_from_ospi1_cs1$$Load = LOADADDR ( __itcm_from_ospi1_cs1$$ )
       0        0        0     1         __itcm_from_ospi1_cs1$$Limit = .
20000000 20000000        0     1 __dtcm_from_ospi1_cs1$$
20000000 20000000        0     1         __dtcm_from_ospi1_cs1$$Base = .
20000000 20000000        0     1         __dtcm_from_ospi1_cs1$$Load = LOADADDR ( __dtcm_from_ospi1_cs1$$ )
20000000 20000000        0     1         __dtcm_from_ospi1_cs1$$Limit = .
22000000 22000000        0     1 __ram_from_ospi1_cs1$$
22000000 22000000        0     1         __ram_from_ospi1_cs1$$Base = .
22000000 22000000        0     1         __ram_from_ospi1_cs1$$Load = LOADADDR ( __ram_from_ospi1_cs1$$ )
22000000 22000000        0     1         __ram_from_ospi1_cs1$$Limit = .
78000000 78000000        0     1 __ospi1_cs1_readonly$$
78000000 78000000        0     1         __ospi1_cs1_readonly$$Base = .
78000000 78000000        0     1         __ospi1_cs1_readonly$$Limit = .
78000000 78000000        0     1 __ospi1_cs1_noinit$$
78000000 78000000        0     1         __ospi1_cs1_noinit$$Base = .
78000000 78000000        0     1         __ospi1_cs1_noinit$$Limit = .
78000000 78000000        0     1 .ospi1_cs1.endof
78000000 78000000        0     1         __ddsc_OSPI1_CS1_END = .
27000000 27000000        0     1 .data_flash.startof
27000000 27000000        0     1         __ddsc_DATA_FLASH_START = .
68000000 68000000        0     1 __sdram_from_data_flash$$
68000000 68000000        0     1         __sdram_from_data_flash$$Base = .
68000000 68000000        0     1         __sdram_from_data_flash$$Load = LOADADDR ( __sdram_from_data_flash$$ )
68000000 68000000        0     1         __sdram_from_data_flash$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_from_data_flash$$
80000000 80000000        0     1         __ospi0_cs0_from_data_flash$$Base = .
80000000 80000000        0     1         __ospi0_cs0_from_data_flash$$Load = LOADADDR ( __ospi0_cs0_from_data_flash$$ )
80000000 80000000        0     1         __ospi0_cs0_from_data_flash$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_from_data_flash$$
70000000 70000000        0     1         __ospi1_cs0_from_data_flash$$Base = .
70000000 70000000        0     1         __ospi1_cs0_from_data_flash$$Load = LOADADDR ( __ospi1_cs0_from_data_flash$$ )
70000000 70000000        0     1         __ospi1_cs0_from_data_flash$$Limit = .
       0        0        0     1 __itcm_from_data_flash$$
       0        0        0     1         __itcm_from_data_flash$$Base = .
       0        0        0     1         __itcm_from_data_flash$$Load = LOADADDR ( __itcm_from_data_flash$$ )
       0        0        0     1         __itcm_from_data_flash$$Limit = .
20000000 20000000        0     1 __dtcm_from_data_flash$$
20000000 20000000        0     1         __dtcm_from_data_flash$$Base = .
20000000 20000000        0     1         __dtcm_from_data_flash$$Load = LOADADDR ( __dtcm_from_data_flash$$ )
20000000 20000000        0     1         __dtcm_from_data_flash$$Limit = .
22000000 22000000        0     1 __ram_from_data_flash$$
22000000 22000000        0     1         __ram_from_data_flash$$Base = .
22000000 22000000        0     1         __ram_from_data_flash$$Load = LOADADDR ( __ram_from_data_flash$$ )
22000000 22000000        0     1         __ram_from_data_flash$$Limit = .
27000000 27000000        0     1 __data_flash_readonly$$
27000000 27000000        0     1         __data_flash_readonly$$Base = .
27000000 27000000        0     1         __data_flash_readonly$$Limit = .
27000000 27000000        0     1 __data_flash_noinit$$
27000000 27000000        0     1         __data_flash_noinit$$Base = .
27000000 27000000        0     1         __data_flash_noinit$$Limit = .
27000000 27000000        0     1 .data_flash.endof
27000000 27000000        0     1         __ddsc_DATA_FLASH_END = .
 2000000  2000000        0     1 .flash.startof
 2000000  2000000        0     1         __ddsc_FLASH_START = .
 2000000  2000000       50     4 __flash_vectors$$
 2000000  2000000        0     1         __flash_vectors$$Base = .
 2000000  2000000        0     1         _VECTORS = .
 2000000  2000000       40     4         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.fixed_vectors)
 2000000  2000000       40     1                 __Vectors
 2000040  2000040       10     4         ./ra_gen/vector_data.o:(.application_vectors)
 2000040  2000040       10     1                 g_vector_table
 2000050  2000050        0     1         __flash_vectors$$Limit = .
 2000050  2000050       18     4 .eh_frame
 2000050  2000050       14     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.eh_frame+0x0)
 2000068  2000068        0     1 __flash_noinit$$
 2000068  2000068        0     1         __flash_noinit$$Base = .
 2000068  2000068        0     1         __flash_noinit$$Limit = .
68000000 68000000        0     1 __sdram_from_flash$$
68000000 68000000        0     1         __sdram_from_flash$$Base = .
68000000 68000000        0     1         __sdram_from_flash$$Load = LOADADDR ( __sdram_from_flash$$ )
68000000 68000000        0     1         __sdram_from_flash$$Limit = .
68000000 68000000        0     1 __sdram_noinit_nocache$$
68000000 68000000        0     1         __sdram_noinit_nocache$$Base = .
68000000 68000000        0     1         __sdram_noinit_nocache$$Limit = .
68000000 68000000        0     1 __sdram_zero_nocache$$
68000000 68000000        0     1         __sdram_zero_nocache$$Base = .
68000000 68000000        0     1         . = ALIGN ( 32 )
68000000 68000000        0     1         __sdram_zero_nocache$$Limit = .
68000000 68000000        0     1 __sdram_noinit$$
68000000 68000000        0     1         __sdram_noinit$$Base = .
68000000 68000000        0     1         __sdram_noinit$$Limit = .
68000000 68000000        0     1 __sdram_zero$$
68000000 68000000        0     1         __sdram_zero$$Base = .
68000000 68000000        0     1         __sdram_zero$$Limit = .
68000000 68000000        0     1 .sdram.endof
68000000 68000000        0     1         __ddsc_SDRAM_END = .
80000000 80000000        0     1 __ospi0_cs0_from_flash$$
80000000 80000000        0     1         __ospi0_cs0_from_flash$$Base = .
80000000 80000000        0     1         __ospi0_cs0_from_flash$$Load = LOADADDR ( __ospi0_cs0_from_flash$$ )
80000000 80000000        0     1         __ospi0_cs0_from_flash$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_noinit_nocache$$
80000000 80000000        0     1         __ospi0_cs0_noinit_nocache$$Base = .
80000000 80000000        0     1         __ospi0_cs0_noinit_nocache$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_zero_nocache$$
80000000 80000000        0     1         __ospi0_cs0_zero_nocache$$Base = .
80000000 80000000        0     1         . = ALIGN ( 32 )
80000000 80000000        0     1         __ospi0_cs0_zero_nocache$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_noinit$$
80000000 80000000        0     1         __ospi0_cs0_noinit$$Base = .
80000000 80000000        0     1         __ospi0_cs0_noinit$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_zero$$
80000000 80000000        0     1         __ospi0_cs0_zero$$Base = .
80000000 80000000        0     1         __ospi0_cs0_zero$$Limit = .
80000000 80000000        0     1 .ospi0_cs0.endof
80000000 80000000        0     1         __ddsc_OSPI0_CS0_END = .
70000000 70000000        0     1 __ospi1_cs0_from_flash$$
70000000 70000000        0     1         __ospi1_cs0_from_flash$$Base = .
70000000 70000000        0     1         __ospi1_cs0_from_flash$$Load = LOADADDR ( __ospi1_cs0_from_flash$$ )
70000000 70000000        0     1         __ospi1_cs0_from_flash$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_noinit_nocache$$
70000000 70000000        0     1         __ospi1_cs0_noinit_nocache$$Base = .
70000000 70000000        0     1         __ospi1_cs0_noinit_nocache$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_zero_nocache$$
70000000 70000000        0     1         __ospi1_cs0_zero_nocache$$Base = .
70000000 70000000        0     1         . = ALIGN ( 32 )
70000000 70000000        0     1         __ospi1_cs0_zero_nocache$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_noinit$$
70000000 70000000        0     1         __ospi1_cs0_noinit$$Base = .
70000000 70000000        0     1         __ospi1_cs0_noinit$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_zero$$
70000000 70000000        0     1         __ospi1_cs0_zero$$Base = .
70000000 70000000        0     1         __ospi1_cs0_zero$$Limit = .
70000000 70000000        0     1 .ospi1_cs0.endof
70000000 70000000        0     1         __ddsc_OSPI1_CS0_END = .
       0        0        0     1 __itcm_from_flash$$
       0        0        0     1         __itcm_from_flash$$Base = .
       0        0        0     1         __itcm_from_flash$$Load = LOADADDR ( __itcm_from_flash$$ )
       0        0        0     1         __itcm_from_flash$$Limit = .
       0        0        0     1 __itcm_noinit$$
       0        0        0     1         __itcm_noinit$$Base = .
       0        0        0     1         __itcm_noinit$$Limit = .
       0        0        0     1 __itcm_zero$$
       0        0        0     1         __itcm_zero$$Base = .
       0        0        0     1         __itcm_zero$$Limit = .
       0        0        0     1 .itcm.endof
       0        0        0     1         __ddsc_ITCM_END = .
20000000 20000000        0     1 __dtcm_from_flash$$
20000000 20000000        0     1         __dtcm_from_flash$$Base = .
20000000 20000000        0     1         __dtcm_from_flash$$Load = LOADADDR ( __dtcm_from_flash$$ )
20000000 20000000        0     1         __dtcm_from_flash$$Limit = .
20000000 20000000        0     1 __dtcm_noinit$$
20000000 20000000        0     1         __dtcm_noinit$$Base = .
20000000 20000000        0     1         __dtcm_noinit$$Limit = .
20000000 20000000        0     1 __dtcm_zero$$
20000000 20000000        0     1         __dtcm_zero$$Base = .
20000000 20000000        0     1         __dtcm_zero$$Limit = .
20000000 20000000        0     1 .dtcm.endof
20000000 20000000        0     1         __ddsc_DTCM_END = .
22000000 22000000        0     1 __ram_from_flash$$
22000000 22000000        0     1         __ram_from_flash$$Base = .
22000000 22000000        0     1         __ram_from_flash$$Load = LOADADDR ( __ram_from_flash$$ )
22000000 22000000        0     1         __ram_from_flash$$Limit = .
22000000 22000000        0     1 __ram_noinit_nocache$$
22000000 22000000        0     1         __ram_noinit_nocache$$Base = .
22000000 22000000        0     1         __ram_noinit_nocache$$Limit = .
22000000 22000000        0     1 __ram_zero_nocache$$
22000000 22000000        0     1         __ram_zero_nocache$$Base = .
22000000 22000000        0     1         . = ALIGN ( 32 )
22000000 22000000        0     1         __ram_zero_nocache$$Limit = .
22000000 22000000      42c     8 __ram_noinit$$
22000000 22000000        0     1         __ram_noinit$$Base = .
22000000 22000000      400     8         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.bss.g_main_stack)
22000000 22000000      400     1                 g_main_stack
22000400 22000400       2c     4         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.ram_noinit)
22000400 22000400       2c     1                 g_clock_freq
2200042c 2200042c        0     1         __ram_noinit$$Limit = .
22000430 22000430    a0d84    16 __ram_zero$$
22000430 22000430        0     1         __ram_zero$$Base = .
22000430 22000430       a8     4         ./src/SEGGER_RTT/SEGGER_RTT.o:(.bss._SEGGER_RTT)
22000430 22000430       a8     1                 _SEGGER_RTT
220004d8 220004d8      800     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.bss._acUpBuffer)
220004d8 220004d8      800     1                 _acUpBuffer
22000cd8 22000cd8       10     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.bss._acDownBuffer)
22000cd8 22000cd8       10     1                 _acDownBuffer
22000ce8 22000ce8        4     4         ./src/pdm.o:(.bss.g_total_collected_samples)
22000ce8 22000ce8        4     1                 g_total_collected_samples
22000cec 22000cec    9c400     4         ./src/pdm.o:(.bss.g_all_audio_data)
22000cec 22000cec    9c400     1                 g_all_audio_data
2209d0ec 2209d0ec        4     4         ./src/pdm.o:(.bss.g_total_samples_saved)
2209d0ec 2209d0ec        4     1                 g_total_samples_saved
2209d0f0 2209d0f0        4     4         ./src/pdm.o:(.bss.g_sound_detection_count)
2209d0f0 2209d0f0        4     1                 g_sound_detection_count
2209d0f4 2209d0f4        4     4         ./src/pdm.o:(.bss.g_data_callback_count)
2209d0f4 2209d0f4        4     1                 g_data_callback_count
2209d0f8 2209d0f8     4000     4         ./src/pdm.o:(.bss.g_pdm0_buffer)
2209d0f8 2209d0f8     4000     1                 g_pdm0_buffer
220a10f8 220a10f8        4     4         ./src/pdm.o:(.bss.g_error_count)
220a10f8 220a10f8        4     1                 g_error_count
220a10fc 220a10fc        8     4         ./ra_gen/common_data.o:(.bss.g_ioport_ctrl)
220a10fc 220a10fc        8     1                 g_ioport_ctrl
220a1104 220a1104       2c     4         ./ra_gen/hal_data.o:(.bss.g_pdm0_ctrl)
220a1104 220a1104       2c     1                 g_pdm0_ctrl
220a1130 220a1130       54     4         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.bss.g_bsp_group_irq_sources)
220a1130 220a1130       54     1                 g_bsp_group_irq_sources
220a1184 220a1184        4     4         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.bss.g_protect_pfswe_counter)
220a1184 220a1184        4     1                 g_protect_pfswe_counter
220a1188 220a1188       10     4         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.bss.gp_renesas_isr_context)
220a1188 220a1188       10     1                 gp_renesas_isr_context
220a1198 220a1198        8     2         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.bss.g_protect_counters)
220a1198 220a1198        8     1                 g_protect_counters
220a11a0 220a11a0        4     4         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.bss.SystemCoreClock)
220a11a0 220a11a0        4     1                 SystemCoreClock
220a11b0 220a11b0        4    16         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.bss)
220a11b0 220a11b0        4     1                 __tls
220a11b4 220a11b4        0     1         __ram_zero$$Limit = .
220a11b4 220a11b4        0     1 __ram_tdata$$
220a11b4 220a11b4        0     1         __ram_tdata$$Base = .
220a11b4 220a11b4        0     1         __ram_tdata$$Load = LOADADDR ( __ram_tdata$$ )
220a11b4 220a11b4        0     1         __ram_tdata$$Limit = .
220a11b4 220a11b4        0     1 __ram_tbss$$
220a11b4 220a11b4        0     1         __ram_tbss$$Base = .
220a11b4 220a11b4        0     1         __ram_tbss$$Limit = .
220a11b8 220a11b8        0     1 __ram_thread_stack$$
220a11b8 220a11b8        0     1         __ram_thread_stack$$Base = .
220a11b8 220a11b8        0     1         __ram_thread_stack$$Limit = .
220a2000 220a2000        0     1 .ram.endof
220a2000 220a2000        0     1         __ddsc_RAM_END = .
220a2000 220a2000        0     1 .ram.flat_nsc
220a2000 220a2000        0     1         __sau_ddsc_RAM_NSC = .
 2000070  2000070     3732    16 __flash_readonly$$
 2000070  2000070        0     1         __flash_readonly$$Base = .
 2000070  2000070      186     2         ./src/SEGGER_RTT/SEGGER_RTT.o:(.text.SEGGER_RTT_WriteNoLock)
 2000070  2000070        0     1                 $t.6
 2000071  2000071      186     1                 SEGGER_RTT_WriteNoLock
 20001f6  20001f6       a6     2         ./src/SEGGER_RTT/SEGGER_RTT.o:(.text.SEGGER_RTT_Write)
 20001f6  20001f6        0     1                 $t.8
 20001f7  20001f7       a6     1                 SEGGER_RTT_Write
 200029c  200029c       78     2         ./src/SEGGER_RTT/SEGGER_RTT.o:(.text.SEGGER_RTT_Init)
 200029c  200029c        0     1                 $t.26
 200029d  200029d       78     1                 SEGGER_RTT_Init
 2000314  2000314      488     4         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.text.SEGGER_RTT_vprintf)
 2000314  2000314        0     1                 $t.0
 2000315  2000315      488     1                 SEGGER_RTT_vprintf
 20003ae  20003ae        0     1                 $d.1
 20003bc  20003bc        0     1                 $t.2
 2000472  2000472        0     1                 $d.3
 2000494  2000494        0     1                 $t.4
 200079c  200079c      180     2         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.text._PrintUnsigned)
 200079c  200079c        0     1                 $t.5
 200079d  200079d      180     1                 _PrintUnsigned
 200091c  200091c       22     2         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.text.SEGGER_RTT_printf)
 200091c  200091c        0     1                 $t.6
 200091d  200091d       22     1                 SEGGER_RTT_printf
 200093e  200093e        4     2         ./src/hal_entry.o:(.text.hal_entry)
 200093e  200093e        0     1                 $t.0
 200093f  200093f        4     1                 hal_entry
 2000942  2000942       1a     2         ./src/hal_entry.o:(.text.R_BSP_WarmStart)
 2000942  2000942        0     1                 $t.1
 2000943  2000943       1a     1                 R_BSP_WarmStart
 200095c  200095c      212     2         ./src/pdm.o:(.text.dump_all_collected_data)
 200095c  200095c        0     1                 $t.1
 200095d  200095d      212     1                 dump_all_collected_data
 2000b70  2000b70      238     8         ./src/pdm.o:(.text.analyze_audio_data)
 2000b70  2000b70        0     1                 $t.2
 2000b71  2000b71      238     1                 analyze_audio_data
 2000d98  2000d98        0     1                 $d.3
 2000da8  2000da8       ba     2         ./src/pdm.o:(.text.save_audio_data_as_text)
 2000da8  2000da8        0     1                 $t.4
 2000da9  2000da9       ba     1                 save_audio_data_as_text
 2000e64  2000e64      200     4         ./src/pdm.o:(.text.pdm0_callback)
 2000e64  2000e64        0     1                 $t.5
 2000e65  2000e65      200     1                 pdm0_callback
 200105c  200105c        0     1                 $d.6
 2001068  2001068      208     8         ./src/pdm.o:(.text.r_pdm_basic_messaging_core0_example)
 2001068  2001068        0     1                 $t.7
 2001069  2001069      208     1                 r_pdm_basic_messaging_core0_example
 2001268  2001268        0     1                 $d.8
 2001270  2001270        c     2         ./ra_gen/main.o:(.text.main)
 2001270  2001270        0     1                 $t.0
 2001271  2001271        c     1                 main
 200127c  200127c      15c     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_Open)
 200127c  200127c        0     1                 $t.0
 200127d  200127d      15c     1                 R_PDM_Open
 20013d8  20013d8       f0     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_Start)
 20013d8  20013d8        0     1                 $t.1
 20013d9  20013d9       f0     1                 R_PDM_Start
 20014c8  20014c8       8e     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_Stop)
 20014c8  20014c8        0     1                 $t.2
 20014c9  20014c9       8e     1                 R_PDM_Stop
 2001556  2001556      15a     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_SoundDetectionEnable)
 2001556  2001556        0     1                 $t.3
 2001557  2001557      15a     1                 R_PDM_SoundDetectionEnable
 20016b0  20016b0      134     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_Close)
 20016b0  20016b0        0     1                 $t.7
 20016b1  20016b1      134     1                 R_PDM_Close
 20017e4  20017e4       96     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.r_pdm_dependent_drivers_configure)
 20017e4  20017e4        0     1                 $t.9
 20017e5  20017e5       96     1                 r_pdm_dependent_drivers_configure
 200187a  200187a       6e     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_BSP_IrqCfgEnable)
 200187a  200187a        0     1                 $t.10
 200187b  200187b       6e     1                 R_BSP_IrqCfgEnable
 20018e8  20018e8       88     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.pdm_sdet_isr)
 20018e8  20018e8        0     1                 $t.11
 20018e9  20018e9       88     1                 pdm_sdet_isr
 2001970  2001970       c4     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.pdm_dat_isr)
 2001970  2001970        0     1                 $t.12
 2001971  2001971       c4     1                 pdm_dat_isr
 2001a34  2001a34       7c     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.pdm_err_isr)
 2001a34  2001a34        0     1                 $t.13
 2001a35  2001a35       7c     1                 pdm_err_isr
 2001ab0  2001ab0       18     2         ./ra/fsp/src/r_ioport/r_ioport.o:(.text.R_IOPORT_Open)
 2001ab0  2001ab0        0     1                 $t.0
 2001ab1  2001ab1       18     1                 R_IOPORT_Open
 2001ac8  2001ac8       ce     2         ./ra/fsp/src/r_ioport/r_ioport.o:(.text.r_ioport_pins_config)
 2001ac8  2001ac8        0     1                 $t.13
 2001ac9  2001ac9       ce     1                 r_ioport_pins_config
 2001b96  2001b96       de     2         ./ra/fsp/src/r_ioport/r_ioport.o:(.text.bsp_vbatt_init)
 2001b96  2001b96        0     1                 $t.14
 2001b97  2001b97       de     1                 bsp_vbatt_init
 2001c74  2001c74       4a     2         ./ra/fsp/src/r_dmac/r_dmac.o:(.text.dmac_int_isr)
 2001c74  2001c74        0     1                 $t.12
 2001c75  2001c75       4a     1                 dmac_int_isr
 2001cc0  2001cc0       aa     4         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.text.SystemCoreClockUpdate)
 2001cc0  2001cc0        0     1                 $t.2
 2001cc1  2001cc1       aa     1                 SystemCoreClockUpdate
 2001cdc  2001cdc        0     1                 $d.3
 2001ce0  2001ce0        0     1                 $t.4
 2001d70  2001d70      610    16         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.text.bsp_clock_init)
 2001d70  2001d70        0     1                 $t.15
 2001d71  2001d71      610     1                 bsp_clock_init
 2001dec  2001dec        0     1                 $d.16
 2001df0  2001df0        0     1                 $t.17
 2001f6c  2001f6c        0     1                 $d.18
 2001f70  2001f70        0     1                 $t.19
 2001ff8  2001ff8        0     1                 $d.20
 2001ffc  2001ffc        0     1                 $t.21
 2002360  2002360        0     1                 $d.22
 2002380  2002380        2     2         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.text.R_BSP_SubClockStabilizeWaitAfterReset)
 2002380  2002380        0     1                 $t.25
 2002381  2002381        2     1                 R_BSP_SubClockStabilizeWaitAfterReset
 2002382  2002382       80     2         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.text.R_BSP_Init_RTC)
 2002382  2002382        0     1                 $t.27
 2002383  2002383       80     1                 R_BSP_Init_RTC
 2002402  2002402       7c     2         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.text.R_BSP_SoftwareDelay)
 2002402  2002402        0     1                 $t.0
 2002403  2002403       7c     1                 R_BSP_SoftwareDelay
 2002480  2002480        8     8         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.text.bsp_prv_software_delay_loop)
 2002480  2002480        0     1                 sw_delay_loop
 2002480  2002480        0     1                 $t.1
 2002481  2002481        8     1                 bsp_prv_software_delay_loop
 2002488  2002488       56     2         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.text.NMI_Handler)
 2002488  2002488        0     1                 $t.1
 2002489  2002489       56     1                 NMI_Handler
 20024de  20024de       2a     2         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.text.bsp_irq_cfg)
 20024de  20024de        0     1                 $t.0
 20024df  20024df       2a     1                 bsp_irq_cfg
 2002508  2002508       54     2         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.text.R_BSP_RegisterProtectEnable)
 2002508  2002508        0     1                 $t.0
 2002509  2002509       54     1                 R_BSP_RegisterProtectEnable
 200255c  200255c       4e     2         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.text.R_BSP_RegisterProtectDisable)
 200255c  200255c        0     1                 $t.1
 200255d  200255d       4e     1                 R_BSP_RegisterProtectDisable
 20025aa  20025aa        e     2         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.text.Reset_Handler)
 20025aa  20025aa        0     1                 $t.0
 20025ab  20025ab        e     1                 Reset_Handler
 20025b8  20025b8        4     2         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.text.Default_Handler)
 20025b8  20025b8        0     1                 $t.1
 20025b9  20025b9        4     1                 Default_Handler
 20025b9  20025b9        4     1                 HardFault_Handler
 20025b9  20025b9        4     1                 MemManage_Handler
 20025b9  20025b9        4     1                 BusFault_Handler
 20025b9  20025b9        4     1                 UsageFault_Handler
 20025b9  20025b9        4     1                 SecureFault_Handler
 20025b9  20025b9        4     1                 SVC_Handler
 20025b9  20025b9        4     1                 DebugMon_Handler
 20025b9  20025b9        4     1                 PendSV_Handler
 20025b9  20025b9        4     1                 SysTick_Handler
 20025c0  20025c0      2c6     8         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.text.SystemInit)
 20025c0  20025c0        0     1                 $t.0
 20025c1  20025c1      2c6     1                 SystemInit
 20026a0  20026a0        0     1                 memset_64_loop_start_0
 20026a8  20026a8        0     1                 memset_64_loop_end_0
 20026b0  20026b0        0     1                 memset_64_loop_start_1
 20026b8  20026b8        0     1                 memset_64_loop_end_1
 2002886  2002886        2     2         ./ra/board/ra8p1_ek/board_init.o:(.text.bsp_init)
 2002886  2002886        0     1                 $t.0
 2002887  2002887        2     1                 bsp_init
 2002888  2002888       2c     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.text._init_tls)
 2002888  2002888        0     1                 $t.0
 2002889  2002889       2c     1                 _init_tls
 20028a4  20028a4        0     1                 $d.1
 20028b4  20028b4       14     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.text._set_tls)
 20028b4  20028b4        0     1                 $t.0
 20028b5  20028b5       14     1                 _set_tls
 20028c0  20028c0        0     1                 $d.1
 20028c8  20028c8        8     2         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.text.bzero)
 20028c8  20028c8        0     1                 $t.0
 20028c9  20028c9        8     1                 bzero
 20028c9  20028c9        8     1                 __aeabi_memclr4
 20028c9  20028c9        8     1                 __aeabi_memclr8
 20028c9  20028c9        8     1                 __aeabi_memclr
 20028d0  20028d0       14     2         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.text.memcpy)
 20028d0  20028d0        0     1                 $t.0
 20028d1  20028d1       14     1                 memcpy
 20028d1  20028d1       14     1                 __aeabi_memcpy4
 20028d1  20028d1       14     1                 __aeabi_memcpy8
 20028d1  20028d1       14     1                 __aeabi_memcpy
 20028e4  20028e4        e     2         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.text.memset)
 20028e4  20028e4        0     1                 $t.0
 20028e5  20028e5        e     1                 memset
 20028f8  20028f8       30     8         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libclang_rt.builtins.a(floatundidf.c.obj):(.text.__aeabi_ul2d)
 20028f8  20028f8        0     1                 $t.2
 20028f9  20028f9       30     1                 __aeabi_ul2d
 2002920  2002920        0     1                 $d.3
 2002928  2002928       11     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.rodata._DoInit._aInitStr)
 2002928  2002928       11     1                 _DoInit._aInitStr
 2002939  2002939      619     1         <internal>:(.rodata.str1.1)
 2002f52  2002f52       10     1         <internal>:(.rodata.cst16)
 2002f64  2002f64       74     4         ./ra_gen/hal_data.o:(.rodata.g_pdm0_cfg_extend)
 2002f64  2002f64       74     1                 g_pdm0_cfg_extend
 2002fd8  2002fd8       24     4         ./ra_gen/hal_data.o:(.rodata.g_pdm0_cfg)
 2002fd8  2002fd8       24     1                 g_pdm0_cfg
 2002ffc  2002ffc      4e8     4         ./ra_gen/pin_data.o:(.rodata.g_bsp_pin_cfg_data)
 2002ffc  2002ffc      4e8     1                 g_bsp_pin_cfg_data
 20034e4  20034e4        c     4         ./ra_gen/pin_data.o:(.rodata.g_bsp_pin_cfg)
 20034e4  20034e4        c     1                 g_bsp_pin_cfg
 20034f0  20034f0        8     2         ./ra_gen/vector_data.o:(.rodata.g_interrupt_event_link_select)
 20034f0  20034f0        8     1                 g_interrupt_event_link_select
 20034f8  20034f8        6     2         ./ra/fsp/src/r_ioport/r_ioport.o:(.rodata.g_vbatt_pins_input)
 20034f8  20034f8        6     1                 g_vbatt_pins_input
 2003500  2003500       20     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.rodata.nocache_list)
 2003500  2003500       20     1                 nocache_list
 2003520  2003520       18     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.rodata.g_init_info)
 2003520  2003520       18     1                 g_init_info
 2003538  2003538       84     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.rodata.zero_list)
 2003538  2003538       84     1                 zero_list
 20035bc  20035bc      190     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.rodata.copy_list)
 20035bc  20035bc      190     1                 copy_list
 200374c  200374c        8     2         <internal>:(.rodata.cst8)
 2003754  2003754       4e     4         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.version)
 2003754  2003754        4     1                 g_fsp_version
 2003758  2003758        6     1                 g_fsp_version_string
 200375e  200375e       44     1                 g_fsp_version_build_string
 20037a2  20037a2        0     1         __flash_readonly$$Limit = .
 20037a2  20037a2        0     1 __flash_preinit_array$$
 20037a2  20037a2        0     1         __preinit_array_start = .
 20037a2  20037a2        0     1         __preinit_array_end = .
 20037a2  20037a2        0     1 __flash_init_array$$
 20037a2  20037a2        0     1         __init_array_start = .
 20037a2  20037a2        0     1         __init_array_end = .
 20037a2  20037a2        0     1 __flash_fini_array$$
 20037a2  20037a2        0     1         __fini_array_start = .
 20037a2  20037a2        0     1         __fini_array_end = .
 20037a2  20037a2        0     1 __flash_arm.exidx$$
 20037a2  20037a2        0     1         __exidx_start = .
 20037a2  20037a2        0     1         __exidx_end = .
 2008000  2008000        0     1 .flash.endof
 2008000  2008000        0     1         __ddsc_FLASH_END = .
 2008000  2008000        0     1 .flash.flat_nsc
 2008000  2008000        0     1         __sau_ddsc_FLASH_NSC = .
 2c9f040  2c9f040        0     1 .option_setting_ofs0.startof
 2c9f040  2c9f040        0     1         __ddsc_OPTION_SETTING_OFS0_START = .
 2c9f040  2c9f040        4     4 __option_setting_ofs0_reg$$
 2c9f040  2c9f040        0     1         __option_setting_ofs0_reg$$Base = .
 2c9f040  2c9f040        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs0)
 2c9f040  2c9f040        4     1                 g_bsp_cfg_option_setting_ofs0
 2c9f044  2c9f044        0     1         __option_setting_ofs0_reg$$Limit = .
 2c9f044  2c9f044        0     1 .option_setting_ofs0.endof
 2c9f044  2c9f044        0     1         __ddsc_OPTION_SETTING_OFS0_END = .
 2c9f044  2c9f044        0     1 .option_setting_ofs2.startof
 2c9f044  2c9f044        0     1         __ddsc_OPTION_SETTING_OFS2_START = .
 2c9f044  2c9f044        4     4 __option_setting_ofs2_reg$$
 2c9f044  2c9f044        0     1         __option_setting_ofs2_reg$$Base = .
 2c9f044  2c9f044        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs2)
 2c9f044  2c9f044        4     1                 g_bsp_cfg_option_setting_ofs2
 2c9f048  2c9f048        0     1         __option_setting_ofs2_reg$$Limit = .
 2c9f048  2c9f048        0     1 .option_setting_ofs2.endof
 2c9f048  2c9f048        0     1         __ddsc_OPTION_SETTING_OFS2_END = .
 2c9f074  2c9f074        0     1 .option_setting_sas.startof
 2c9f074  2c9f074        0     1         __ddsc_OPTION_SETTING_SAS_START = .
 2c9f074  2c9f074        0     1 __option_setting_sas_reg$$
 2c9f074  2c9f074        0     1         __option_setting_sas_reg$$Base = .
 2c9f074  2c9f074        0     1         __option_setting_sas_reg$$Limit = .
 2c9f074  2c9f074        0     1 .option_setting_sas.endof
 2c9f074  2c9f074        0     1         __ddsc_OPTION_SETTING_SAS_END = .
12c9f4c0 12c9f4c0        0     1 .option_setting_ofs1.startof
12c9f4c0 12c9f4c0        0     1         __ddsc_OPTION_SETTING_OFS1_START = .
12c9f4c0 12c9f4c0        0     1 __option_setting_ofs1_reg$$
12c9f4c0 12c9f4c0        0     1         __option_setting_ofs1_reg$$Base = .
12c9f4c0 12c9f4c0        0     1         __option_setting_ofs1_reg$$Limit = .
12c9f4c0 12c9f4c0        0     1 .option_setting_ofs1.endof
12c9f4c0 12c9f4c0        0     1         __ddsc_OPTION_SETTING_OFS1_END = .
 2c9f0c0  2c9f0c0        0     1 .option_setting_ofs1_sec.startof
 2c9f0c0  2c9f0c0        0     1         __ddsc_OPTION_SETTING_OFS1_SEC_START = .
 2c9f0c0  2c9f0c0        4     4 __option_setting_ofs1_sec_reg$$
 2c9f0c0  2c9f0c0        0     1         __option_setting_ofs1_sec_reg$$Base = .
 2c9f0c0  2c9f0c0        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs1_sec)
 2c9f0c0  2c9f0c0        4     1                 g_bsp_cfg_option_setting_ofs1_sec
 2c9f0c4  2c9f0c4        0     1         __option_setting_ofs1_sec_reg$$Limit = .
 2c9f0c4  2c9f0c4        0     1 .option_setting_ofs1_sec.endof
 2c9f0c4  2c9f0c4        0     1         __ddsc_OPTION_SETTING_OFS1_SEC_END = .
 2c9f120  2c9f120        0     1 .option_setting_ofs1_sel.startof
 2c9f120  2c9f120        0     1         __ddsc_OPTION_SETTING_OFS1_SEL_START = .
 2c9f120  2c9f120        4     4 __option_setting_ofs1_sel_reg$$
 2c9f120  2c9f120        0     1         __option_setting_ofs1_sel_reg$$Base = .
 2c9f120  2c9f120        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs1_sel)
 2c9f120  2c9f120        4     1                 g_bsp_cfg_option_setting_ofs1_sel
 2c9f124  2c9f124        0     1         __option_setting_ofs1_sel_reg$$Limit = .
 2c9f124  2c9f124        0     1 .option_setting_ofs1_sel.endof
 2c9f124  2c9f124        0     1         __ddsc_OPTION_SETTING_OFS1_SEL_END = .
12c9f4c4 12c9f4c4        0     1 .option_setting_ofs3.startof
12c9f4c4 12c9f4c4        0     1         __ddsc_OPTION_SETTING_OFS3_START = .
12c9f4c4 12c9f4c4        0     1 __option_setting_ofs3_reg$$
12c9f4c4 12c9f4c4        0     1         __option_setting_ofs3_reg$$Base = .
12c9f4c4 12c9f4c4        0     1         __option_setting_ofs3_reg$$Limit = .
12c9f4c4 12c9f4c4        0     1 .option_setting_ofs3.endof
12c9f4c4 12c9f4c4        0     1         __ddsc_OPTION_SETTING_OFS3_END = .
 2c9f0c4  2c9f0c4        0     1 .option_setting_ofs3_sec.startof
 2c9f0c4  2c9f0c4        0     1         __ddsc_OPTION_SETTING_OFS3_SEC_START = .
 2c9f0c4  2c9f0c4        4     4 __option_setting_ofs3_sec_reg$$
 2c9f0c4  2c9f0c4        0     1         __option_setting_ofs3_sec_reg$$Base = .
 2c9f0c4  2c9f0c4        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs3_sec)
 2c9f0c4  2c9f0c4        4     1                 g_bsp_cfg_option_setting_ofs3_sec
 2c9f0c8  2c9f0c8        0     1         __option_setting_ofs3_sec_reg$$Limit = .
 2c9f0c8  2c9f0c8        0     1 .option_setting_ofs3_sec.endof
 2c9f0c8  2c9f0c8        0     1         __ddsc_OPTION_SETTING_OFS3_SEC_END = .
 2c9f124  2c9f124        0     1 .option_setting_ofs3_sel.startof
 2c9f124  2c9f124        0     1         __ddsc_OPTION_SETTING_OFS3_SEL_START = .
 2c9f124  2c9f124        4     4 __option_setting_ofs3_sel_reg$$
 2c9f124  2c9f124        0     1         __option_setting_ofs3_sel_reg$$Base = .
 2c9f124  2c9f124        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs3_sel)
 2c9f124  2c9f124        4     1                 g_bsp_cfg_option_setting_ofs3_sel
 2c9f128  2c9f128        0     1         __option_setting_ofs3_sel_reg$$Limit = .
 2c9f128  2c9f128        0     1 .option_setting_ofs3_sel.endof
 2c9f128  2c9f128        0     1         __ddsc_OPTION_SETTING_OFS3_SEL_END = .
12c9f600 12c9f600        0     1 .option_setting_bps.startof
12c9f600 12c9f600        0     1         __ddsc_OPTION_SETTING_BPS_START = .
12c9f600 12c9f600        0     1 __option_setting_bps_reg$$
12c9f600 12c9f600        0     1         __option_setting_bps_reg$$Base = .
12c9f600 12c9f600        0     1         __option_setting_bps_reg$$Limit = .
12c9f600 12c9f600        0     1 .option_setting_bps.endof
12c9f600 12c9f600        0     1         __ddsc_OPTION_SETTING_BPS_END = .
 2c9f200  2c9f200        0     1 .option_setting_bps_sec.startof
 2c9f200  2c9f200        0     1         __ddsc_OPTION_SETTING_BPS_SEC_START = .
 2c9f200  2c9f200        0     1 __option_setting_bps_sec_reg$$
 2c9f200  2c9f200        0     1         __option_setting_bps_sec_reg$$Base = .
 2c9f200  2c9f200        0     1         __option_setting_bps_sec_reg$$Limit = .
 2c9f200  2c9f200        0     1 .option_setting_bps_sec.endof
 2c9f200  2c9f200        0     1         __ddsc_OPTION_SETTING_BPS_SEC_END = .
 2e07700  2e07700        0     1 .option_setting_otp_pbps_sec.startof
 2e07700  2e07700        0     1         __ddsc_OPTION_SETTING_OTP_PBPS_SEC_START = .
 2e07700  2e07700        0     1 __option_setting_otp_pbps_sec_reg$$
 2e07700  2e07700        0     1         __option_setting_otp_pbps_sec_reg$$Base = .
 2e07700  2e07700        0     1         __option_setting_otp_pbps_sec_reg$$Limit = .
 2e07700  2e07700        0     1 .option_setting_otp_pbps_sec.endof
 2e07700  2e07700        0     1         __ddsc_OPTION_SETTING_OTP_PBPS_SEC_END = .
12e07780 12e07780        0     1 .option_setting_otp_pbps.startof
12e07780 12e07780        0     1         __ddsc_OPTION_SETTING_OTP_PBPS_START = .
12e07780 12e07780        0     1 __option_setting_otp_pbps_reg$$
12e07780 12e07780        0     1         __option_setting_otp_pbps_reg$$Base = .
12e07780 12e07780        0     1         __option_setting_otp_pbps_reg$$Limit = .
12e07780 12e07780        0     1 .option_setting_otp_pbps.endof
12e07780 12e07780        0     1         __ddsc_OPTION_SETTING_OTP_PBPS_END = .
12e07780 12e07780        0     1 PROVIDE ( __tls_base = ADDR ( __ram_tdata$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __tdata_source = LOADADDR ( __ram_tdata$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __tdata_size = SIZEOF ( __ram_tdata$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __tbss_offset = ADDR ( __ram_tbss$$ ) - ADDR ( __ram_tdata$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __tbss_size = SIZEOF ( __ram_tbss$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __arm32_tls_tcb_offset = 8 )
       0        0     3eb1     1 .debug_loclists
       0        0     1800     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_loclists)
    1800     1800      7ec     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_loclists)
    1fec     1fec       20     1         ./src/hal_entry.o:(.debug_loclists)
    200c     200c      313     1         ./src/pdm.o:(.debug_loclists)
    231f     231f      a15     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_loclists)
    2d34     2d34      4ae     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_loclists)
    31e2     31e2      499     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_loclists)
    367b     367b      411     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_loclists)
    3a8c     3a8c       1d     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_loclists)
    3aa9     3aa9      105     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_loclists)
    3bae     3bae       35     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_loclists)
    3be3     3be3       5c     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_loclists)
    3c3f     3c3f       55     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_loclists)
    3c94     3c94       1e     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_loclists)
    3cb2     3cb2       36     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_loclists)
    3ce8     3ce8       cc     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_loclists)
    3db4     3db4       2a     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_loclists)
    3dde     3dde       1b     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_loclists)
    3df9     3df9       7a     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_loclists)
    3e73     3e73       3e     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_loclists)
       0        0     2e86     1 .debug_abbrev
       0        0      214     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_abbrev)
     214      214      1e5     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_abbrev)
     3f9      3f9      119     1         ./src/hal_entry.o:(.debug_abbrev)
     512      512      23e     1         ./src/pdm.o:(.debug_abbrev)
     750      750      10d     1         ./ra_gen/common_data.o:(.debug_abbrev)
     85d      85d      217     1         ./ra_gen/hal_data.o:(.debug_abbrev)
     a74      a74       3c     1         ./ra_gen/main.o:(.debug_abbrev)
     ab0      ab0       e6     1         ./ra_gen/pin_data.o:(.debug_abbrev)
     b96      b96       a8     1         ./ra_gen/vector_data.o:(.debug_abbrev)
     c3e      c3e      40a     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_abbrev)
    1048     1048      32c     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_abbrev)
    1374     1374      44d     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_abbrev)
    17c1     17c1       a2     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_abbrev)
    1863     1863      31e     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_abbrev)
    1b81     1b81      149     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_abbrev)
    1cca     1cca       ad     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_abbrev)
    1d77     1d77      208     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_abbrev)
    1f7f     1f7f       44     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_abbrev)
    1fc3     1fc3      1d3     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_abbrev)
    2196     2196      17a     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_abbrev)
    2310     2310      216     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_abbrev)
    2526     2526       67     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_abbrev)
    258d     258d      1c4     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_abbrev)
    2751     2751       a7     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_abbrev)
    27f8     27f8      2bb     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_abbrev)
    2ab3     2ab3       43     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_abbrev)
    2af6     2af6       91     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_abbrev)
    2b87     2b87       2e     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_errno_errno.c.o):(.debug_abbrev)
    2bb5     2bb5       74     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_abbrev)
    2c29     2c29       62     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_abbrev)
    2c8b     2c8b       21     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_abbrev)
    2cac     2cac       94     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_abbrev)
    2d40     2d40       a0     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_abbrev)
    2de0     2de0       85     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_abbrev)
    2e65     2e65       21     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.debug_abbrev)
       0        0    35ce6     1 .debug_info
       0        0     15b1     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_info)
    15b1     15b1      454     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_info)
    1a05     1a05      a05     1         ./src/hal_entry.o:(.debug_info)
    240a     240a      cb2     1         ./src/pdm.o:(.debug_info)
    30bc     30bc      be2     1         ./ra_gen/common_data.o:(.debug_info)
    3c9e     3c9e     25f1     1         ./ra_gen/hal_data.o:(.debug_info)
    628f     628f       37     1         ./ra_gen/main.o:(.debug_info)
    62c6     62c6      49c     1         ./ra_gen/pin_data.o:(.debug_info)
    6762     6762      90c     1         ./ra_gen/vector_data.o:(.debug_info)
    706e     706e     3edb     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_info)
    af49     af49     8152     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_info)
   1309b    1309b     38ef     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_info)
   1698a    1698a      20b     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_info)
   16b95    16b95     7eb0     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_info)
   1ea45    1ea45      58a     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_info)
   1efcf    1efcf      104     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_info)
   1f0d3    1f0d3     11c7     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_info)
   2029a    2029a       43     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_info)
   202dd    202dd     1611     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_info)
   218ee    218ee     15b8     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_info)
   22ea6    22ea6     5294     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_info)
   2813a    2813a       5f     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_info)
   28199    28199     6a6d     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_info)
   2ec06    2ec06       b1     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_info)
   2ecb7    2ecb7     6a82     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_info)
   35739    35739       3b     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_info)
   35774    35774       88     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_info)
   357fc    357fc       2e     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_errno_errno.c.o):(.debug_info)
   3582a    3582a       64     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_info)
   3588e    3588e       60     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_info)
   358ee    358ee      13d     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_info)
   35a2b    35a2b       76     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_info)
   35aa1    35aa1       97     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_info)
   35b38    35b38       78     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_info)
   35bb0    35bb0      136     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.debug_info)
       0        0      7ba     1 .debug_rnglists
       0        0      1d5     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_rnglists)
     1d5      1d5       c1     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_rnglists)
     296      296       17     1         ./src/hal_entry.o:(.debug_rnglists)
     2ad      2ad       4a     1         ./src/pdm.o:(.debug_rnglists)
     2f7      2f7      122     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_rnglists)
     419      419       6d     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_rnglists)
     486      486      170     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_rnglists)
     5f6      5f6       c2     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_rnglists)
     6b8      6b8       1a     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_rnglists)
     6d2      6d2       17     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_rnglists)
     6e9      6e9       17     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_rnglists)
     700      700       20     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_rnglists)
     720      720       24     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_rnglists)
     744      744       1b     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_rnglists)
     75f      75f       17     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_rnglists)
     776      776       44     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_rnglists)
       0        0    10674     1 .debug_str_offsets
       0        0      188     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_str_offsets)
     188      188       c4     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_str_offsets)
     24c      24c      81c     1         ./src/hal_entry.o:(.debug_str_offsets)
     a68      a68      5e0     1         ./src/pdm.o:(.debug_str_offsets)
    1048     1048      8b4     1         ./ra_gen/common_data.o:(.debug_str_offsets)
    18fc     18fc     131c     1         ./ra_gen/hal_data.o:(.debug_str_offsets)
    2c18     2c18       1c     1         ./ra_gen/main.o:(.debug_str_offsets)
    2c34     2c34      428     1         ./ra_gen/pin_data.o:(.debug_str_offsets)
    305c     305c      804     1         ./ra_gen/vector_data.o:(.debug_str_offsets)
    3860     3860     1334     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_str_offsets)
    4b94     4b94     2230     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_str_offsets)
    6dc4     6dc4     16dc     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_str_offsets)
    84a0     84a0       ac     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_str_offsets)
    854c     854c     1a54     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_str_offsets)
    9fa0     9fa0      45c     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_str_offsets)
    a3fc     a3fc       74     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_str_offsets)
    a470     a470      7d4     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_str_offsets)
    ac44     ac44       24     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_str_offsets)
    ac68     ac68      89c     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_str_offsets)
    b504     b504      b8c     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_str_offsets)
    c090     c090     1318     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_str_offsets)
    d3a8     d3a8       2c     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_str_offsets)
    d3d4     d3d4     16ec     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_str_offsets)
    eac0     eac0       3c     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_str_offsets)
    eafc     eafc     1a00     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_str_offsets)
   104fc    104fc       1c     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_str_offsets)
   10518    10518       3c     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_str_offsets)
   10554    10554       1c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_errno_errno.c.o):(.debug_str_offsets)
   10570    10570       30     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_str_offsets)
   105a0    105a0       30     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_str_offsets)
   105d0    105d0       30     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_str_offsets)
   10600    10600       3c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_str_offsets)
   1063c    1063c       38     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_str_offsets)
       0        0    103a6     1 .debug_str
       0        0    103a6     1         <internal>:(.debug_str)
       0        0      810     1 .debug_addr
       0        0      1b8     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_addr)
     1b8      1b8       40     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_addr)
     1f8      1f8       14     1         ./src/hal_entry.o:(.debug_addr)
     20c      20c      144     1         ./src/pdm.o:(.debug_addr)
     350      350       14     1         ./ra_gen/common_data.o:(.debug_addr)
     364      364       30     1         ./ra_gen/hal_data.o:(.debug_addr)
     394      394        c     1         ./ra_gen/main.o:(.debug_addr)
     3a0      3a0       10     1         ./ra_gen/pin_data.o:(.debug_addr)
     3b0      3b0       10     1         ./ra_gen/vector_data.o:(.debug_addr)
     3c0      3c0       d0     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_addr)
     490      490       8c     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_addr)
     51c      51c       5c     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_addr)
     578      578       30     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_addr)
     5a8      5a8       c4     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_addr)
     66c      66c       20     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_addr)
     68c      68c       20     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_addr)
     6ac      6ac       1c     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_addr)
     6c8      6c8        c     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_addr)
     6d4      6d4       24     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_addr)
     6f8      6f8       18     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_addr)
     710      710       2c     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_addr)
     73c      73c        c     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_addr)
     748      748       14     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_addr)
     75c      75c       1c     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_addr)
     778      778       3c     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_addr)
     7b4      7b4        c     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_addr)
     7c0      7c0       10     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_addr)
     7d0      7d0        c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_addr)
     7dc      7dc        c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_addr)
     7e8      7e8       10     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_addr)
     7f8      7f8        c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_addr)
     804      804        c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_addr)
       0        0       29     1 .comment
       0        0       29     1         <internal>:(.comment)
       0        0       50     1 .ARM.attributes
       0        0       50     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.ARM.attributes)
       0        0     10cc     4 .debug_frame
       0        0      448     4         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_frame)
     448      448       8c     4         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_frame)
     4d4      4d4       34     4         ./src/hal_entry.o:(.debug_frame)
     508      508      118     4         ./src/pdm.o:(.debug_frame)
     620      620       24     4         ./ra_gen/common_data.o:(.debug_frame)
     644      644       24     4         ./ra_gen/hal_data.o:(.debug_frame)
     668      668       30     4         ./ra_gen/main.o:(.debug_frame)
     698      698      1e8     4         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_frame)
     880      880      18c     4         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_frame)
     a0c      a0c      154     4         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_frame)
     b60      b60      188     4         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_frame)
     ce8      ce8       44     4         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_frame)
     d2c      d2c       34     4         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_frame)
     d60      d60       48     4         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_frame)
     da8      da8       70     4         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_frame)
     e18      e18       30     4         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_frame)
     e48      e48       44     4         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_frame)
     e8c      e8c       30     4         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_frame)
     ebc      ebc       68     4         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_frame)
     f24      f24       40     4         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_frame)
     f64      f64       4c     4         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_frame)
     fb0      fb0       24     4         ./ra/board/ra8p1_ek/board_init.o:(.debug_frame)
     fd4      fd4       34     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_frame)
    1008     1008       24     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_frame)
    102c     102c       24     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_frame)
    1050     1050       24     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_frame)
    1074     1074       34     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_frame)
    10a8     10a8       24     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_frame)
       0        0     5b63     1 .debug_line
       0        0     16e5     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_line)
    16e5     16e5      64c     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_line)
    1d31     1d31      12d     1         ./src/hal_entry.o:(.debug_line)
    1e5e     1e5e      57b     1         ./src/pdm.o:(.debug_line)
    23d9     23d9       df     1         ./ra_gen/common_data.o:(.debug_line)
    24b8     24b8      168     1         ./ra_gen/hal_data.o:(.debug_line)
    2620     2620       5a     1         ./ra_gen/main.o:(.debug_line)
    267a     267a       a3     1         ./ra_gen/pin_data.o:(.debug_line)
    271d     271d       86     1         ./ra_gen/vector_data.o:(.debug_line)
    27a3     27a3      b22     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_line)
    32c5     32c5      581     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_line)
    3846     3846      617     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_line)
    3e5d     3e5d       8e     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_line)
    3eeb     3eeb      a46     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_line)
    4931     4931       ec     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_line)
    4a1d     4a1d      12f     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_line)
    4b4c     4b4c      138     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_line)
    4c84     4c84       75     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_line)
    4cf9     4cf9      197     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_line)
    4e90     4e90       e5     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_line)
    4f75     4f75      11f     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_line)
    5094     5094       9a     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_line)
    512e     512e      1d2     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_line)
    5300     5300       a4     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_line)
    53a4     53a4      2de     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_line)
    5682     5682       57     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_line)
    56d9     56d9       8e     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_line)
    5767     5767       43     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_errno_errno.c.o):(.debug_line)
    57aa     57aa       a2     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_line)
    584c     584c       ad     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_line)
    58f9     58f9       45     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_line)
    593e     593e       a1     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_line)
    59df     59df       9f     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_line)
    5a7e     5a7e       96     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_line)
    5b14     5b14       4f     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.debug_line)
       0        0      ff1     1 .debug_line_str
       0        0      ff1     1         <internal>:(.debug_line_str)
       0        0       40     1 .debug_aranges
       0        0       20     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_aranges)
      20       20       20     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.debug_aranges)
       0        0     1ec0     4 .symtab
       0        0     1ec0     4         <internal>:(.symtab)
       0        0      c0c     1 .shstrtab
       0        0      c0c     1         <internal>:(.shstrtab)
       0        0     271c     1 .strtab
       0        0     271c     1         <internal>:(.strtab)

Cross Reference Table

Symbol                                            File
_SEGGER_RTT                                       ./src/SEGGER_RTT/SEGGER_RTT.o
__aeabi_memclr4                                   /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
                                                  ./src/SEGGER_RTT/SEGGER_RTT.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__aeabi_memcpy                                    /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o)
                                                  ./src/SEGGER_RTT/SEGGER_RTT.o
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
SEGGER_RTT_WriteNoLock                            ./src/SEGGER_RTT/SEGGER_RTT.o
SEGGER_RTT_Write                                  ./src/SEGGER_RTT/SEGGER_RTT.o
                                                  ./src/SEGGER_RTT/SEGGER_RTT_printf.o
SEGGER_RTT_Init                                   ./src/SEGGER_RTT/SEGGER_RTT.o
                                                  ./src/pdm.o
SEGGER_RTT_vprintf                                ./src/SEGGER_RTT/SEGGER_RTT_printf.o
SEGGER_RTT_printf                                 ./src/SEGGER_RTT/SEGGER_RTT_printf.o
                                                  ./src/pdm.o
hal_entry                                         ./src/hal_entry.o
                                                  ./ra_gen/main.o
r_pdm_basic_messaging_core0_example               ./src/pdm.o
                                                  ./src/hal_entry.o
R_BSP_WarmStart                                   ./src/hal_entry.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
g_ioport_ctrl                                     ./ra_gen/common_data.o
                                                  ./src/hal_entry.o
g_bsp_pin_cfg                                     ./ra_gen/pin_data.o
                                                  ./src/hal_entry.o
                                                  ./ra_gen/common_data.o
R_IOPORT_Open                                     ./ra/fsp/src/r_ioport/r_ioport.o
                                                  ./src/hal_entry.o
g_total_collected_samples                         ./src/pdm.o
g_all_audio_data                                  ./src/pdm.o
dump_all_collected_data                           ./src/pdm.o
analyze_audio_data                                ./src/pdm.o
save_audio_data_as_text                           ./src/pdm.o
pdm0_callback                                     ./src/pdm.o
                                                  ./ra_gen/hal_data.o
g_pdm0_buffer                                     ./src/pdm.o
__aeabi_memcpy4                                   /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o)
                                                  ./src/pdm.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
g_pdm0_ctrl                                       ./ra_gen/hal_data.o
                                                  ./src/pdm.o
g_pdm0_cfg                                        ./ra_gen/hal_data.o
                                                  ./src/pdm.o
R_PDM_Open                                        ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
R_BSP_SoftwareDelay                               ./ra/fsp/src/bsp/mcu/all/bsp_delay.o
                                                  ./src/pdm.o
                                                  ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra/fsp/src/r_ioport/r_ioport.o
                                                  ./ra/fsp/src/r_dmac/r_dmac.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
R_PDM_SoundDetectionEnable                        ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
R_PDM_Start                                       ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
R_PDM_Stop                                        ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
R_PDM_Close                                       ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
g_pdm0_cfg_extend                                 ./ra_gen/hal_data.o
main                                              ./ra_gen/main.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
g_bsp_pin_cfg_data                                ./ra_gen/pin_data.o
g_vector_table                                    ./ra_gen/vector_data.o
pdm_sdet_isr                                      ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra_gen/vector_data.o
pdm_dat_isr                                       ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra_gen/vector_data.o
pdm_err_isr                                       ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra_gen/vector_data.o
dmac_int_isr                                      ./ra/fsp/src/r_dmac/r_dmac.o
                                                  ./ra_gen/vector_data.o
g_interrupt_event_link_select                     ./ra_gen/vector_data.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_irq.o
gp_renesas_isr_context                            ./ra/fsp/src/bsp/mcu/all/bsp_irq.o
                                                  ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra/fsp/src/r_dmac/r_dmac.o
g_protect_pfswe_counter                           ./ra/fsp/src/bsp/mcu/all/bsp_io.o
                                                  ./ra/fsp/src/r_ioport/r_ioport.o
R_BSP_RegisterProtectDisable                      ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o
                                                  ./ra/fsp/src/r_ioport/r_ioport.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
R_BSP_RegisterProtectEnable                       ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o
                                                  ./ra/fsp/src/r_ioport/r_ioport.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__sdram_noinit_nocache$$Base                      fsp_gen.lld:404
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_zero_nocache$$Limit                       fsp_gen.lld:416
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_noinit_nocache$$Base                  fsp_gen.lld:454
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_zero_nocache$$Limit                   fsp_gen.lld:466
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_noinit_nocache$$Base                  fsp_gen.lld:504
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_zero_nocache$$Limit                   fsp_gen.lld:516
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_noinit_nocache$$Base                        fsp_gen.lld:622
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_zero_nocache$$Limit                         fsp_gen.lld:634
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
g_init_info                                       ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__sdram_zero_nocache$$Base                        fsp_gen.lld:412
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_zero$$Base                                fsp_gen.lld:429
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_zero$$Limit                               fsp_gen.lld:432
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_zero_nocache$$Base                    fsp_gen.lld:462
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_zero$$Base                            fsp_gen.lld:479
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_zero$$Limit                           fsp_gen.lld:482
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_zero_nocache$$Base                    fsp_gen.lld:512
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_zero$$Base                            fsp_gen.lld:529
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_zero$$Limit                           fsp_gen.lld:532
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_zero$$Base                                 fsp_gen.lld:562
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_zero$$Limit                                fsp_gen.lld:565
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_zero$$Base                                 fsp_gen.lld:595
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_zero$$Limit                                fsp_gen.lld:598
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_zero_nocache$$Base                          fsp_gen.lld:630
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_zero$$Base                                  fsp_gen.lld:650
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_zero$$Limit                                 fsp_gen.lld:654
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tbss$$Base                                  fsp_gen.lld:668
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tbss$$Limit                                 fsp_gen.lld:673
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi0_cs1$$Base                      fsp_gen.lld:48
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi0_cs1$$Limit                     fsp_gen.lld:53
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi0_cs1$$Load                      fsp_gen.lld:48
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi1_cs1$$Base                      fsp_gen.lld:179
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi1_cs1$$Limit                     fsp_gen.lld:184
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi1_cs1$$Load                      fsp_gen.lld:179
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_data_flash$$Base                     fsp_gen.lld:279
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_data_flash$$Limit                    fsp_gen.lld:284
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_data_flash$$Load                     fsp_gen.lld:279
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_flash$$Base                          fsp_gen.lld:394
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_flash$$Limit                         fsp_gen.lld:399
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_flash$$Load                          fsp_gen.lld:394
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi0_cs1$$Base                  fsp_gen.lld:65
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi0_cs1$$Limit                 fsp_gen.lld:70
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi0_cs1$$Load                  fsp_gen.lld:65
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi1_cs1$$Base                  fsp_gen.lld:191
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi1_cs1$$Limit                 fsp_gen.lld:196
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi1_cs1$$Load                  fsp_gen.lld:191
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_data_flash$$Base                 fsp_gen.lld:291
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_data_flash$$Limit                fsp_gen.lld:296
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_data_flash$$Load                 fsp_gen.lld:291
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_flash$$Base                      fsp_gen.lld:444
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_flash$$Limit                     fsp_gen.lld:449
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_flash$$Load                      fsp_gen.lld:444
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi0_cs1$$Base                  fsp_gen.lld:82
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi0_cs1$$Limit                 fsp_gen.lld:87
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi0_cs1$$Load                  fsp_gen.lld:82
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi1_cs1$$Base                  fsp_gen.lld:203
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi1_cs1$$Limit                 fsp_gen.lld:208
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi1_cs1$$Load                  fsp_gen.lld:203
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_data_flash$$Base                 fsp_gen.lld:303
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_data_flash$$Limit                fsp_gen.lld:308
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_data_flash$$Load                 fsp_gen.lld:303
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_flash$$Base                      fsp_gen.lld:494
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_flash$$Limit                     fsp_gen.lld:499
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_flash$$Load                      fsp_gen.lld:494
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi0_cs1$$Base                       fsp_gen.lld:99
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi0_cs1$$Limit                      fsp_gen.lld:104
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi0_cs1$$Load                       fsp_gen.lld:99
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi1_cs1$$Base                       fsp_gen.lld:215
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi1_cs1$$Limit                      fsp_gen.lld:220
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi1_cs1$$Load                       fsp_gen.lld:215
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_data_flash$$Base                      fsp_gen.lld:315
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_data_flash$$Limit                     fsp_gen.lld:320
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_data_flash$$Load                      fsp_gen.lld:315
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_flash$$Base                           fsp_gen.lld:544
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_flash$$Limit                          fsp_gen.lld:549
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_flash$$Load                           fsp_gen.lld:544
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi0_cs1$$Base                       fsp_gen.lld:116
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi0_cs1$$Limit                      fsp_gen.lld:121
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi0_cs1$$Load                       fsp_gen.lld:116
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi1_cs1$$Base                       fsp_gen.lld:227
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi1_cs1$$Limit                      fsp_gen.lld:232
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi1_cs1$$Load                       fsp_gen.lld:227
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_data_flash$$Base                      fsp_gen.lld:327
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_data_flash$$Limit                     fsp_gen.lld:332
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_data_flash$$Load                      fsp_gen.lld:327
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_flash$$Base                           fsp_gen.lld:577
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_flash$$Limit                          fsp_gen.lld:582
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_flash$$Load                           fsp_gen.lld:577
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi0_cs1$$Base                        fsp_gen.lld:139
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi0_cs1$$Limit                       fsp_gen.lld:144
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi0_cs1$$Load                        fsp_gen.lld:139
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi1_cs1$$Base                        fsp_gen.lld:239
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi1_cs1$$Limit                       fsp_gen.lld:244
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi1_cs1$$Load                        fsp_gen.lld:239
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_data_flash$$Base                       fsp_gen.lld:339
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_data_flash$$Limit                      fsp_gen.lld:344
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_data_flash$$Load                       fsp_gen.lld:339
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_flash$$Base                            fsp_gen.lld:610
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_flash$$Limit                           fsp_gen.lld:617
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_flash$$Load                            fsp_gen.lld:610
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tdata$$Base                                 fsp_gen.lld:659
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tdata$$Limit                                fsp_gen.lld:663
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tdata$$Load                                 fsp_gen.lld:659
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
SystemCoreClockUpdate                             ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
SystemCoreClock                                   ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_delay.o
bsp_clock_init                                    ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
R_BSP_SubClockStabilizeWaitAfterReset             ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
R_BSP_Init_RTC                                    ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
bsp_init                                          ./ra/board/ra8p1_ek/board_init.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_common.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
bsp_prv_software_delay_loop                       ./ra/fsp/src/bsp/mcu/all/bsp_delay.o
g_bsp_group_irq_sources                           ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o
NMI_Handler                                       ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
bsp_irq_cfg                                       ./ra/fsp/src/bsp/mcu/all/bsp_irq.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
g_protect_counters                                ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o
Reset_Handler                                     ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
SystemInit                                        ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
Default_Handler                                   ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
g_main_stack                                      ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__Vectors                                         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
HardFault_Handler                                 ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
MemManage_Handler                                 ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
BusFault_Handler                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
UsageFault_Handler                                ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
SecureFault_Handler                               ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
SVC_Handler                                       ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
DebugMon_Handler                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
PendSV_Handler                                    ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
SysTick_Handler                                   ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
__tls_base                                        fsp_gen.lld:1024
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
_init_tls                                         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
_set_tls                                          /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o)
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__init_array_end                                  fsp_gen.lld:739
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__init_array_start                                fsp_gen.lld:736
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__aeabi_memclr                                    /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__tdata_source                                    fsp_gen.lld:1025
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__tdata_size                                      fsp_gen.lld:1026
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__tbss_offset                                     fsp_gen.lld:1027
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__tbss_size                                       fsp_gen.lld:1028
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__arm32_tls_tcb_offset                            fsp_gen.lld:1029
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o)
__tls                                             /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o)
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o)
bzero                                             /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
memset                                            /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o)
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
__aeabi_memclr8                                   /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
memcpy                                            /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o)
__aeabi_memcpy8                                   /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o)
