#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May  8 23:20:14 2025
# Process ID: 42132
# Current directory: E:/Xilinx/myprojects/my_mips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent53484 E:\Xilinx\myprojects\my_mips\my_mips.xpr
# Log file: E:/Xilinx/myprojects/my_mips/vivado.log
# Journal file: E:/Xilinx/myprojects/my_mips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/myprojects/my_mips/my_mips.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx/myprojects/my_mips/my_mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx/myprojects/my_mips/my_mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-311] analyzing module zero_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/mips_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/pc_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx/myprojects/my_mips/my_mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 30b1766bb5d6417da27dadf1bfe25f68 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_cpu_tb_behav xil_defaultlib.mips_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/mips_cpu.v" Line 1. Module mips_cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/instruction_memory.v" Line 1. Module instruction_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/reg_file.v" Line 1. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/extend.v" Line 1. Module sign_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/extend.v" Line 11. Module zero_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/data_memory.v" Line 1. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/pc_calculator.v" Line 1. Module pc_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.zero_extend
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.pc_calculator
Compiling module xil_defaultlib.mips_cpu
Compiling module xil_defaultlib.mips_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx/myprojects/my_mips/my_mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_cpu_tb_behav -key {Behavioral:sim_1:Functional:mips_cpu_tb} -tclbatch {mips_cpu_tb.tcl} -view {E:/Xilinx/myprojects/my_mips/my_mips.sim/mips_cpu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Xilinx/myprojects/my_mips/my_mips.sim/mips_cpu_tb_behav.wcfg
source mips_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0: PC=00000000, Inst=xxxxxxxx
Time=5000: PC=00000000, Inst=00000000
Time=20000: PC=00000004, Inst=00000000
Time=25000: PC=00000004, Inst=00432020
Time=30000: PC=00000008, Inst=00432020
Time=35000: PC=00000008, Inst=8c440004
Time=40000: PC=0000000c, Inst=8c440004
Time=45000: PC=0000000c, Inst=ac450008
Time=50000: PC=00000010, Inst=ac450008
Time=55000: PC=00000010, Inst=00831022
Time=60000: PC=00000014, Inst=00831022
Time=65000: PC=00000014, Inst=00831025
Time=70000: PC=00000018, Inst=00831025
Time=75000: PC=00000018, Inst=00831024
Time=80000: PC=0000001c, Inst=00831024
Time=85000: PC=0000001c, Inst=0083102a
Time=90000: PC=00000020, Inst=0083102a
Time=95000: PC=00000020, Inst=10630001
Time=100000: PC=00000028, Inst=10630001
Time=105000: PC=00000028, Inst=10640001
Time=110000: PC=00000030, Inst=10640001
Time=115000: PC=00000030, Inst=08000000
Time=120000: PC=00000000, Inst=08000000
Time=125000: PC=00000000, Inst=00000000
Time=130000: PC=00000004, Inst=00000000
Time=135000: PC=00000004, Inst=00432020
Time=140000: PC=00000008, Inst=00432020
Time=145000: PC=00000008, Inst=8c440004
Time=150000: PC=0000000c, Inst=8c440004
Time=155000: PC=0000000c, Inst=ac450008
Time=160000: PC=00000010, Inst=ac450008
Time=165000: PC=00000010, Inst=00831022
Time=170000: PC=00000014, Inst=00831022
Time=175000: PC=00000014, Inst=00831025
Time=180000: PC=00000018, Inst=00831025
Time=185000: PC=00000018, Inst=00831024
Time=190000: PC=0000001c, Inst=00831024
Time=195000: PC=0000001c, Inst=0083102a
Time=200000: PC=00000020, Inst=0083102a
Time=205000: PC=00000020, Inst=10630001
Time=210000: PC=00000028, Inst=10630001
Time=215000: PC=00000028, Inst=10640001
Time=220000: PC=00000030, Inst=10640001
Time=225000: PC=00000030, Inst=08000000
Time=230000: PC=00000000, Inst=08000000
Time=235000: PC=00000000, Inst=00000000
Time=240000: PC=00000004, Inst=00000000
Time=245000: PC=00000004, Inst=00432020
Time=250000: PC=00000008, Inst=00432020
Time=255000: PC=00000008, Inst=8c440004
Time=260000: PC=0000000c, Inst=8c440004
Time=265000: PC=0000000c, Inst=ac450008
Time=270000: PC=00000010, Inst=ac450008
Time=275000: PC=00000010, Inst=00831022
Time=280000: PC=00000014, Inst=00831022
Time=285000: PC=00000014, Inst=00831025
Time=290000: PC=00000018, Inst=00831025
Time=295000: PC=00000018, Inst=00831024
Time=300000: PC=0000001c, Inst=00831024
Time=305000: PC=0000001c, Inst=0083102a
Time=310000: PC=00000020, Inst=0083102a
Time=315000: PC=00000020, Inst=10630001
Time=320000: PC=00000028, Inst=10630001
Time=325000: PC=00000028, Inst=10640001
Time=330000: PC=00000030, Inst=10640001
Time=335000: PC=00000030, Inst=08000000
Time=340000: PC=00000000, Inst=08000000
Time=345000: PC=00000000, Inst=00000000
Time=350000: PC=00000004, Inst=00000000
Time=355000: PC=00000004, Inst=00432020
Time=360000: PC=00000008, Inst=00432020
Time=365000: PC=00000008, Inst=8c440004
Time=370000: PC=0000000c, Inst=8c440004
Time=375000: PC=0000000c, Inst=ac450008
Time=380000: PC=00000010, Inst=ac450008
Time=385000: PC=00000010, Inst=00831022
Time=390000: PC=00000014, Inst=00831022
Time=395000: PC=00000014, Inst=00831025
Time=400000: PC=00000018, Inst=00831025
Time=405000: PC=00000018, Inst=00831024
Time=410000: PC=0000001c, Inst=00831024
Time=415000: PC=0000001c, Inst=0083102a
Time=420000: PC=00000020, Inst=0083102a
Time=425000: PC=00000020, Inst=10630001
Time=430000: PC=00000028, Inst=10630001
Time=435000: PC=00000028, Inst=10640001
Time=440000: PC=00000030, Inst=10640001
Time=445000: PC=00000030, Inst=08000000
Time=450000: PC=00000000, Inst=08000000
Time=455000: PC=00000000, Inst=00000000
Time=460000: PC=00000004, Inst=00000000
Time=465000: PC=00000004, Inst=00432020
Time=470000: PC=00000008, Inst=00432020
Time=475000: PC=00000008, Inst=8c440004
Time=480000: PC=0000000c, Inst=8c440004
Time=485000: PC=0000000c, Inst=ac450008
Time=490000: PC=00000010, Inst=ac450008
Time=495000: PC=00000010, Inst=00831022
Time=500000: PC=00000014, Inst=00831022
Time=505000: PC=00000014, Inst=00831025
Time=510000: PC=00000018, Inst=00831025
Time=515000: PC=00000018, Inst=00831024
$finish called at time : 520 ns : File "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sim_1/new/testbench.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 866.449 ; gain = 52.668
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx/myprojects/my_mips/my_mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx/myprojects/my_mips/my_mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-311] analyzing module zero_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/mips_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/pc_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx/myprojects/my_mips/my_mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 30b1766bb5d6417da27dadf1bfe25f68 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_cpu_tb_behav xil_defaultlib.mips_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/mips_cpu.v" Line 1. Module mips_cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/instruction_memory.v" Line 1. Module instruction_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/reg_file.v" Line 1. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/extend.v" Line 1. Module sign_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/extend.v" Line 11. Module zero_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/data_memory.v" Line 1. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/pc_calculator.v" Line 1. Module pc_calculator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.zero_extend
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.pc_calculator
Compiling module xil_defaultlib.mips_cpu
Compiling module xil_defaultlib.mips_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx/myprojects/my_mips/my_mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_cpu_tb_behav -key {Behavioral:sim_1:Functional:mips_cpu_tb} -tclbatch {mips_cpu_tb.tcl} -view {E:/Xilinx/myprojects/my_mips/my_mips.sim/mips_cpu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/Xilinx/myprojects/my_mips/my_mips.sim/mips_cpu_tb_behav.wcfg
source mips_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0: PC=00000000, Inst=xxxxxxxx
Time=5000: PC=00000000, Inst=00000000
Time=20000: PC=00000004, Inst=00000000
Time=25000: PC=00000004, Inst=00432020
Time=30000: PC=00000008, Inst=00432020
Time=35000: PC=00000008, Inst=8c440004
Time=40000: PC=0000000c, Inst=8c440004
Time=45000: PC=0000000c, Inst=ac450008
Time=50000: PC=00000010, Inst=ac450008
Time=55000: PC=00000010, Inst=00831022
Time=60000: PC=00000014, Inst=00831022
Time=65000: PC=00000014, Inst=00831025
Time=70000: PC=00000018, Inst=00831025
Time=75000: PC=00000018, Inst=00831024
Time=80000: PC=0000001c, Inst=00831024
Time=85000: PC=0000001c, Inst=0083102a
Time=90000: PC=00000020, Inst=0083102a
Time=95000: PC=00000020, Inst=10630001
Time=100000: PC=00000028, Inst=10630001
Time=105000: PC=00000028, Inst=10640001
Time=110000: PC=00000030, Inst=10640001
Time=115000: PC=00000030, Inst=08000000
Time=120000: PC=00000000, Inst=08000000
Time=125000: PC=00000000, Inst=00000000
Time=130000: PC=00000004, Inst=00000000
Time=135000: PC=00000004, Inst=00432020
Time=140000: PC=00000008, Inst=00432020
Time=145000: PC=00000008, Inst=8c440004
Time=150000: PC=0000000c, Inst=8c440004
Time=155000: PC=0000000c, Inst=ac450008
Time=160000: PC=00000010, Inst=ac450008
Time=165000: PC=00000010, Inst=00831022
Time=170000: PC=00000014, Inst=00831022
Time=175000: PC=00000014, Inst=00831025
Time=180000: PC=00000018, Inst=00831025
Time=185000: PC=00000018, Inst=00831024
Time=190000: PC=0000001c, Inst=00831024
Time=195000: PC=0000001c, Inst=0083102a
Time=200000: PC=00000020, Inst=0083102a
Time=205000: PC=00000020, Inst=10630001
Time=210000: PC=00000028, Inst=10630001
Time=215000: PC=00000028, Inst=10640001
Time=220000: PC=00000030, Inst=10640001
Time=225000: PC=00000030, Inst=08000000
Time=230000: PC=00000000, Inst=08000000
Time=235000: PC=00000000, Inst=00000000
Time=240000: PC=00000004, Inst=00000000
Time=245000: PC=00000004, Inst=00432020
Time=250000: PC=00000008, Inst=00432020
Time=255000: PC=00000008, Inst=8c440004
Time=260000: PC=0000000c, Inst=8c440004
Time=265000: PC=0000000c, Inst=ac450008
Time=270000: PC=00000010, Inst=ac450008
Time=275000: PC=00000010, Inst=00831022
Time=280000: PC=00000014, Inst=00831022
Time=285000: PC=00000014, Inst=00831025
Time=290000: PC=00000018, Inst=00831025
Time=295000: PC=00000018, Inst=00831024
Time=300000: PC=0000001c, Inst=00831024
Time=305000: PC=0000001c, Inst=0083102a
Time=310000: PC=00000020, Inst=0083102a
Time=315000: PC=00000020, Inst=10630001
Time=320000: PC=00000028, Inst=10630001
Time=325000: PC=00000028, Inst=10640001
Time=330000: PC=00000030, Inst=10640001
Time=335000: PC=00000030, Inst=08000000
Time=340000: PC=00000000, Inst=08000000
Time=345000: PC=00000000, Inst=00000000
Time=350000: PC=00000004, Inst=00000000
Time=355000: PC=00000004, Inst=00432020
Time=360000: PC=00000008, Inst=00432020
Time=365000: PC=00000008, Inst=8c440004
Time=370000: PC=0000000c, Inst=8c440004
Time=375000: PC=0000000c, Inst=ac450008
Time=380000: PC=00000010, Inst=ac450008
Time=385000: PC=00000010, Inst=00831022
Time=390000: PC=00000014, Inst=00831022
Time=395000: PC=00000014, Inst=00831025
Time=400000: PC=00000018, Inst=00831025
Time=405000: PC=00000018, Inst=00831024
Time=410000: PC=0000001c, Inst=00831024
Time=415000: PC=0000001c, Inst=0083102a
Time=420000: PC=00000020, Inst=0083102a
Time=425000: PC=00000020, Inst=10630001
Time=430000: PC=00000028, Inst=10630001
Time=435000: PC=00000028, Inst=10640001
Time=440000: PC=00000030, Inst=10640001
Time=445000: PC=00000030, Inst=08000000
Time=450000: PC=00000000, Inst=08000000
Time=455000: PC=00000000, Inst=00000000
Time=460000: PC=00000004, Inst=00000000
Time=465000: PC=00000004, Inst=00432020
Time=470000: PC=00000008, Inst=00432020
Time=475000: PC=00000008, Inst=8c440004
Time=480000: PC=0000000c, Inst=8c440004
Time=485000: PC=0000000c, Inst=ac450008
Time=490000: PC=00000010, Inst=ac450008
Time=495000: PC=00000010, Inst=00831022
Time=500000: PC=00000014, Inst=00831022
Time=505000: PC=00000014, Inst=00831025
Time=510000: PC=00000018, Inst=00831025
Time=515000: PC=00000018, Inst=00831024
$finish called at time : 520 ns : File "E:/Xilinx/myprojects/my_mips/my_mips.srcs/sim_1/new/testbench.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 871.723 ; gain = 0.000
save_wave_config {E:/Xilinx/myprojects/my_mips/my_mips.sim/mips_cpu_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  8 23:46:59 2025...
