

================================================================
== Vitis HLS Report for 'hwmm_layer3'
================================================================
* Date:           Mon Nov 18 06:18:33 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        nn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.466 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      309|      309|  3.090 us|  3.090 us|  309|  309|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- col     |      308|      308|        77|          -|          -|     4|        no|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 7 8 9 }
  Pipeline-2 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-3 : II = 1, D = 3, States = { 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 16 
16 --> 18 17 
17 --> 15 
18 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%br_ln59 = br void" [nn.cpp:59]   --->   Operation 19 'br' 'br_ln59' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.48>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j = phi i5 %add_ln59, void, i5 0, void" [nn.cpp:59]   --->   Operation 20 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %j, i32 4" [nn.cpp:59]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %.split, void" [nn.cpp:59]   --->   Operation 23 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i5 %j" [nn.cpp:59]   --->   Operation 24 'zext' 'zext_ln59' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i5 %j" [nn.cpp:59]   --->   Operation 25 'zext' 'zext_ln59_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i5 %j" [nn.cpp:59]   --->   Operation 26 'trunc' 'trunc_ln59' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [nn.cpp:59]   --->   Operation 27 'specloopname' 'specloopname_ln59' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.48ns)   --->   "%br_ln63 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [nn.cpp:63]   --->   Operation 28 'br' 'br_ln63' <Predicate = (!tmp)> <Delay = 0.48>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln70 = ret" [nn.cpp:70]   --->   Operation 29 'ret' 'ret_ln70' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%k = phi i6 %add_ln63, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i6 0, void %.split" [nn.cpp:63]   --->   Operation 30 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sum_V_19 = phi i32 %sum_V, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 0, void %.split"   --->   Operation 31 'phi' 'sum_V_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k, i32 5" [nn.cpp:63]   --->   Operation 33 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 34 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %tmp_15, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void" [nn.cpp:63]   --->   Operation 35 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln63 = add i6 %k, i6 2" [nn.cpp:63]   --->   Operation 36 'add' 'add_ln63' <Predicate = (!tmp_15)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%k_cast7 = zext i6 %k" [nn.cpp:63]   --->   Operation 37 'zext' 'k_cast7' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %k, i32 1, i32 5"   --->   Operation 38 'partselect' 'tmp_s' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_s, i5 %j"   --->   Operation 39 'bitconcatenate' 'tmp_19' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i10 %tmp_19"   --->   Operation 40 'zext' 'zext_ln1118' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%weights_layer3_weights_V_addr = getelementptr i11 %weights_layer3_weights_V, i64 0, i64 %zext_ln1118"   --->   Operation 41 'getelementptr' 'weights_layer3_weights_V_addr' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_35 = trunc i6 %k" [nn.cpp:63]   --->   Operation 42 'trunc' 'empty_35' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 %k_cast7"   --->   Operation 43 'getelementptr' 'input_0_addr' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (1.35ns)   --->   "%r_V = load i5 %input_0_addr"   --->   Operation 44 'load' 'r_V' <Predicate = (!tmp_15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 45 [2/2] (1.35ns)   --->   "%weights_layer3_weights_V_load = load i9 %weights_layer3_weights_V_addr"   --->   Operation 45 'load' 'weights_layer3_weights_V_load' <Predicate = (!tmp_15)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>

State 4 <SV = 3> <Delay = 5.23>
ST_4 : Operation 46 [1/2] (1.35ns)   --->   "%r_V = load i5 %input_0_addr"   --->   Operation 46 'load' 'r_V' <Predicate = (!tmp_15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i32 %r_V"   --->   Operation 47 'sext' 'sext_ln1192' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (1.35ns)   --->   "%weights_layer3_weights_V_load = load i9 %weights_layer3_weights_V_addr"   --->   Operation 48 'load' 'weights_layer3_weights_V_load' <Predicate = (!tmp_15)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i11 %weights_layer3_weights_V_load"   --->   Operation 49 'sext' 'sext_ln1192_16' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (3.88ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1192_16, i40 %sext_ln1192"   --->   Operation 50 'mul' 'mul_ln1192' <Predicate = (!tmp_15)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln63 = or i5 %empty_35, i5 1" [nn.cpp:63]   --->   Operation 51 'or' 'or_ln63' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i5 %or_ln63" [nn.cpp:61]   --->   Operation 52 'zext' 'zext_ln61' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %or_ln63, i4 0"   --->   Operation 53 'bitconcatenate' 'tmp_20' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.92ns)   --->   "%add_ln1118 = add i9 %tmp_20, i9 %zext_ln59_1"   --->   Operation 54 'add' 'add_ln1118' <Predicate = (!tmp_15)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1118_23 = zext i9 %add_ln1118"   --->   Operation 55 'zext' 'zext_ln1118_23' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%weights_layer3_weights_V_addr_1 = getelementptr i11 %weights_layer3_weights_V, i64 0, i64 %zext_ln1118_23"   --->   Operation 56 'getelementptr' 'weights_layer3_weights_V_addr_1' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%input_0_addr_8 = getelementptr i32 %input_0, i64 0, i64 %zext_ln61"   --->   Operation 57 'getelementptr' 'input_0_addr_8' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (1.35ns)   --->   "%r_V_8 = load i5 %input_0_addr_8"   --->   Operation 58 'load' 'r_V_8' <Predicate = (!tmp_15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 59 [2/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_1 = load i9 %weights_layer3_weights_V_addr_1"   --->   Operation 59 'load' 'weights_layer3_weights_V_load_1' <Predicate = (!tmp_15)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>

State 5 <SV = 4> <Delay = 6.46>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:61]   --->   Operation 60 'specloopname' 'specloopname_ln61' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%lhs_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_19, i8 0"   --->   Operation 61 'bitconcatenate' 'lhs_12' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.23ns)   --->   "%ret_V = add i40 %lhs_12, i40 %mul_ln1192"   --->   Operation 62 'add' 'ret_V' <Predicate = (!tmp_15)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/2] (1.35ns)   --->   "%r_V_8 = load i5 %input_0_addr_8"   --->   Operation 63 'load' 'r_V_8' <Predicate = (!tmp_15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i32 %r_V_8"   --->   Operation 64 'sext' 'sext_ln1192_17' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_1 = load i9 %weights_layer3_weights_V_addr_1"   --->   Operation 65 'load' 'weights_layer3_weights_V_load_1' <Predicate = (!tmp_15)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i11 %weights_layer3_weights_V_load_1"   --->   Operation 66 'sext' 'sext_ln1192_18' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.88ns)   --->   "%mul_ln1192_8 = mul i40 %sext_ln1192_18, i40 %sext_ln1192_17"   --->   Operation 67 'mul' 'mul_ln1192_8' <Predicate = (!tmp_15)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39"   --->   Operation 68 'partselect' 'tmp_21' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%lhs_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_21, i8 0"   --->   Operation 69 'bitconcatenate' 'lhs_13' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.23ns)   --->   "%ret_V_11 = add i40 %lhs_13, i40 %mul_ln1192_8"   --->   Operation 70 'add' 'ret_V_11' <Predicate = (!tmp_15)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sum_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_11, i32 8, i32 39"   --->   Operation 71 'partselect' 'sum_V' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 72 'br' 'br_ln0' <Predicate = (!tmp_15)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.79>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %zext_ln59" [nn.cpp:67]   --->   Operation 73 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.79ns)   --->   "%store_ln67 = store i32 %sum_V_19, i4 %output_0_addr" [nn.cpp:67]   --->   Operation 74 'store' 'store_ln67' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln59 = or i4 %trunc_ln59, i4 1" [nn.cpp:59]   --->   Operation 75 'or' 'or_ln59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %or_ln59" [nn.cpp:63]   --->   Operation 76 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.48ns)   --->   "%br_ln63 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1" [nn.cpp:63]   --->   Operation 77 'br' 'br_ln63' <Predicate = true> <Delay = 0.48>

State 7 <SV = 4> <Delay = 1.35>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%k_4 = phi i6 %add_ln63_1, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, i6 0, void" [nn.cpp:63]   --->   Operation 78 'phi' 'k_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%sum_V_20 = phi i32 %sum_V_14, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, i32 0, void"   --->   Operation 79 'phi' 'sum_V_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 80 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_4, i32 5" [nn.cpp:63]   --->   Operation 81 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 82 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %tmp_16, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, void" [nn.cpp:63]   --->   Operation 83 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.88ns)   --->   "%add_ln63_1 = add i6 %k_4, i6 2" [nn.cpp:63]   --->   Operation 84 'add' 'add_ln63_1' <Predicate = (!tmp_16)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%k_4_cast8 = zext i6 %k_4" [nn.cpp:63]   --->   Operation 85 'zext' 'k_4_cast8' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %k_4, i4 %or_ln59"   --->   Operation 86 'bitconcatenate' 'tmp_22' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1118_17 = zext i10 %tmp_22"   --->   Operation 87 'zext' 'zext_ln1118_17' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%weights_layer3_weights_V_addr_2 = getelementptr i11 %weights_layer3_weights_V, i64 0, i64 %zext_ln1118_17"   --->   Operation 88 'getelementptr' 'weights_layer3_weights_V_addr_2' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%empty_37 = trunc i6 %k_4" [nn.cpp:63]   --->   Operation 89 'trunc' 'empty_37' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%input_0_addr_9 = getelementptr i32 %input_0, i64 0, i64 %k_4_cast8"   --->   Operation 90 'getelementptr' 'input_0_addr_9' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (1.35ns)   --->   "%r_V_9 = load i5 %input_0_addr_9"   --->   Operation 91 'load' 'r_V_9' <Predicate = (!tmp_16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 92 [2/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_2 = load i9 %weights_layer3_weights_V_addr_2"   --->   Operation 92 'load' 'weights_layer3_weights_V_load_2' <Predicate = (!tmp_16)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>

State 8 <SV = 5> <Delay = 5.23>
ST_8 : Operation 93 [1/2] (1.35ns)   --->   "%r_V_9 = load i5 %input_0_addr_9"   --->   Operation 93 'load' 'r_V_9' <Predicate = (!tmp_16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i32 %r_V_9"   --->   Operation 94 'sext' 'sext_ln1192_19' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 95 [1/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_2 = load i9 %weights_layer3_weights_V_addr_2"   --->   Operation 95 'load' 'weights_layer3_weights_V_load_2' <Predicate = (!tmp_16)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i11 %weights_layer3_weights_V_load_2"   --->   Operation 96 'sext' 'sext_ln1192_20' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (3.88ns)   --->   "%mul_ln1192_9 = mul i40 %sext_ln1192_20, i40 %sext_ln1192_19"   --->   Operation 97 'mul' 'mul_ln1192_9' <Predicate = (!tmp_16)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln63_1 = or i5 %empty_37, i5 1" [nn.cpp:63]   --->   Operation 98 'or' 'or_ln63_1' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i5 %or_ln63_1" [nn.cpp:61]   --->   Operation 99 'zext' 'zext_ln61_1' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %or_ln63_1, i4 %or_ln59"   --->   Operation 100 'bitconcatenate' 'tmp_23' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1118_18 = zext i9 %tmp_23"   --->   Operation 101 'zext' 'zext_ln1118_18' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%weights_layer3_weights_V_addr_3 = getelementptr i11 %weights_layer3_weights_V, i64 0, i64 %zext_ln1118_18"   --->   Operation 102 'getelementptr' 'weights_layer3_weights_V_addr_3' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%input_0_addr_10 = getelementptr i32 %input_0, i64 0, i64 %zext_ln61_1"   --->   Operation 103 'getelementptr' 'input_0_addr_10' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_8 : Operation 104 [2/2] (1.35ns)   --->   "%r_V_10 = load i5 %input_0_addr_10"   --->   Operation 104 'load' 'r_V_10' <Predicate = (!tmp_16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 105 [2/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_3 = load i9 %weights_layer3_weights_V_addr_3"   --->   Operation 105 'load' 'weights_layer3_weights_V_load_3' <Predicate = (!tmp_16)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>

State 9 <SV = 6> <Delay = 6.46>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:61]   --->   Operation 106 'specloopname' 'specloopname_ln61' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%lhs_15 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_20, i8 0"   --->   Operation 107 'bitconcatenate' 'lhs_15' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (1.23ns)   --->   "%ret_V_12 = add i40 %lhs_15, i40 %mul_ln1192_9"   --->   Operation 108 'add' 'ret_V_12' <Predicate = (!tmp_16)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/2] (1.35ns)   --->   "%r_V_10 = load i5 %input_0_addr_10"   --->   Operation 109 'load' 'r_V_10' <Predicate = (!tmp_16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i32 %r_V_10"   --->   Operation 110 'sext' 'sext_ln1192_21' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_9 : Operation 111 [1/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_3 = load i9 %weights_layer3_weights_V_addr_3"   --->   Operation 111 'load' 'weights_layer3_weights_V_load_3' <Predicate = (!tmp_16)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i11 %weights_layer3_weights_V_load_3"   --->   Operation 112 'sext' 'sext_ln1192_22' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (3.88ns)   --->   "%mul_ln1192_10 = mul i40 %sext_ln1192_22, i40 %sext_ln1192_21"   --->   Operation 113 'mul' 'mul_ln1192_10' <Predicate = (!tmp_16)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_12, i32 8, i32 39"   --->   Operation 114 'partselect' 'tmp_24' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%lhs_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_24, i8 0"   --->   Operation 115 'bitconcatenate' 'lhs_16' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (1.23ns)   --->   "%ret_V_13 = add i40 %lhs_16, i40 %mul_ln1192_10"   --->   Operation 116 'add' 'ret_V_13' <Predicate = (!tmp_16)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%sum_V_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_13, i32 8, i32 39"   --->   Operation 117 'partselect' 'sum_V_14' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!tmp_16)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.79>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%output_0_addr_4 = getelementptr i32 %output_0, i64 0, i64 %zext_ln63" [nn.cpp:67]   --->   Operation 119 'getelementptr' 'output_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.79ns)   --->   "%store_ln67 = store i32 %sum_V_20, i4 %output_0_addr_4" [nn.cpp:67]   --->   Operation 120 'store' 'store_ln67' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln59_1 = or i4 %trunc_ln59, i4 2" [nn.cpp:59]   --->   Operation 121 'or' 'or_ln59_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i4 %or_ln59_1" [nn.cpp:63]   --->   Operation 122 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.48ns)   --->   "%br_ln63 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2" [nn.cpp:63]   --->   Operation 123 'br' 'br_ln63' <Predicate = true> <Delay = 0.48>

State 11 <SV = 6> <Delay = 1.35>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%k_5 = phi i6 %add_ln63_2, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, i6 0, void" [nn.cpp:63]   --->   Operation 124 'phi' 'k_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%sum_V_21 = phi i32 %sum_V_16, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, i32 0, void"   --->   Operation 125 'phi' 'sum_V_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 126 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_5, i32 5" [nn.cpp:63]   --->   Operation 127 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 128 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %tmp_17, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, void" [nn.cpp:63]   --->   Operation 129 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.88ns)   --->   "%add_ln63_2 = add i6 %k_5, i6 2" [nn.cpp:63]   --->   Operation 130 'add' 'add_ln63_2' <Predicate = (!tmp_17)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%k_5_cast9 = zext i6 %k_5" [nn.cpp:63]   --->   Operation 131 'zext' 'k_5_cast9' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %k_5, i4 %or_ln59_1"   --->   Operation 132 'bitconcatenate' 'tmp_25' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1118_19 = zext i10 %tmp_25"   --->   Operation 133 'zext' 'zext_ln1118_19' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%weights_layer3_weights_V_addr_4 = getelementptr i11 %weights_layer3_weights_V, i64 0, i64 %zext_ln1118_19"   --->   Operation 134 'getelementptr' 'weights_layer3_weights_V_addr_4' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%empty_39 = trunc i6 %k_5" [nn.cpp:63]   --->   Operation 135 'trunc' 'empty_39' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%input_0_addr_11 = getelementptr i32 %input_0, i64 0, i64 %k_5_cast9"   --->   Operation 136 'getelementptr' 'input_0_addr_11' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_11 : Operation 137 [2/2] (1.35ns)   --->   "%r_V_11 = load i5 %input_0_addr_11"   --->   Operation 137 'load' 'r_V_11' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 138 [2/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_4 = load i9 %weights_layer3_weights_V_addr_4"   --->   Operation 138 'load' 'weights_layer3_weights_V_load_4' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln63_2 = or i5 %empty_39, i5 1" [nn.cpp:63]   --->   Operation 139 'or' 'or_ln63_2' <Predicate = (!tmp_17)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 5.23>
ST_12 : Operation 140 [1/2] (1.35ns)   --->   "%r_V_11 = load i5 %input_0_addr_11"   --->   Operation 140 'load' 'r_V_11' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i32 %r_V_11"   --->   Operation 141 'sext' 'sext_ln1192_23' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_12 : Operation 142 [1/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_4 = load i9 %weights_layer3_weights_V_addr_4"   --->   Operation 142 'load' 'weights_layer3_weights_V_load_4' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i11 %weights_layer3_weights_V_load_4"   --->   Operation 143 'sext' 'sext_ln1192_24' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (3.88ns)   --->   "%mul_ln1192_11 = mul i40 %sext_ln1192_24, i40 %sext_ln1192_23"   --->   Operation 144 'mul' 'mul_ln1192_11' <Predicate = (!tmp_17)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i5 %or_ln63_2" [nn.cpp:61]   --->   Operation 145 'zext' 'zext_ln61_2' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %or_ln63_2, i4 %or_ln59_1"   --->   Operation 146 'bitconcatenate' 'tmp_26' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1118_20 = zext i9 %tmp_26"   --->   Operation 147 'zext' 'zext_ln1118_20' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%weights_layer3_weights_V_addr_5 = getelementptr i11 %weights_layer3_weights_V, i64 0, i64 %zext_ln1118_20"   --->   Operation 148 'getelementptr' 'weights_layer3_weights_V_addr_5' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%input_0_addr_12 = getelementptr i32 %input_0, i64 0, i64 %zext_ln61_2"   --->   Operation 149 'getelementptr' 'input_0_addr_12' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_12 : Operation 150 [2/2] (1.35ns)   --->   "%r_V_12 = load i5 %input_0_addr_12"   --->   Operation 150 'load' 'r_V_12' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 151 [2/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_5 = load i9 %weights_layer3_weights_V_addr_5"   --->   Operation 151 'load' 'weights_layer3_weights_V_load_5' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>

State 13 <SV = 8> <Delay = 6.46>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:61]   --->   Operation 152 'specloopname' 'specloopname_ln61' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%lhs_18 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_21, i8 0"   --->   Operation 153 'bitconcatenate' 'lhs_18' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (1.23ns)   --->   "%ret_V_14 = add i40 %lhs_18, i40 %mul_ln1192_11"   --->   Operation 154 'add' 'ret_V_14' <Predicate = (!tmp_17)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/2] (1.35ns)   --->   "%r_V_12 = load i5 %input_0_addr_12"   --->   Operation 155 'load' 'r_V_12' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1192_25 = sext i32 %r_V_12"   --->   Operation 156 'sext' 'sext_ln1192_25' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_13 : Operation 157 [1/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_5 = load i9 %weights_layer3_weights_V_addr_5"   --->   Operation 157 'load' 'weights_layer3_weights_V_load_5' <Predicate = (!tmp_17)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i11 %weights_layer3_weights_V_load_5"   --->   Operation 158 'sext' 'sext_ln1192_26' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (3.88ns)   --->   "%mul_ln1192_12 = mul i40 %sext_ln1192_26, i40 %sext_ln1192_25"   --->   Operation 159 'mul' 'mul_ln1192_12' <Predicate = (!tmp_17)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_14, i32 8, i32 39"   --->   Operation 160 'partselect' 'tmp_27' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%lhs_19 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_27, i8 0"   --->   Operation 161 'bitconcatenate' 'lhs_19' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (1.23ns)   --->   "%ret_V_15 = add i40 %lhs_19, i40 %mul_ln1192_12"   --->   Operation 162 'add' 'ret_V_15' <Predicate = (!tmp_17)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%sum_V_16 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_15, i32 8, i32 39"   --->   Operation 163 'partselect' 'sum_V_16' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2"   --->   Operation 164 'br' 'br_ln0' <Predicate = (!tmp_17)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 0.79>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%output_0_addr_5 = getelementptr i32 %output_0, i64 0, i64 %zext_ln63_1" [nn.cpp:67]   --->   Operation 165 'getelementptr' 'output_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.79ns)   --->   "%store_ln67 = store i32 %sum_V_21, i4 %output_0_addr_5" [nn.cpp:67]   --->   Operation 166 'store' 'store_ln67' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%or_ln59_2 = or i4 %trunc_ln59, i4 3" [nn.cpp:59]   --->   Operation 167 'or' 'or_ln59_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i4 %or_ln59_2" [nn.cpp:63]   --->   Operation 168 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.48ns)   --->   "%br_ln63 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3" [nn.cpp:63]   --->   Operation 169 'br' 'br_ln63' <Predicate = true> <Delay = 0.48>

State 15 <SV = 8> <Delay = 1.35>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%k_6 = phi i6 %add_ln63_3, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, i6 0, void" [nn.cpp:63]   --->   Operation 170 'phi' 'k_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_6, i32 5" [nn.cpp:63]   --->   Operation 171 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %tmp_18, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, void" [nn.cpp:63]   --->   Operation 172 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.88ns)   --->   "%add_ln63_3 = add i6 %k_6, i6 2" [nn.cpp:63]   --->   Operation 173 'add' 'add_ln63_3' <Predicate = (!tmp_18)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%k_6_cast10 = zext i6 %k_6" [nn.cpp:63]   --->   Operation 174 'zext' 'k_6_cast10' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %k_6, i4 %or_ln59_2"   --->   Operation 175 'bitconcatenate' 'tmp_28' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1118_21 = zext i10 %tmp_28"   --->   Operation 176 'zext' 'zext_ln1118_21' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%weights_layer3_weights_V_addr_6 = getelementptr i11 %weights_layer3_weights_V, i64 0, i64 %zext_ln1118_21"   --->   Operation 177 'getelementptr' 'weights_layer3_weights_V_addr_6' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%empty_41 = trunc i6 %k_6" [nn.cpp:63]   --->   Operation 178 'trunc' 'empty_41' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%input_0_addr_13 = getelementptr i32 %input_0, i64 0, i64 %k_6_cast10"   --->   Operation 179 'getelementptr' 'input_0_addr_13' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_15 : Operation 180 [2/2] (1.35ns)   --->   "%r_V_13 = load i5 %input_0_addr_13"   --->   Operation 180 'load' 'r_V_13' <Predicate = (!tmp_18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 181 [2/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_6 = load i9 %weights_layer3_weights_V_addr_6"   --->   Operation 181 'load' 'weights_layer3_weights_V_load_6' <Predicate = (!tmp_18)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%or_ln63_3 = or i5 %empty_41, i5 1" [nn.cpp:63]   --->   Operation 182 'or' 'or_ln63_3' <Predicate = (!tmp_18)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 5.23>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%sum_V_22 = phi i32 %sum_V_18, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, i32 0, void"   --->   Operation 183 'phi' 'sum_V_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 184 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 185 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/2] (1.35ns)   --->   "%r_V_13 = load i5 %input_0_addr_13"   --->   Operation 186 'load' 'r_V_13' <Predicate = (!tmp_18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i32 %r_V_13"   --->   Operation 187 'sext' 'sext_ln1192_27' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_16 : Operation 188 [1/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_6 = load i9 %weights_layer3_weights_V_addr_6"   --->   Operation 188 'load' 'weights_layer3_weights_V_load_6' <Predicate = (!tmp_18)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i11 %weights_layer3_weights_V_load_6"   --->   Operation 189 'sext' 'sext_ln1192_28' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (3.88ns)   --->   "%mul_ln1192_13 = mul i40 %sext_ln1192_28, i40 %sext_ln1192_27"   --->   Operation 190 'mul' 'mul_ln1192_13' <Predicate = (!tmp_18)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i5 %or_ln63_3" [nn.cpp:61]   --->   Operation 191 'zext' 'zext_ln61_3' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %or_ln63_3, i4 %or_ln59_2"   --->   Operation 192 'bitconcatenate' 'tmp_29' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln1118_22 = zext i9 %tmp_29"   --->   Operation 193 'zext' 'zext_ln1118_22' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%weights_layer3_weights_V_addr_7 = getelementptr i11 %weights_layer3_weights_V, i64 0, i64 %zext_ln1118_22"   --->   Operation 194 'getelementptr' 'weights_layer3_weights_V_addr_7' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%input_0_addr_14 = getelementptr i32 %input_0, i64 0, i64 %zext_ln61_3"   --->   Operation 195 'getelementptr' 'input_0_addr_14' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_16 : Operation 196 [2/2] (1.35ns)   --->   "%r_V_14 = load i5 %input_0_addr_14"   --->   Operation 196 'load' 'r_V_14' <Predicate = (!tmp_18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 197 [2/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_7 = load i9 %weights_layer3_weights_V_addr_7"   --->   Operation 197 'load' 'weights_layer3_weights_V_load_7' <Predicate = (!tmp_18)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>

State 17 <SV = 10> <Delay = 6.46>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:61]   --->   Operation 198 'specloopname' 'specloopname_ln61' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%lhs_21 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_22, i8 0"   --->   Operation 199 'bitconcatenate' 'lhs_21' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (1.23ns)   --->   "%ret_V_16 = add i40 %lhs_21, i40 %mul_ln1192_13"   --->   Operation 200 'add' 'ret_V_16' <Predicate = (!tmp_18)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/2] (1.35ns)   --->   "%r_V_14 = load i5 %input_0_addr_14"   --->   Operation 201 'load' 'r_V_14' <Predicate = (!tmp_18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i32 %r_V_14"   --->   Operation 202 'sext' 'sext_ln1192_29' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_17 : Operation 203 [1/2] (1.35ns)   --->   "%weights_layer3_weights_V_load_7 = load i9 %weights_layer3_weights_V_addr_7"   --->   Operation 203 'load' 'weights_layer3_weights_V_load_7' <Predicate = (!tmp_18)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 512> <ROM>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i11 %weights_layer3_weights_V_load_7"   --->   Operation 204 'sext' 'sext_ln1192_30' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (3.88ns)   --->   "%mul_ln1192_14 = mul i40 %sext_ln1192_30, i40 %sext_ln1192_29"   --->   Operation 205 'mul' 'mul_ln1192_14' <Predicate = (!tmp_18)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_16, i32 8, i32 39"   --->   Operation 206 'partselect' 'tmp_30' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%lhs_22 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_30, i8 0"   --->   Operation 207 'bitconcatenate' 'lhs_22' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (1.23ns)   --->   "%ret_V_17 = add i40 %lhs_22, i40 %mul_ln1192_14"   --->   Operation 208 'add' 'ret_V_17' <Predicate = (!tmp_18)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%sum_V_18 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_17, i32 8, i32 39"   --->   Operation 209 'partselect' 'sum_V_18' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3"   --->   Operation 210 'br' 'br_ln0' <Predicate = (!tmp_18)> <Delay = 0.00>

State 18 <SV = 10> <Delay = 0.87>
ST_18 : Operation 211 [1/1] (0.87ns)   --->   "%add_ln59 = add i5 %j, i5 4" [nn.cpp:59]   --->   Operation 211 'add' 'add_ln59' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%output_0_addr_6 = getelementptr i32 %output_0, i64 0, i64 %zext_ln63_2" [nn.cpp:67]   --->   Operation 212 'getelementptr' 'output_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.79ns)   --->   "%store_ln67 = store i32 %sum_V_22, i4 %output_0_addr_6" [nn.cpp:67]   --->   Operation 213 'store' 'store_ln67' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 214 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', nn.cpp:59) with incoming values : ('add_ln59', nn.cpp:59) [7]  (0.489 ns)

 <State 2>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', nn.cpp:63) with incoming values : ('add_ln63', nn.cpp:63) [18]  (0.489 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'phi' operation ('k', nn.cpp:63) with incoming values : ('add_ln63', nn.cpp:63) [18]  (0 ns)
	'getelementptr' operation ('input_0_addr') [33]  (0 ns)
	'load' operation ('r.V') on array 'input_0' [34]  (1.35 ns)

 <State 4>: 5.23ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [34]  (1.35 ns)
	'mul' operation ('mul_ln1192') [38]  (3.88 ns)

 <State 5>: 6.47ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [48]  (1.35 ns)
	'mul' operation ('mul_ln1192_8') [52]  (3.88 ns)
	'add' operation ('ret.V') [55]  (1.23 ns)

 <State 6>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr', nn.cpp:67) [59]  (0 ns)
	'store' operation ('store_ln67', nn.cpp:67) of variable 'sum.V' on array 'output_0' [60]  (0.79 ns)

 <State 7>: 1.35ns
The critical path consists of the following:
	'phi' operation ('k', nn.cpp:63) with incoming values : ('add_ln63_1', nn.cpp:63) [65]  (0 ns)
	'getelementptr' operation ('input_0_addr_9') [79]  (0 ns)
	'load' operation ('r.V') on array 'input_0' [80]  (1.35 ns)

 <State 8>: 5.23ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [80]  (1.35 ns)
	'mul' operation ('mul_ln1192_9') [84]  (3.88 ns)

 <State 9>: 6.47ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [93]  (1.35 ns)
	'mul' operation ('mul_ln1192_10') [97]  (3.88 ns)
	'add' operation ('ret.V') [100]  (1.23 ns)

 <State 10>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_4', nn.cpp:67) [104]  (0 ns)
	'store' operation ('store_ln67', nn.cpp:67) of variable 'sum.V' on array 'output_0' [105]  (0.79 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'phi' operation ('k', nn.cpp:63) with incoming values : ('add_ln63_2', nn.cpp:63) [110]  (0 ns)
	'getelementptr' operation ('input_0_addr_11') [124]  (0 ns)
	'load' operation ('r.V') on array 'input_0' [125]  (1.35 ns)

 <State 12>: 5.23ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [125]  (1.35 ns)
	'mul' operation ('mul_ln1192_11') [129]  (3.88 ns)

 <State 13>: 6.47ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [138]  (1.35 ns)
	'mul' operation ('mul_ln1192_12') [142]  (3.88 ns)
	'add' operation ('ret.V') [145]  (1.23 ns)

 <State 14>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_5', nn.cpp:67) [149]  (0 ns)
	'store' operation ('store_ln67', nn.cpp:67) of variable 'sum.V' on array 'output_0' [150]  (0.79 ns)

 <State 15>: 1.35ns
The critical path consists of the following:
	'phi' operation ('k', nn.cpp:63) with incoming values : ('add_ln63_3', nn.cpp:63) [155]  (0 ns)
	'getelementptr' operation ('input_0_addr_13') [169]  (0 ns)
	'load' operation ('r.V') on array 'input_0' [170]  (1.35 ns)

 <State 16>: 5.23ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [170]  (1.35 ns)
	'mul' operation ('mul_ln1192_13') [174]  (3.88 ns)

 <State 17>: 6.47ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [183]  (1.35 ns)
	'mul' operation ('mul_ln1192_14') [187]  (3.88 ns)
	'add' operation ('ret.V') [190]  (1.23 ns)

 <State 18>: 0.878ns
The critical path consists of the following:
	'add' operation ('add_ln59', nn.cpp:59) [194]  (0.878 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
