#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec 10 22:12:50 2021
# Process ID: 969246
# Current directory: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_rsa_wrapper_0_0_synth_1
# Command line: vivado -log rsa_project_rsa_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rsa_project_rsa_wrapper_0_0.tcl
# Log file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_rsa_wrapper_0_0_synth_1/rsa_project_rsa_wrapper_0_0.vds
# Journal file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_rsa_wrapper_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source rsa_project_rsa_wrapper_0_0.tcl -notrace
Command: synth_design -top rsa_project_rsa_wrapper_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 969261 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1331.047 ; gain = 83.723 ; free physical = 9954 ; free virtual = 32069
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rsa_project_rsa_wrapper_0_0' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rsa_wrapper_0_0/synth/rsa_project_rsa_wrapper_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'rsa_wrapper' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/rsa_wrapper.v:3]
	Parameter STATE_BITS bound to: 3 - type: integer 
	Parameter STATE_WAIT_FOR_CMD bound to: 3'b000 
	Parameter STATE_READ_DATA bound to: 3'b001 
	Parameter STATE_COMPUTE bound to: 3'b010 
	Parameter STATE_ENCRYPT bound to: 3'b011 
	Parameter STATE_DECRYPT bound to: 3'b100 
	Parameter STATE_WRITE_DATA bound to: 3'b101 
	Parameter STATE_ASSERT_DONE bound to: 3'b110 
	Parameter STATE_WAIT_FOR_RESULT bound to: 3'b111 
	Parameter CMD_READ bound to: 0 - type: integer 
	Parameter CMD_ENCRYPT bound to: 1 - type: integer 
	Parameter CMD_WRITE bound to: 2 - type: integer 
	Parameter CMD_DECRYPT bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/rsa_wrapper.v:58]
INFO: [Synth 8-6157] synthesizing module 'montgomery_exp' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:171]
INFO: [Synth 8-6157] synthesizing module 'montgomery' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:3]
INFO: [Synth 8-6157] synthesizing module 'mpadder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:53]
INFO: [Synth 8-6157] synthesizing module 'carry_sel_adder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:6]
INFO: [Synth 8-6155] done synthesizing module 'carry_sel_adder' (1#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:6]
INFO: [Synth 8-6157] synthesizing module 'carry_sel_adder_dsp' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:27]
INFO: [Synth 8-638] synthesizing module 'adder_DSP' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/ip/adder_DSP/synth/adder_DSP.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 41 - type: integer 
	Parameter C_B_WIDTH bound to: 41 - type: integer 
	Parameter C_OUT_WIDTH bound to: 41 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000000000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 1 - type: integer 
	Parameter C_HAS_C_OUT bound to: 1 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/ip/adder_DSP/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/ip/adder_DSP/synth/adder_DSP.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'adder_DSP' (9#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/ip/adder_DSP/synth/adder_DSP.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'carry_sel_adder_dsp' (10#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:27]
INFO: [Synth 8-226] default block is never used [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:102]
WARNING: [Synth 8-6090] variable 'result' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:127]
INFO: [Synth 8-6155] done synthesizing module 'mpadder' (11#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:53]
WARNING: [Synth 8-689] width (1028) of port connection 'in_a' does not match port width (1027) of module 'mpadder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:82]
WARNING: [Synth 8-689] width (1028) of port connection 'in_a' does not match port width (1027) of module 'mpadder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:123]
INFO: [Synth 8-6155] done synthesizing module 'montgomery' (12#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:3]
WARNING: [Synth 8-689] width (1024) of port connection 'result' does not match port width (1028) of module 'montgomery' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:315]
WARNING: [Synth 8-689] width (1024) of port connection 'result' does not match port width (1028) of module 'montgomery' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:328]
WARNING: [Synth 8-6014] Unused sequential element start_d_reg was removed.  [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:250]
INFO: [Synth 8-6155] done synthesizing module 'montgomery_exp' (13#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:171]
WARNING: [Synth 8-6014] Unused sequential element core_data_reg was removed.  [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/rsa_wrapper.v:161]
INFO: [Synth 8-6155] done synthesizing module 'rsa_wrapper' (14#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/rsa_wrapper.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rsa_project_rsa_wrapper_0_0' (15#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rsa_wrapper_0_0/synth/rsa_project_rsa_wrapper_0_0.v:58]
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEA1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEA2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEB1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEB2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEAD
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CED
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEC
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CECARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CECTRL
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEALUMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEINMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEM
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEP
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRA
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRB
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRC
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRD
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRALLCARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRCTRL
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRALUMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRINMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRM
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRP
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port CLK
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port BYPASS
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_viv has unconnected port SINIT
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1410.672 ; gain = 163.348 ; free physical = 9943 ; free virtual = 32060
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1410.672 ; gain = 163.348 ; free physical = 9950 ; free virtual = 32068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1410.672 ; gain = 163.348 ; free physical = 9950 ; free virtual = 32068
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rsa_wrapper_0_0/rsa_project_rsa_wrapper_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rsa_wrapper_0_0/rsa_project_rsa_wrapper_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_rsa_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_rsa_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1907.703 ; gain = 9.000 ; free physical = 9471 ; free virtual = 31631
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1907.703 ; gain = 660.379 ; free physical = 9711 ; free virtual = 31877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1907.703 ; gain = 660.379 ; free physical = 9711 ; free virtual = 31877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_0/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_0/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_1/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_1/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_2/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_2/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_3/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_3/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_4/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_4/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_5/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_5/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_6/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_6/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_7/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_7/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_8/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_B/adder_dsp_8/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_0/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_0/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_1/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_1/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_2/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_2/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_3/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_3/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_4/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_4/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_5/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_5/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_6/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_6/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_7/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_7/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_8/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_0/adder_M/adder_dsp_8/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_0/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_0/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_1/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_1/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_2/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_2/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_3/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_3/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_4/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_4/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_5/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_5/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_6/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_6/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_7/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_7/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_8/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_B/adder_dsp_8/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_0/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_0/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_1/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_1/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_2/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_2/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_3/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_3/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_4/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_4/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_5/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_5/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_6/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_6/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_7/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_7/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_8/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mont_exp/multi_1/adder_M/adder_dsp_8/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_rsa_wrapper_0_0_synth_1/dont_touch.xdc, line 12).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1907.703 ; gain = 660.379 ; free physical = 9697 ; free virtual = 31863
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'rsa_wrapper'
INFO: [Synth 8-802] inferred FSM for state register 'param_cnt_reg' in module 'rsa_wrapper'
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "encrpyt_mode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exp_resetn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "r2modn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rmodn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "param_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE0 |                            00010 |                              001
                 iSTATE1 |                            00100 |                              010
                 iSTATE2 |                            01000 |                              011
                 iSTATE3 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'param_cnt_reg' using encoding 'one-hot' in module 'rsa_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      STATE_WAIT_FOR_CMD |                         00000001 |                              000
         STATE_READ_DATA |                         00000010 |                              001
           STATE_ENCRYPT |                         00000100 |                              011
           STATE_DECRYPT |                         00001000 |                              100
           STATE_COMPUTE |                         00010000 |                              010
   STATE_WAIT_FOR_RESULT |                         00100000 |                              111
        STATE_WRITE_DATA |                         01000000 |                              101
       STATE_ASSERT_DONE |                         10000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'rsa_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1907.703 ; gain = 660.379 ; free physical = 9677 ; free virtual = 31845
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |montgomery__xdcDup__1__GB0 |           1|     18561|
|2     |mpadder__xdcDup__2         |           1|      9257|
|3     |montgomery__GB0            |           1|     18561|
|4     |mpadder                    |           1|      9257|
|5     |montgomery_exp__GC0        |           1|     13381|
|6     |rsa_wrapper__GC0           |           1|      5344|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[40]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[39]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[38]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[37]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[36]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[35]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[34]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[33]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[32]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[31]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[30]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[29]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[28]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[27]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[26]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[25]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[24]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[23]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[22]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[21]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[20]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[19]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[18]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[17]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[16]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[15]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[14]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[13]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[12]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[11]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[10]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[9]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[8]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[7]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[6]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[5]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[4]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[3]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[2]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[1]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[0]) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/C1_reg) is unused and will be removed from module mpadder__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[40]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[39]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[38]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[37]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[36]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[35]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[34]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[33]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[32]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[31]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[30]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[29]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[28]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[27]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[26]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[25]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[24]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[23]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[22]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[21]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[20]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[19]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[18]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[17]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[16]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[15]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[14]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[13]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[12]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[11]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[10]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[9]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[8]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[7]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[6]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[5]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[4]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[3]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[2]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[1]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/S1_reg[0]) is unused and will be removed from module mpadder__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (adder_dsp_0/C1_reg) is unused and will be removed from module mpadder__xdcDup__3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1907.703 ; gain = 660.379 ; free physical = 9573 ; free virtual = 31762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |montgomery__xdcDup__1__GB0 |           1|     24601|
|2     |mpadder__xdcDup__2         |           1|      8279|
|3     |montgomery__GB0            |           1|     24601|
|4     |mpadder                    |           1|      8279|
|5     |montgomery_exp__GC0        |           1|     23619|
|6     |rsa_wrapper__GC0           |           1|      5225|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 1907.703 ; gain = 660.379 ; free physical = 9426 ; free virtual = 31621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 1983.688 ; gain = 736.363 ; free physical = 9243 ; free virtual = 31441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |montgomery__xdcDup__1__GB0 |           1|     24601|
|2     |mpadder__xdcDup__2         |           1|      8279|
|3     |mpadder                    |           1|      8279|
|4     |rsa_wrapper_GT0            |           1|     24601|
|5     |rsa_wrapper_GT1            |           1|     28844|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (mont_exp/multi_0/regC_Q_reg[1027]) is unused and will be removed from module rsa_wrapper.
WARNING: [Synth 8-3332] Sequential element (mont_exp/multi_1/regC_Q_reg[1027]) is unused and will be removed from module rsa_wrapper.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:01 ; elapsed = 00:02:11 . Memory (MB): peak = 2019.148 ; gain = 771.824 ; free physical = 9305 ; free virtual = 31501
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:14 . Memory (MB): peak = 2019.148 ; gain = 771.824 ; free physical = 9299 ; free virtual = 31495
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:14 . Memory (MB): peak = 2019.148 ; gain = 771.824 ; free physical = 9299 ; free virtual = 31495
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:20 . Memory (MB): peak = 2019.148 ; gain = 771.824 ; free physical = 9294 ; free virtual = 31490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:20 . Memory (MB): peak = 2019.148 ; gain = 771.824 ; free physical = 9294 ; free virtual = 31490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:24 . Memory (MB): peak = 2019.148 ; gain = 771.824 ; free physical = 9293 ; free virtual = 31489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:02:24 . Memory (MB): peak = 2019.148 ; gain = 771.824 ; free physical = 9293 ; free virtual = 31489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1344|
|2     |DSP48E1 |    72|
|3     |LUT1    |    33|
|4     |LUT2    |   771|
|5     |LUT3    |  5599|
|6     |LUT4    |  3151|
|7     |LUT5    |  8761|
|8     |LUT6    |  2439|
|9     |FDRE    | 26921|
|10    |FDSE    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:24 . Memory (MB): peak = 2019.148 ; gain = 771.824 ; free physical = 9293 ; free virtual = 31489
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 86 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 2019.148 ; gain = 274.793 ; free physical = 9368 ; free virtual = 31564
Synthesis Optimization Complete : Time (s): cpu = 00:02:14 ; elapsed = 00:02:24 . Memory (MB): peak = 2019.156 ; gain = 771.824 ; free physical = 9367 ; free virtual = 31563
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1416 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 128 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:31 . Memory (MB): peak = 2051.164 ; gain = 815.570 ; free physical = 9382 ; free virtual = 31582
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_rsa_wrapper_0_0_synth_1/rsa_project_rsa_wrapper_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2075.176 ; gain = 24.012 ; free physical = 9386 ; free virtual = 31591
INFO: [Coretcl 2-1174] Renamed 576 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_rsa_wrapper_0_0_synth_1/rsa_project_rsa_wrapper_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 9345 ; free virtual = 31578
INFO: [runtcl-4] Executing : report_utilization -file rsa_project_rsa_wrapper_0_0_utilization_synth.rpt -pb rsa_project_rsa_wrapper_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 9341 ; free virtual = 31574
INFO: [Common 17-206] Exiting Vivado at Fri Dec 10 22:15:52 2021...
