// Seed: 133358345
module module_0 (
    id_1
);
  input wire id_1;
  always_latch begin
    $display(1'b0 - 1'b0, id_1, id_1);
  end
  tri id_2;
  assign id_2 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    output tri0  id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    output tri0  id_4,
    input  wor   id_5
    , id_11,
    output uwire id_6,
    output wand  id_7,
    input  tri0  id_8,
    input  wor   id_9
);
  module_0(
      id_11
  );
endmodule
