
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010147                       # Number of seconds simulated
sim_ticks                                 10147405185                       # Number of ticks simulated
final_tick                               536334389949                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 192760                       # Simulator instruction rate (inst/s)
host_op_rate                                   248430                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 247514                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345484                       # Number of bytes of host memory used
host_seconds                                 40997.37                       # Real time elapsed on the host
sim_insts                                  7902637375                       # Number of instructions simulated
sim_ops                                   10184983099                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       102144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       192512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       167424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       165248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       123904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       192512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       166144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       265088                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1409536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34560                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       551040                       # Number of bytes written to this memory
system.physmem.bytes_written::total            551040                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          798                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1504                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1308                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1291                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          968                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1504                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1298                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2071                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11012                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4305                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4305                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       466720                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10066022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       340580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18971550                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       428878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16499193                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       391036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16284754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       517177                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12210412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       378422                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18971550                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       416264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16373053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       466720                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     26123723                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               138906053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       466720                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       340580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       428878                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       391036                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       517177                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       378422                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       416264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       466720                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3405797                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54303538                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54303538                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54303538                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       466720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10066022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       340580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18971550                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       428878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16499193                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       391036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16284754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       517177                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12210412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       378422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18971550                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       416264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16373053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       466720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     26123723                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              193209590                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24334306                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2212689                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1842072                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202755                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       847055                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          807778                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237930                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9515                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19236310                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12135284                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2212689                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1045708                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2528488                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         566717                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        595162                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1196359                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193795                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22722071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.656570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.032805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20193583     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          154859      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          194468      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          309977      1.36%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130479      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168569      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195351      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           90254      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1284531      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22722071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090929                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498690                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19122802                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       719768                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2516424                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1248                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        361827                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336797                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14836373                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1635                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        361827                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19142690                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          61782                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       603363                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2497762                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54643                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14744878                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7705                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        38107                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20587612                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68564004                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68564004                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3399562                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3550                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1844                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           193402                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1384302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721707                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8203                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       165035                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14394197                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3566                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13797003                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        13676                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1773523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3626120                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22722071                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.607207                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.328064                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16877326     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2664795     11.73%     86.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1089627      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       611487      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       827445      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255767      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       250300      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134514      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10810      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22722071                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94437     78.77%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13101     10.93%     89.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12357     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11622057     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188453      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1265539      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       719249      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13797003                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.566977                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             119895                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008690                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50449648                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16171375                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13434114                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13916898                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10217                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       266960                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11486                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        361827                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47144                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6085                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14397769                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10939                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1384302                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721707                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1845                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118830                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114993                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233823                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13554247                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243793                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242756                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1962937                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1916042                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            719144                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.557002                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13434193                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13434114                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8049040                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21624745                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.552065                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372214                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2075488                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204266                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22360244                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.551083                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371224                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17142731     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2645020     11.83%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960883      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       477556      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       437162      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183403      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       182083      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86507      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       244899      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22360244                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       244899                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36513111                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29157540                       # The number of ROB writes
system.switch_cpus0.timesIdled                 294233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1612235                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.433430                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.433430                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.410943                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.410943                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60983783                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18771234                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13717097                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus1.numCycles                24334306                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1850425                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1655749                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       148466                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1236613                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1219358                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          107767                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4402                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19610663                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10516436                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1850425                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1327125                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2343153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         490081                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        271743                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1187590                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       145417                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22566373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.520581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.760243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20223220     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          361329      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          176555      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          357486      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          110293      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          331741      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           51211      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           82711      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          871827      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22566373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.076042                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.432165                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19389755                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       497441                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2338353                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1903                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        338917                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       170972                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1897                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      11726433                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4516                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        338917                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19415101                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         297943                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       123090                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2314593                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        76725                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      11709266                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          9266                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        60490                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     15307946                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     53005536                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     53005536                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     12363184                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2944742                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1532                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          780                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           168527                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2144976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       334745                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         2224                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        75939                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          11646820                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1536                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         10888865                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7261                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2137406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4398640                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22566373                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.482526                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.093741                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17791810     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1487075      6.59%     85.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1616406      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       933475      4.14%     96.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       473331      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       119206      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       139063      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3235      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         2772      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22566373                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          17961     57.54%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7247     23.22%     80.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         6007     19.24%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8517181     78.22%     78.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        83006      0.76%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          754      0.01%     78.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1956407     17.97%     96.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       331517      3.04%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      10888865                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.447470                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              31215                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002867                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     44382579                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     13785792                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     10610033                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      10920080                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         8602                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       441301                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9229                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        338917                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         201114                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9412                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     11648365                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          458                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2144976                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       334745                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          777                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3947                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          196                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        99688                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        57814                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       157502                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     10753700                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1930160                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       135165                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2261648                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1637732                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            331488                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.441915                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              10612869                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             10610033                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6426605                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         13860878                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.436011                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.463651                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8459268                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      9494065                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2154721                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1519                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       147346                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22227456                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.427132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.299053                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18708097     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1371725      6.17%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       892130      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       278836      1.25%     95.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       469486      2.11%     97.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        89623      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        56694      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        51571      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       309294      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22227456                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8459268                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       9494065                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2029187                       # Number of memory references committed
system.switch_cpus1.commit.loads              1703671                       # Number of loads committed
system.switch_cpus1.commit.membars                758                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1459528                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          8287979                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       115896                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       309294                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            33566922                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           23636781                       # The number of ROB writes
system.switch_cpus1.timesIdled                 441246                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1767933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8459268                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              9494065                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8459268                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.876644                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.876644                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.347627                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.347627                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        50033332                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       13793117                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12507003                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1518                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                24334306                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1990700                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1633038                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       197134                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       837583                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          777543                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          204023                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8839                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19034004                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11311035                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1990700                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       981566                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2487957                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         558342                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        552655                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1173469                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       195381                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     22432720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.967995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        19944763     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          268933      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          313169      1.40%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          171832      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          196504      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          108787      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           74454      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          191859      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1162419      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     22432720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081806                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464818                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        18877748                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       712221                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2466443                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        20276                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        356030                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       322231                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2074                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13803999                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10674                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        356030                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        18908756                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         262745                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       364133                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2456869                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        84185                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13794342                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         20787                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        39567                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     19177418                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     64228362                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     64228362                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16372976                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2804442                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3609                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2013                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           228396                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1318773                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       717123                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        18234                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       158571                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13771897                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3619                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13017070                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        18134                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1714839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3967898                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          401                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     22432720                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580272                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269637                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16945156     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2209444      9.85%     85.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1186554      5.29%     90.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       820321      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       715980      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       365136      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        89879      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        57319      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        42931      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     22432720                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3412     12.15%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         11899     42.38%     54.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12766     45.47%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10895395     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       203164      1.56%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1595      0.01%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1205116      9.26%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       711800      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13017070                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534927                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              28077                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002157                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     48513071                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15490489                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12798909                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13045147                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        32343                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       233484                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        14859                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          798                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        356030                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         216845                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13644                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13775544                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         4192                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1318773                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       717123                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2012                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9703                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       114554                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       110130                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       224684                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12822481                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1131190                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       194589                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1842785                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1794851                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            711595                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526930                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12799221                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12798909                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7608221                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         19919662                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.525962                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381945                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9615937                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11797798                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1977962                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3218                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       198076                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22076690                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534401                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.352971                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17256028     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2235509     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       936907      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       562336      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       390555      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       252238      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       130768      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       105343      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       207006      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22076690                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9615937                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11797798                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1787553                       # Number of memory references committed
system.switch_cpus2.commit.loads              1085289                       # Number of loads committed
system.switch_cpus2.commit.membars               1606                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1688523                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10636213                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       240067                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       207006                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35645379                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27907566                       # The number of ROB writes
system.switch_cpus2.timesIdled                 292948                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1901586                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9615937                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11797798                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9615937                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.530622                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.530622                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.395160                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.395160                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        57849016                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17766566                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12886916                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3214                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                24334306                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1988217                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1630387                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       197286                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       841237                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          778838                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          204238                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8907                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19043158                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11301353                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1988217                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       983076                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2487821                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         556962                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        548967                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1174139                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       195664                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22436487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.966765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        19948666     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          268964      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          313216      1.40%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          172282      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          197706      0.88%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          108854      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           75023      0.33%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          191366      0.85%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1160410      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22436487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081704                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464421                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        18888468                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       706966                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2467338                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19231                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        354482                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       322383                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2061                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13794548                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        10640                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        354482                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        18918184                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         241268                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       382707                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2458028                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        81816                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13785529                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         20260                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        38748                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19161397                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     64191812                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     64191812                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16373185                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2788206                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3616                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2017                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           221731                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1317739                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       717298                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18427                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       156933                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13763491                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3619                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13014356                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17330                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1704911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3940462                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          401                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22436487                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580053                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269392                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16949249     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2210686      9.85%     85.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1185224      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       819954      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       716323      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       365682      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        88801      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        57692      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        42876      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22436487                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3340     11.91%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         11881     42.38%     54.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12816     45.71%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10893524     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       203306      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1595      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1204367      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       711564      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13014356                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534815                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              28037                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002154                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     48510566                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15472157                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12797748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13042393                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        32747                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       232438                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        15027                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          798                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        354482                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         194977                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13412                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13767132                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         3048                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1317739                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       717298                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2012                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9512                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          139                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       114879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109691                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       224570                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12820826                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1131020                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       193530                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1842372                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1794811                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            711352                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.526862                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12798041                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12797748                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7605749                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         19912654                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.525914                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381956                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9616058                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11797939                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1969339                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3218                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       198272                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22082005                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534278                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.352745                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17260980     78.17%     78.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2235660     10.12%     88.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       936963      4.24%     92.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       562523      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       390624      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       252224      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       131026      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       105028      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       206977      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22082005                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9616058                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11797939                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1787568                       # Number of memory references committed
system.switch_cpus3.commit.loads              1085297                       # Number of loads committed
system.switch_cpus3.commit.membars               1606                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1688543                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10636338                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       240069                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       206977                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35642241                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           27889058                       # The number of ROB writes
system.switch_cpus3.timesIdled                 293238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1897819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9616058                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11797939                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9616058                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.530591                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.530591                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395165                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395165                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        57843600                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17762183                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12877313                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3214                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                24334306                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2015315                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1648739                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       199184                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       823430                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          790612                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          207773                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9015                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19414896                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11273088                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2015315                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       998385                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2350634                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         545279                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        401657                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1189614                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       199290                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22510708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.958593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20160074     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          108896      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          172653      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          235425      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          241928      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          204677      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          115012      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          172565      0.77%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1099478      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22510708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082818                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463259                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19219816                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       598735                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2346259                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2640                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        343257                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       331824                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13832222                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1552                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        343257                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19271980                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         125133                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       354157                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2297400                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       118778                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13827239                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         15656                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        52039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19294092                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     64322322                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     64322322                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16688995                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2605065                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3323                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1683                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           359404                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1295016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       700591                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8080                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       224054                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13810290                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13104214                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1920                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1548241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3714733                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22510708                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582132                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270104                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16923469     75.18%     75.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2331260     10.36%     85.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1170753      5.20%     90.74% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       855229      3.80%     94.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       676474      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       276308      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       174210      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        90975      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        12030      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22510708                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2697     12.41%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8033     36.98%     49.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        10995     50.61%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11021542     84.11%     84.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       195408      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1640      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1187366      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       698258      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13104214                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.538508                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              21725                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001658                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     48742779                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15361933                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12904722                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13125939                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        25579                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       210520                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10673                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        343257                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          98650                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        11589                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13813652                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          126                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1295016                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       700591                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1683                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          9839                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       115098                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       112190                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       227288                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12920827                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1116280                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       183385                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1814479                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1835106                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            698199                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.530972                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12904845                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12904722                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7406335                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         19964869                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530310                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.370968                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9729005                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11971921                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1841724                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       201448                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22167451                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.540068                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.382108                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17218840     77.68%     77.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2471331     11.15%     88.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       916431      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       437531      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       391005      1.76%     96.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       213140      0.96%     97.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       171740      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        84489      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       262944      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22167451                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9729005                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11971921                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1774411                       # Number of memory references committed
system.switch_cpus4.commit.loads              1084493                       # Number of loads committed
system.switch_cpus4.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1726492                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10786511                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       246590                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       262944                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35718074                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           27970590                       # The number of ROB writes
system.switch_cpus4.timesIdled                 296070                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1823598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9729005                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11971921                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9729005                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.501212                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.501212                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.399806                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.399806                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        58150004                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17976108                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12820976                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3306                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                24334306                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1848679                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1654740                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       148514                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1235441                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1219115                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          108048                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4436                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19610854                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10516407                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1848679                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1327163                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2342875                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         490668                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        269113                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1187573                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       145444                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     22564195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.520694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.760506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20221320     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          360959      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          176913      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          356724      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          110138      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          331916      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           51348      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           83148      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          871729      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     22564195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.075970                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.432164                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19379403                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       505398                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2338084                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1850                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        339456                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       170313                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1897                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      11727732                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4524                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        339456                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19405834                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         303171                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       123138                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2313630                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        78962                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      11710090                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9031                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        62967                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     15307507                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     53018120                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     53018120                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     12359768                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2947739                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1526                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          773                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           171726                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2145800                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       334858                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         2253                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        76139                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          11647779                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1530                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         10888641                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         6990                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2141629                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4412263                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     22564195                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482563                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.093866                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17790025     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1488052      6.59%     85.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1613785      7.15%     92.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       934614      4.14%     96.73% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       472867      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       120396      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       138295      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3329      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2832      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     22564195                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          17776     57.29%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7241     23.34%     80.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         6012     19.38%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8515955     78.21%     78.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        83093      0.76%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          754      0.01%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1957276     17.98%     96.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       331563      3.05%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      10888641                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.447461                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              31029                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002850                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     44379496                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     13790971                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     10608732                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      10919670                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         8585                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       442993                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         9343                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        339456                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         201111                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         9810                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     11649318                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          445                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2145800                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       334858                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          772                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          3924                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          200                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        99989                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        57310                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       157299                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     10752209                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1929504                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       136432                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2261035                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1636164                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            331531                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.441854                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              10611516                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             10608732                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6426952                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         13871969                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.435958                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.463305                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8456376                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      9491173                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2158565                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1518                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       147394                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22224739                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.427054                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.298729                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18705951     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1371048      6.17%     90.34% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       892610      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       278815      1.25%     95.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       469471      2.11%     97.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        89760      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        56676      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        51544      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       308864      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22224739                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8456376                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       9491173                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2028322                       # Number of memory references committed
system.switch_cpus5.commit.loads              1702807                       # Number of loads committed
system.switch_cpus5.commit.membars                758                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1459052                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8285563                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       115896                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       308864                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            33565587                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           23639219                       # The number of ROB writes
system.switch_cpus5.timesIdled                 440953                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1770111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8456376                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              9491173                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8456376                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.877628                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.877628                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.347508                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.347508                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        50029683                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       13790738                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12506560                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1516                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                24334306                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1987380                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1629519                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       197018                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       836081                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          777049                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          204610                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8937                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19045557                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11301400                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1987380                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       981659                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2486537                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         556574                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        553443                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1174303                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       195544                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22441952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.966942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19955415     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          268720      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          312162      1.39%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          172192      0.77%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          196553      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          109007      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           75064      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          192250      0.86%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1160589      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22441952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081670                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464423                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18888516                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       713734                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2465550                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19794                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        354356                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       322378                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2059                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13795998                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        10741                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        354356                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18918789                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         223751                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       405844                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2456239                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        82971                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13787249                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         19968                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        39460                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19166853                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     64201441                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     64201441                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16378756                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2788067                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3632                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2033                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           224824                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1317921                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       717532                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        17964                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       157717                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13765829                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3639                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13019999                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        17561                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1702696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3930325                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          421                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22441952                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580163                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.269722                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16953808     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2210036      9.85%     85.39% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1186370      5.29%     90.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       819091      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       717134      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       365165      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        89775      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        57645      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        42928      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22441952                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3248     11.54%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12035     42.74%     54.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12873     45.72%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10898112     83.70%     83.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       203251      1.56%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1596      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1205149      9.26%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       711891      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13019999                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.535047                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              28156                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002163                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     48527666                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15472295                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12801093                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13048155                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        32409                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       232235                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        14994                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          798                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        354356                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         178914                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        12928                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13769496                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         2989                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1317921                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       717532                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2032                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9188                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          134                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       114437                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       109778                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       224215                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12824423                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1130988                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       195575                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1842674                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1794811                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            711686                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.527010                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12801364                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12801093                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7610276                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         19923917                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526051                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381967                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9619339                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11802060                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1967586                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3218                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       198011                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22087596                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534330                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.353029                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17265615     78.17%     78.17% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2236180     10.12%     88.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       936928      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       562838      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       390197      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       252211      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       130957      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       105435      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       207235      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22087596                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9619339                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11802060                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1788224                       # Number of memory references committed
system.switch_cpus6.commit.loads              1085686                       # Number of loads committed
system.switch_cpus6.commit.membars               1606                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1689153                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10640063                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       240168                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       207235                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35649942                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           27893682                       # The number of ROB writes
system.switch_cpus6.timesIdled                 293279                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1892354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9619339                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11802060                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9619339                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.529727                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.529727                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395300                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395300                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        57859155                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17769144                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12877301                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3214                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                24333926                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1985067                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1623331                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       196205                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       844825                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          782665                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          203618                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8746                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19259727                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11256619                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1985067                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       986283                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2358951                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         568150                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        326789                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1186297                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       197645                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     22313162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.968192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        19954211     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          128253      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          201367      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          319311      1.43%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          134130      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          150985      0.68%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          158653      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          104017      0.47%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1162235      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     22313162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081576                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462590                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19088354                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       499945                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2351384                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         6084                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        367393                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       325396                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13747249                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1639                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        367393                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19116612                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         160468                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       259328                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2329485                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        79874                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13738172                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1935                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         23736                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        30196                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         2201                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     19068419                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     63900427                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     63900427                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16261809                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2806538                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3481                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1907                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           246925                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1312241                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       704090                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        21297                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       159951                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13717800                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3489                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12978189                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16639                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1753170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3900167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          318                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     22313162                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581638                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273645                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16842925     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2193718      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1200766      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       819622      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       765428      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       221221      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       170398      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        58804      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        40280      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     22313162                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3115     12.56%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          9762     39.36%     51.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11926     48.08%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10871513     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       204876      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1572      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1200383      9.25%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       699845      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12978189                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533337                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              24803                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001911                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     48310982                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15474612                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12767549                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13002992                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        39056                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       238942                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        21651                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          842                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        367393                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         112066                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11792                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13721306                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         3819                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1312241                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       704090                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1905                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          8816                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       113580                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       112541                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       226121                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12792486                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1128718                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       185703                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   17                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1828194                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1799544                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            699476                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525706                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12767762                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12767549                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7464684                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         19501496                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524681                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382775                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9552013                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11708363                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2012888                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3171                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       200093                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     21945769                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533513                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386731                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17191290     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2302033     10.49%     88.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       897369      4.09%     92.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       483767      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       361088      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       201495      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       125157      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       111038      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       272532      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     21945769                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9552013                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11708363                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1755715                       # Number of memory references committed
system.switch_cpus7.commit.loads              1073289                       # Number of loads committed
system.switch_cpus7.commit.membars               1582                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1680585                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10550238                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       237889                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       272532                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            35394423                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           27810007                       # The number of ROB writes
system.switch_cpus7.timesIdled                 312034                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2020764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9552013                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11708363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9552013                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.547518                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.547518                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392539                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392539                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        57685631                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17699285                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12820056                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3168                       # number of misc regfile writes
system.l2.replacements                          11013                       # number of replacements
system.l2.tagsinuse                      32764.152382                       # Cycle average of tags in use
system.l2.total_refs                          1386623                       # Total number of references to valid blocks.
system.l2.sampled_refs                          43777                       # Sample count of references to valid blocks.
system.l2.avg_refs                          31.674692                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           467.862882                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     32.145961                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    390.286562                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     23.496026                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    814.668035                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     28.228497                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    598.027894                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     26.695756                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    589.436069                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     33.421334                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    478.954928                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     25.213588                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    817.173167                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     28.348159                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    599.386166                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     27.660465                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1024.765673                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2030.018560                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4072.127676                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3324.608737                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3357.729072                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2539.158190                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4018.932561                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3290.045949                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4125.760477                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014278                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000981                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.011911                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000717                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.024862                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000861                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.018250                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000815                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.017988                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.001020                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.014617                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000769                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.024938                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000865                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.018292                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000844                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.031273                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.061951                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.124271                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.101459                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.102470                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.077489                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.122648                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.100404                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.125908                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999883                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2816                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3947                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3953                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3955                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         2920                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         3948                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         3942                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4870                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   30361                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10671                       # number of Writeback hits
system.l2.Writeback_hits::total                 10671                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   105                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2832                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3953                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3968                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3970                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         2938                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         3954                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3957                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4884                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30466                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2832                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3953                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3968                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3970                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         2938                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         3954                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3957                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4884                       # number of overall hits
system.l2.overall_hits::total                   30466                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          798                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1504                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1306                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1289                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          968                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1504                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1296                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2071                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11006                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          798                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1504                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1308                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1291                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          968                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1504                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1298                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2071                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11012                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          798                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1504                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1308                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1291                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          968                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1504                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1298                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2071                       # number of overall misses
system.l2.overall_misses::total                 11012                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5501761                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    121062852                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4010659                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    226754100                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5023808                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    196182365                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4669505                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    193768035                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6059209                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    145870705                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4609381                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    226003190                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4876080                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    194948326                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5512430                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    311595640                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1656448046                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       280593                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       298838                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       288976                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        868407                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5501761                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    121062852                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4010659                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    226754100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5023808                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    196462958                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4669505                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    194066873                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6059209                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    145870705                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4609381                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    226003190                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4876080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    195237302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5512430                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    311595640                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1657316453                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5501761                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    121062852                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4010659                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    226754100                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5023808                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    196462958                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4669505                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    194066873                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6059209                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    145870705                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4609381                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    226003190                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4876080                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    195237302                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5512430                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    311595640                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1657316453                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3614                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5451                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         5259                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5244                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         3888                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         5452                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         5238                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         6941                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               41367                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10671                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10671                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               111                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3630                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         5276                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5261                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         3906                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         5458                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         5255                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         6955                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41478                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3630                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         5276                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5261                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         3906                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         5458                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         5255                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         6955                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41478                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.220808                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.275913                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.248336                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.968750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.245805                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.248971                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.275862                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.247423                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.298372                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.266057                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.054054                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.219835                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.275609                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.247915                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.245391                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.247824                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.275559                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.247003                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.297771                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.265490                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.219835                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.275609                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.247915                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.245391                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.247824                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.275559                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.247003                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.297771                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.265490                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148696.243243                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151707.834586                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148542.925926                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150767.353723                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 147759.058824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150216.205972                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 150629.193548                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150324.309542                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 147785.585366                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150692.877066                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 153646.033333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150268.078457                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst       147760                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150423.091049                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 148984.594595                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150456.610333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150504.092858                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 140296.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       149419                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data       144488                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 144734.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148696.243243                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151707.834586                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148542.925926                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150767.353723                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 147759.058824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150201.038226                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 150629.193548                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150322.907049                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 147785.585366                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150692.877066                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 153646.033333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150268.078457                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst       147760                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150413.946071                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 148984.594595                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150456.610333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150500.949237                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148696.243243                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151707.834586                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148542.925926                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150767.353723                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 147759.058824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150201.038226                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 150629.193548                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150322.907049                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 147785.585366                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150692.877066                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 153646.033333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150268.078457                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst       147760                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150413.946071                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 148984.594595                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150456.610333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150500.949237                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4305                       # number of writebacks
system.l2.writebacks::total                      4305                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          798                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1504                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1306                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1289                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          968                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1504                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1296                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2071                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11006                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2071                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11012                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2071                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11012                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3345201                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     74575606                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2439103                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    139117029                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3042469                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    120118751                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2866634                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    118671835                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3675194                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     89492411                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2863102                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    138350281                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2954651                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    119456898                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3357321                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    190950888                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1015277374                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       164305                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       182486                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       173001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       519792                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3345201                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     74575606                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2439103                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    139117029                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3042469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    120283056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2866634                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    118854321                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3675194                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     89492411                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2863102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    138350281                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2954651                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    119629899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3357321                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    190950888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1015797166                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3345201                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     74575606                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2439103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    139117029                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3042469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    120283056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2866634                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    118854321                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3675194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     89492411                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2863102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    138350281                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2954651                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    119629899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3357321                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    190950888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1015797166                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.220808                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.275913                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.248336                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.245805                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.248971                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.275862                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.247423                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.298372                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.266057                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.054054                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.219835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.275609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.247915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.245391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.247824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.275559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.247003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.297771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.265490                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.219835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.275609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.247915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.245391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.247824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.275559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.247003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.297771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.265490                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90410.837838                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93453.140351                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90337.148148                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92498.024601                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 89484.382353                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91974.541348                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 92472.064516                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92065.038790                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 89638.878049                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92450.837810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 95436.733333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91988.218750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 89534.878788                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92173.532407                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 90738.405405                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92202.263641                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92247.626204                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 82152.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        91243                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 86500.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        86632                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90410.837838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93453.140351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90337.148148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92498.024601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 89484.382353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91959.522936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 92472.064516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92063.765298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 89638.878049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92450.837810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 95436.733333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 91988.218750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 89534.878788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92164.791217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 90738.405405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92202.263641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92244.566473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90410.837838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93453.140351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90337.148148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92498.024601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 89484.382353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91959.522936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 92472.064516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92063.765298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 89638.878049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92450.837810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 95436.733333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 91988.218750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 89534.878788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92164.791217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 90738.405405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92202.263641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92244.566473                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               489.089834                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001204407                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2026729.568826                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.089834                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.054631                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.783798                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1196307                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1196307                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1196307                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1196307                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1196307                       # number of overall hits
system.cpu0.icache.overall_hits::total        1196307                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7955737                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7955737                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7955737                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7955737                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7955737                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7955737                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1196359                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1196359                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1196359                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1196359                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1196359                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1196359                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 152994.942308                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 152994.942308                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 152994.942308                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 152994.942308                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 152994.942308                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 152994.942308                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6051507                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6051507                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6051507                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6051507                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6051507                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6051507                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 155166.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 155166.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 155166.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 155166.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 155166.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 155166.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3630                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429460                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3886                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38195.949563                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.283297                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.716703                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860482                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139518                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       952865                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         952865                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706666                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706666                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1813                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1813                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659531                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659531                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659531                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659531                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9225                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9225                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9300                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9300                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9300                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9300                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    895567756                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    895567756                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6189754                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6189754                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    901757510                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    901757510                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    901757510                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    901757510                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       962090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       962090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1668831                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1668831                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1668831                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1668831                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005573                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005573                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005573                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005573                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 97080.515556                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97080.515556                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82530.053333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82530.053333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96963.173118                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96963.173118                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96963.173118                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96963.173118                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          790                       # number of writebacks
system.cpu0.dcache.writebacks::total              790                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5611                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5611                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5670                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5670                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5670                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5670                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3614                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3614                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3630                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3630                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3630                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    314421262                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    314421262                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1089973                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1089973                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    315511235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    315511235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    315511235                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    315511235                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002175                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002175                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002175                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002175                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87000.902601                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87000.902601                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 68123.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68123.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86917.695592                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86917.695592                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86917.695592                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86917.695592                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               550.495912                       # Cycle average of tags in use
system.cpu1.icache.total_refs               917915000                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   555                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1653900.900901                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    24.318070                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.177842                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.038971                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.843234                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.882205                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1187555                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1187555                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1187555                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1187555                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1187555                       # number of overall hits
system.cpu1.icache.overall_hits::total        1187555                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.cpu1.icache.overall_misses::total           35                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5172647                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5172647                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5172647                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5172647                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5172647                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5172647                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1187590                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1187590                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1187590                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1187590                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1187590                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1187590                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 147789.914286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 147789.914286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 147789.914286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 147789.914286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 147789.914286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 147789.914286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4410368                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4410368                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4410368                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4410368                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4410368                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4410368                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157513.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157513.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157513.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157513.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157513.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157513.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5457                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               204772067                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5713                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35843.176440                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   189.707264                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    66.292736                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.741044                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.258956                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1768243                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1768243                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       323954                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        323954                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          764                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          764                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          759                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          759                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2092197                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2092197                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2092197                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2092197                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18503                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18503                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18533                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18533                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18533                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18533                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1869386627                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1869386627                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2498909                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2498909                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1871885536                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1871885536                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1871885536                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1871885536                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1786746                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1786746                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       323984                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       323984                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          759                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          759                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2110730                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2110730                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2110730                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2110730                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010356                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010356                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000093                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000093                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008780                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008780                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008780                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008780                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 101031.542290                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101031.542290                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 83296.966667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83296.966667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 101002.834727                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101002.834727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 101002.834727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101002.834727                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          662                       # number of writebacks
system.cpu1.dcache.writebacks::total              662                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13052                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13052                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           24                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13076                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13076                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13076                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13076                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5451                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5451                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5457                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5457                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5457                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5457                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    502051084                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    502051084                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    502435684                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    502435684                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    502435684                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    502435684                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002585                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002585                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002585                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002585                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92102.565401                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92102.565401                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92071.776434                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92071.776434                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92071.776434                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92071.776434                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               511.277546                       # Cycle average of tags in use
system.cpu2.icache.total_refs               999393173                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1933062.230174                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    29.277546                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.046919                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.819355                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1173428                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1173428                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1173428                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1173428                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1173428                       # number of overall hits
system.cpu2.icache.overall_hits::total        1173428                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.cpu2.icache.overall_misses::total           41                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6407595                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6407595                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6407595                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6407595                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6407595                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6407595                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1173469                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1173469                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1173469                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1173469                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1173469                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1173469                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 156282.804878                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 156282.804878                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 156282.804878                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 156282.804878                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 156282.804878                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 156282.804878                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5603997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5603997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5603997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5603997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5603997                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5603997                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160114.200000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 160114.200000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 160114.200000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 160114.200000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 160114.200000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 160114.200000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5276                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               158034543                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5532                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              28567.343275                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.942629                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.057371                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.874776                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.125224                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       826468                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         826468                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       698406                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        698406                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1684                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1684                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1607                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1607                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1524874                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1524874                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1524874                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1524874                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18356                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18356                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          421                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          421                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18777                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18777                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18777                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18777                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2117226821                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2117226821                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     48754806                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     48754806                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2165981627                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2165981627                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2165981627                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2165981627                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       844824                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       844824                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       698827                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       698827                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1543651                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1543651                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1543651                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1543651                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021728                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021728                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000602                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000602                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012164                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012164                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012164                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012164                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 115342.494062                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 115342.494062                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 115807.140143                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 115807.140143                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 115352.911914                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115352.911914                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 115352.911914                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115352.911914                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2122                       # number of writebacks
system.cpu2.dcache.writebacks::total             2122                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13097                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13097                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          404                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          404                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        13501                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13501                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        13501                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13501                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5259                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5259                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5276                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5276                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5276                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5276                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    472412349                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    472412349                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1308246                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1308246                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    473720595                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    473720595                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    473720595                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    473720595                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006225                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006225                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003418                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003418                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003418                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003418                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89829.311466                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89829.311466                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 76955.647059                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 76955.647059                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89787.830743                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89787.830743                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89787.830743                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89787.830743                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               510.122886                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999393845                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1944346.001946                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    28.122886                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.045069                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.817505                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1174100                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1174100                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1174100                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1174100                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1174100                       # number of overall hits
system.cpu3.icache.overall_hits::total        1174100                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.cpu3.icache.overall_misses::total           39                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6147797                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6147797                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6147797                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6147797                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6147797                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6147797                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1174139                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1174139                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1174139                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1174139                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1174139                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1174139                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 157635.820513                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 157635.820513                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 157635.820513                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 157635.820513                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 157635.820513                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 157635.820513                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           32                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           32                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           32                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5206214                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5206214                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5206214                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5206214                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5206214                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5206214                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 162694.187500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 162694.187500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 162694.187500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 162694.187500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 162694.187500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 162694.187500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5261                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158034207                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5517                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              28644.953235                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   224.044058                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    31.955942                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.875172                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.124828                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       826126                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         826126                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       698414                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        698414                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1682                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1682                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1607                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1607                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1524540                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1524540                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1524540                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1524540                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        18132                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18132                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          420                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          420                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        18552                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         18552                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        18552                       # number of overall misses
system.cpu3.dcache.overall_misses::total        18552                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2076407409                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2076407409                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     50496673                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     50496673                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2126904082                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2126904082                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2126904082                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2126904082                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       844258                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       844258                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       698834                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       698834                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1543092                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1543092                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1543092                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1543092                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021477                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021477                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000601                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000601                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012023                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012023                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012023                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012023                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 114516.181833                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114516.181833                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 120230.173810                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 120230.173810                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 114645.541289                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 114645.541289                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 114645.541289                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 114645.541289                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2092                       # number of writebacks
system.cpu3.dcache.writebacks::total             2092                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        12888                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        12888                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          403                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          403                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13291                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13291                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13291                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13291                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5244                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5244                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5261                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5261                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5261                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5261                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    469229430                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    469229430                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1309486                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1309486                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    470538916                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    470538916                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    470538916                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    470538916                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006211                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006211                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003409                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003409                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003409                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003409                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89479.296339                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89479.296339                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 77028.588235                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 77028.588235                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89439.064056                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89439.064056                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89439.064056                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89439.064056                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               510.231759                       # Cycle average of tags in use
system.cpu4.icache.total_refs               998102029                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1926837.893822                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    35.231759                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.056461                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.817679                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1189558                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1189558                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1189558                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1189558                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1189558                       # number of overall hits
system.cpu4.icache.overall_hits::total        1189558                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           56                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           56                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           56                       # number of overall misses
system.cpu4.icache.overall_misses::total           56                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8234634                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8234634                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8234634                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8234634                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8234634                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8234634                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1189614                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1189614                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1189614                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1189614                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1189614                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1189614                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 147047.035714                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 147047.035714                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 147047.035714                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 147047.035714                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 147047.035714                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 147047.035714                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6639018                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6639018                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6639018                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6639018                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6639018                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6639018                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 154395.767442                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 154395.767442                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 154395.767442                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 154395.767442                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 154395.767442                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 154395.767442                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3906                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               152133374                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4162                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              36552.949063                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   223.095039                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    32.904961                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.871465                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.128535                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       817837                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         817837                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       686628                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        686628                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1658                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1658                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1653                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1653                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1504465                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1504465                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1504465                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1504465                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        12503                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        12503                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          108                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          108                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        12611                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         12611                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        12611                       # number of overall misses
system.cpu4.dcache.overall_misses::total        12611                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1370470058                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1370470058                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      8874616                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      8874616                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1379344674                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1379344674                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1379344674                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1379344674                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       830340                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       830340                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       686736                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       686736                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1653                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1653                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1517076                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1517076                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1517076                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1517076                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015058                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015058                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000157                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000157                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008313                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008313                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008313                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008313                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 109611.297928                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 109611.297928                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 82172.370370                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82172.370370                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 109376.312267                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 109376.312267                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 109376.312267                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 109376.312267                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          834                       # number of writebacks
system.cpu4.dcache.writebacks::total              834                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         8615                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         8615                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           90                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         8705                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         8705                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         8705                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         8705                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3888                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3888                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3906                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3906                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3906                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3906                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    346951637                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    346951637                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1188342                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1188342                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    348139979                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    348139979                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    348139979                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    348139979                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004682                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004682                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002575                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002575                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002575                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002575                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 89236.532150                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 89236.532150                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        66019                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        66019                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 89129.538914                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 89129.538914                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 89129.538914                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 89129.538914                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               552.213457                       # Cycle average of tags in use
system.cpu5.icache.total_refs               917914980                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1645008.924731                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    26.035469                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.177987                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.041724                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843234                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.884957                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1187535                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1187535                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1187535                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1187535                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1187535                       # number of overall hits
system.cpu5.icache.overall_hits::total        1187535                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.cpu5.icache.overall_misses::total           38                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5952971                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5952971                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5952971                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5952971                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5952971                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5952971                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1187573                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1187573                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1187573                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1187573                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1187573                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1187573                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000032                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000032                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 156657.131579                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 156657.131579                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 156657.131579                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 156657.131579                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 156657.131579                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 156657.131579                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           31                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           31                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           31                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5046377                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5046377                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5046377                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5046377                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5046377                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5046377                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 162786.354839                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 162786.354839                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 162786.354839                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 162786.354839                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 162786.354839                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 162786.354839                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5458                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               204771564                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5714                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35836.815541                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   191.808346                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    64.191654                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.749251                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.250749                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1767743                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1767743                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       323954                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        323954                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          762                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          762                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          758                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          758                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2091697                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2091697                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2091697                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2091697                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18429                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18429                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           30                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18459                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18459                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18459                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18459                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1861617471                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1861617471                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2498321                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2498321                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1864115792                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1864115792                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1864115792                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1864115792                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1786172                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1786172                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       323984                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       323984                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          758                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          758                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2110156                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2110156                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2110156                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2110156                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010318                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010318                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000093                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000093                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008748                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008748                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008748                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008748                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 101015.653101                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 101015.653101                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 83277.366667                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 83277.366667                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 100986.824422                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 100986.824422                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 100986.824422                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 100986.824422                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          685                       # number of writebacks
system.cpu5.dcache.writebacks::total              685                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        12977                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        12977                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        13001                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13001                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        13001                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13001                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5452                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5452                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5458                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5458                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5458                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5458                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    501881495                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    501881495                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    502266095                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    502266095                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    502266095                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    502266095                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003052                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003052                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002587                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002587                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002587                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002587                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92054.566214                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 92054.566214                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 92023.835654                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 92023.835654                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 92023.835654                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 92023.835654                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               511.363748                       # Cycle average of tags in use
system.cpu6.icache.total_refs               999394007                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1936810.091085                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    29.363748                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.047057                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.819493                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1174262                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1174262                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1174262                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1174262                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1174262                       # number of overall hits
system.cpu6.icache.overall_hits::total        1174262                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.cpu6.icache.overall_misses::total           41                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6326895                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6326895                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6326895                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6326895                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6326895                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6326895                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1174303                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1174303                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1174303                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1174303                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1174303                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1174303                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 154314.512195                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 154314.512195                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 154314.512195                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 154314.512195                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 154314.512195                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 154314.512195                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5414909                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5414909                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5414909                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5414909                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5414909                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5414909                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 159262.029412                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 159262.029412                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 159262.029412                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 159262.029412                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 159262.029412                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 159262.029412                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5255                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158034776                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5511                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              28676.243150                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   223.619269                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    32.380731                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.873513                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.126487                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       826429                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         826429                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       698680                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        698680                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1682                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1682                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1607                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1607                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1525109                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1525109                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1525109                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1525109                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        18050                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        18050                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          420                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          420                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18470                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18470                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18470                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18470                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2077599924                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2077599924                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     44871910                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     44871910                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2122471834                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2122471834                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2122471834                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2122471834                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       844479                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       844479                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       699100                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       699100                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1543579                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1543579                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1543579                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1543579                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021374                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021374                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000601                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000601                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011966                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011966                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011966                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011966                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 115102.488864                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 115102.488864                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 106837.880952                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 106837.880952                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 114914.555171                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 114914.555171                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 114914.555171                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 114914.555171                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2128                       # number of writebacks
system.cpu6.dcache.writebacks::total             2128                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12812                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12812                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          403                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          403                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        13215                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        13215                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        13215                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        13215                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5238                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5238                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5255                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5255                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5255                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5255                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    469923960                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    469923960                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1313848                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1313848                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    471237808                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    471237808                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    471237808                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    471237808                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006203                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006203                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003404                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003404                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003404                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003404                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89714.387171                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 89714.387171                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 77285.176471                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 77285.176471                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 89674.178497                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 89674.178497                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 89674.178497                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 89674.178497                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               518.492478                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1003853932                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1901238.507576                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    28.492478                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.045661                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.830917                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1186251                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1186251                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1186251                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1186251                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1186251                       # number of overall hits
system.cpu7.icache.overall_hits::total        1186251                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           46                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           46                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           46                       # number of overall misses
system.cpu7.icache.overall_misses::total           46                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7061648                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7061648                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7061648                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7061648                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7061648                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7061648                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1186297                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1186297                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1186297                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1186297                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1186297                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1186297                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 153514.086957                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 153514.086957                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 153514.086957                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 153514.086957                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 153514.086957                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 153514.086957                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5960187                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5960187                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5960187                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5960187                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5960187                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5960187                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 156847.026316                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 156847.026316                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 156847.026316                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 156847.026316                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 156847.026316                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 156847.026316                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6954                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166889275                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  7210                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              23146.917476                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.304368                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.695632                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.887908                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.112092                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       821277                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         821277                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       679142                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        679142                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1864                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1864                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1584                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1584                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1500419                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1500419                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1500419                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1500419                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        17898                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        17898                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           83                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           83                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        17981                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         17981                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        17981                       # number of overall misses
system.cpu7.dcache.overall_misses::total        17981                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1951431820                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1951431820                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6527845                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6527845                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1957959665                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1957959665                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1957959665                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1957959665                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       839175                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       839175                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       679225                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       679225                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1864                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1864                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1584                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1584                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1518400                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1518400                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1518400                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1518400                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021328                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021328                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000122                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011842                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011842                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011842                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011842                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 109030.719633                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 109030.719633                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 78648.734940                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 78648.734940                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 108890.476892                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 108890.476892                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 108890.476892                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 108890.476892                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1358                       # number of writebacks
system.cpu7.dcache.writebacks::total             1358                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        10957                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10957                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           69                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        11026                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        11026                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        11026                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        11026                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6941                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6941                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6955                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6955                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6955                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6955                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    654018047                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    654018047                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       904596                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       904596                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    654922643                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    654922643                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    654922643                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    654922643                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008271                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008271                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004580                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004580                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004580                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004580                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94225.334534                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 94225.334534                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64614                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64614                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 94165.728684                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 94165.728684                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 94165.728684                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 94165.728684                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
