
*** Running vivado
    with args -log MATRIX_MUL_IP_CORE_S_INT.vds -m64 -mode batch -messageDb vivado.pb -notrace -source MATRIX_MUL_IP_CORE_S_INT.tcl

INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source MATRIX_MUL_IP_CORE_S_INT.tcl -notrace
Command: synth_design -top MATRIX_MUL_IP_CORE_S_INT -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 973.480 ; gain = 156.520 ; free physical = 495 ; free virtual = 9463
---------------------------------------------------------------------------------
WARNING: [Synth 8-1090] 'blk_mem_gen_v8_2' is not compiled in library blk_mem_gen_v8_2 [/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd:57]
CRITICAL WARNING: [Synth 8-2488] overwriting existing primary unit blk_mem_gen_0 [/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd:59]
INFO: [Synth 8-638] synthesizing module 'MATRIX_MUL_IP_CORE_S_INT' [/home/tsotne/git/ETSE_GDSP/src/hdl/MATRIX_MUL_IP_CORE_S_INT.vhd:46]
	Parameter COLUMN_TOTAL bound to: 200 - type: integer 
	Parameter OPCODE_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter DATA_WIDE_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CONTROL_UNIT_S_INT' [/home/tsotne/git/ETSE_GDSP/src/hdl/CONTROL_UNIT_S_INT.vhd:54]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter OPCODE_WIDTH bound to: 3 - type: integer 
	Parameter COLUMN_TOTAL bound to: 200 - type: integer 
WARNING: [Synth 8-302] global signal 'g_cnt_delay_ready' treated as architecture-local [/home/tsotne/git/ETSE_GDSP/src/lib/MATRIX_MUL_IP_CORE_LIBRARY_Syn.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'CONTROL_UNIT_S_INT' (1#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/CONTROL_UNIT_S_INT.vhd:54]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 0 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd:72]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 18 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 1 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 18 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.8093 mW - type: string 
INFO: [Synth 8-637] synthesizing blackbox instance 'U0' of component 'blk_mem_gen_v8_2' [/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (2#1) [/home/tsotne/git/ETSE_GDSP/src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized0' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 1 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized0' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized1' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 2 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized1' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized2' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 3 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized2' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized3' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 4 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized3' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized4' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 5 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized4' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized5' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 6 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized5' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized6' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 7 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized6' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized7' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 8 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized7' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized8' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 9 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized8' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized9' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 10 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized9' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized10' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 11 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized10' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized11' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 12 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized11' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized12' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 13 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized12' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized13' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 14 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized13' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized14' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 15 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized14' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized15' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 16 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized15' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized16' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 17 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized16' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized17' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 18 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized17' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized18' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 19 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized18' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized19' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 20 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized19' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized20' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 21 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized20' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized21' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 22 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized21' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized22' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 23 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized22' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized23' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 24 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized23' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized24' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 25 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized24' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized25' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 26 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized25' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized26' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 27 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized26' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized27' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 28 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized27' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized28' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 29 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized28' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized29' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 30 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized29' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized30' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 31 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized30' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized31' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 32 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized31' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized32' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 33 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized32' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized33' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 34 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized33' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized34' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 35 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized34' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized35' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 36 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized35' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized36' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 37 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized36' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized37' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 38 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized37' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized38' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 39 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized38' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized39' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 40 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized39' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized40' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 41 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized40' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized41' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 42 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized41' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized42' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 43 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized42' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized43' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 44 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized43' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized44' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 45 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized44' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized45' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 46 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized45' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized46' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 47 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized46' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized47' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 48 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized47' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized48' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 49 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized48' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized49' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 50 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized49' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized50' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 51 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized50' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized51' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 52 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized51' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized52' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 53 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized52' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized53' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 54 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized53' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized54' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 55 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized54' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized55' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 56 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized55' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized56' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 57 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized56' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized57' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 58 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized57' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized58' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 59 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized58' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized59' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 60 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized59' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized60' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 61 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized60' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized61' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 62 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized61' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized62' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 63 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized62' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized63' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 64 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized63' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized64' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 65 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized64' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized65' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 66 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized65' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized66' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 67 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized66' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized67' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 68 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized67' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized68' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 69 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized68' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized69' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 70 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized69' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized70' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 71 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized70' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized71' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 72 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized71' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized72' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 73 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized72' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized73' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 74 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized73' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized74' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 75 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized74' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized75' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 76 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized75' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized76' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 77 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized76' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized77' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 78 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized77' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized78' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 79 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized78' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized79' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 80 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized79' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized80' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 81 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized80' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized81' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 82 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized81' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized82' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 83 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized82' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized83' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 84 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized83' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized84' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 85 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized84' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized85' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 86 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized85' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized86' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 87 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized86' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized87' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 88 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized87' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized88' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 89 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized88' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized89' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 90 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized89' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized90' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 91 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized90' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized91' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 92 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized91' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized92' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 93 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized92' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized93' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 94 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized93' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized94' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 95 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized94' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized95' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 96 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized95' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized96' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 97 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized96' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized97' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 98 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized97' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized98' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 99 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized98' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized99' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 100 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized99' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized100' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 101 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized100' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized101' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 102 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized101' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized102' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 103 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized102' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized103' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 104 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized103' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized104' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 105 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized104' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized105' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 106 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized105' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized106' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 107 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized106' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized107' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 108 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized107' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized108' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 109 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized108' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized109' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 110 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized109' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized110' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 111 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized110' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized111' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 112 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized111' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized112' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 113 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized112' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized113' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 114 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized113' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized114' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 115 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized114' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized115' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 116 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized115' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized116' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 117 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized116' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized117' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 118 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized117' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized118' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 119 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized118' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized119' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 120 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized119' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized120' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 121 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized120' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized121' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 122 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized121' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized122' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 123 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized122' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized123' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 124 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized123' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized124' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 125 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized124' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized125' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 126 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized125' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized126' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 127 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized126' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized127' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 128 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized127' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized128' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 129 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized128' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized129' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 130 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized129' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized130' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 131 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized130' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized131' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 132 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized131' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized132' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 133 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized132' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized133' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 134 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized133' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized134' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 135 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized134' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized135' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 136 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized135' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized136' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 137 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized136' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized137' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 138 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized137' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized138' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 139 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized138' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized139' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 140 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized139' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized140' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 141 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized140' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized141' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 142 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized141' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized142' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 143 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized142' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized143' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 144 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized143' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized144' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 145 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized144' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized145' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 146 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized145' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized146' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 147 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized146' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized147' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 148 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized147' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized148' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 149 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized148' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized149' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 150 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized149' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized150' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 151 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized150' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized151' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 152 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized151' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized152' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 153 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized152' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized153' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 154 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized153' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized154' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 155 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized154' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized155' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 156 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized155' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized156' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 157 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized156' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized157' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 158 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized157' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized158' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 159 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized158' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized159' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 160 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized159' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized160' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 161 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized160' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized161' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 162 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized161' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized162' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 163 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized162' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized163' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 164 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized163' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized164' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 165 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized164' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized165' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 166 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized165' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized166' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 167 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized166' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized167' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 168 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized167' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized168' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 169 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized168' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized169' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 170 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized169' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized170' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 171 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized170' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized171' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 172 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized171' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized172' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 173 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized172' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized173' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 174 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized173' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized174' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 175 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized174' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized175' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 176 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized175' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized176' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 177 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized176' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized177' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 178 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized177' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized178' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 179 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized178' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized179' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 180 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized179' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized180' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 181 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized180' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized181' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 182 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized181' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized182' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 183 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized182' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized183' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 184 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized183' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized184' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 185 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized184' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized185' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 186 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized185' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized186' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 187 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized186' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized187' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 188 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized187' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized188' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 189 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized188' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized189' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 190 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized189' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized190' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 191 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized190' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized191' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 192 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized191' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized192' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 193 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized192' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized193' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 194 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized193' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized194' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 195 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized194' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized195' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 196 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized195' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized196' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 197 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized196' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized197' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 198 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized197' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BRAM_WRAPPER_V2__parameterized198' [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
	Parameter COLUMN_NUMBER bound to: 199 - type: integer 
	Parameter NUM_COLUMNS bound to: 200 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_WRAPPER_V2__parameterized198' (3#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/BRAM_WRAPPER_V2.vhd:39]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_macro_0' [/home/tsotne/git/ETSE_GDSP/project/vivado/s_int/s_int.runs/synth_1/.Xil/Vivado-7714-Tsotne-PC/realtime/xbip_dsp48_macro_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'MATRIX_MUL_IP_CORE_S_INT' (4#1) [/home/tsotne/git/ETSE_GDSP/src/hdl/MATRIX_MUL_IP_CORE_S_INT.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1061.770 ; gain = 244.809 ; free physical = 417 ; free virtual = 9373
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1061.770 ; gain = 244.809 ; free physical = 415 ; free virtual = 9373
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1400.754 ; gain = 0.000 ; free physical = 153 ; free virtual = 9157
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:01:45 . Memory (MB): peak = 1400.758 ; gain = 583.797 ; free physical = 152 ; free virtual = 9157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:01:45 . Memory (MB): peak = 1400.758 ; gain = 583.797 ; free physical = 152 ; free virtual = 9157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:01:45 . Memory (MB): peak = 1400.758 ; gain = 583.797 ; free physical = 152 ; free virtual = 9157
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CONTROL_UNIT_S_INT'
INFO: [Synth 8-5546] ROM "LOADING_DONE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_row_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_OP_DONE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_LOADING_DONE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_WE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_OPCODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_OPCODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_OPCODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "CONTROL_A_INPUT_OF_DSP" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Write_SHFT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_CSEL" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_WE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LOADING_DONE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                   start |                        000000001 |                             0000
                 loading |                        000000010 |                             0001
               load_done |                        000000100 |                             0010
                      pg |                        000010000 |                             0011
                     pgt |                        000100000 |                             0101
                     ptg |                        001000000 |                             0100
                    ptgt |                        010000000 |                             0110
                    done |                        100000000 |                             0111
                  iSTATE |                        000001000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CONTROL_UNIT_S_INT'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:01:51 . Memory (MB): peak = 1400.758 ; gain = 583.797 ; free physical = 115 ; free virtual = 9157
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |MATRIX_MUL_IP_CORE_S_INT__GB0 |           1|     31628|
|2     |MATRIX_MUL_IP_CORE_S_INT__GB1 |           1|      8173|
|3     |MATRIX_MUL_IP_CORE_S_INT__GB2 |           1|     10226|
|4     |MATRIX_MUL_IP_CORE_S_INT__GB3 |           1|     12580|
|5     |MATRIX_MUL_IP_CORE_S_INT__GB4 |           1|     16741|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 799   
	   2 Input      8 Bit       Adders := 10    
+---Registers : 
	              200 Bit    Registers := 10    
	               18 Bit    Registers := 200   
	               10 Bit    Registers := 400   
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 413   
+---Muxes : 
	   2 Input    200 Bit        Muxes := 7     
	   9 Input    200 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 801   
	  14 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   9 Input      8 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MATRIX_MUL_IP_CORE_S_INT 
Detailed RTL Component Info : 
+---Registers : 
	              200 Bit    Registers := 8     
	                9 Bit    Registers := 9     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module BRAM_WRAPPER_V2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module BRAM_WRAPPER_V2__parameterized156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
Module CONTROL_UNIT_S_INT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 10    
+---Registers : 
	              200 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input    200 Bit        Muxes := 7     
	   9 Input    200 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	  14 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   9 Input      8 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:01:53 . Memory (MB): peak = 1400.758 ; gain = 583.797 ; free physical = 139 ; free virtual = 9156
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_LOADING_DONE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_row_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_OP_DONE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_WE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_OPCODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_OPCODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LOADING_DONE" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:59 . Memory (MB): peak = 1400.758 ; gain = 583.797 ; free physical = 154 ; free virtual = 9156
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:39 ; elapsed = 00:01:59 . Memory (MB): peak = 1400.758 ; gain = 583.797 ; free physical = 154 ; free virtual = 9156

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |MATRIX_MUL_IP_CORE_S_INT__GB0 |           1|     35156|
|2     |MATRIX_MUL_IP_CORE_S_INT__GB1 |           1|      9145|
|3     |MATRIX_MUL_IP_CORE_S_INT__GB2 |           1|     11450|
|4     |MATRIX_MUL_IP_CORE_S_INT__GB3 |           1|     14056|
|5     |MATRIX_MUL_IP_CORE_S_INT__GB4 |           1|     13623|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\BLOCK_A_MEM_GEN[136].MEMA /\i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\BLOCK_A_MEM_GEN[144].MEMA /\i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\BLOCK_A_MEM_GEN[0].MEMA /\i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\BLOCK_A_MEM_GEN[152].MEMA /\i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\BLOCK_A_MEM_GEN[8].MEMA /\i_Read_addr_reg[8] )
WARNING: [Synth 8-3332] Sequential element (\i_Read_addr_reg[8] ) is unused and will be removed from module BRAM_WRAPPER_V2.
WARNING: [Synth 8-3332] Sequential element (\i_Read_addr_reg[8] ) is unused and will be removed from module BRAM_WRAPPER_V2__parameterized7.
WARNING: [Synth 8-3332] Sequential element (\i_Read_addr_reg[8] ) is unused and will be removed from module BRAM_WRAPPER_V2__parameterized135.
WARNING: [Synth 8-3332] Sequential element (\i_Read_addr_reg[8] ) is unused and will be removed from module BRAM_WRAPPER_V2__parameterized143.
WARNING: [Synth 8-3332] Sequential element (\i_Read_addr_reg[8] ) is unused and will be removed from module BRAM_WRAPPER_V2__parameterized151.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\BLOCK_A_MEM_GEN[73].MEMA/i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\BLOCK_A_MEM_GEN[40].MEMA /\i_Read_addr_reg[8] )
WARNING: [Synth 8-3332] Sequential element (\i_Read_addr_reg[8] ) is unused and will be removed from module BRAM_WRAPPER_V2__parameterized39.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\BLOCK_A_MEM_GEN[168].MEMA /\i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\BLOCK_A_MEM_GEN[177].MEMA /\i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\BLOCK_A_MEM_GEN[181].MEMA /\i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\BLOCK_A_MEM_GEN[192].MEMA /\i_Read_addr_reg[8] )
WARNING: [Synth 8-3332] Sequential element (\i_Read_addr_reg[8] ) is unused and will be removed from module BRAM_WRAPPER_V2__parameterized191.
WARNING: [Synth 8-3332] Sequential element (\i_Read_addr_reg[8] ) is unused and will be removed from module BRAM_WRAPPER_V2__parameterized180.
WARNING: [Synth 8-3332] Sequential element (\i_Read_addr_reg[8] ) is unused and will be removed from module BRAM_WRAPPER_V2__parameterized176.
WARNING: [Synth 8-3332] Sequential element (\i_Read_addr_reg[8] ) is unused and will be removed from module BRAM_WRAPPER_V2__parameterized167.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:02:56 . Memory (MB): peak = 1400.762 ; gain = 583.801 ; free physical = 154 ; free virtual = 9100
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:35 ; elapsed = 00:02:56 . Memory (MB): peak = 1400.762 ; gain = 583.801 ; free physical = 154 ; free virtual = 9100

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |MATRIX_MUL_IP_CORE_S_INT__GB0 |           1|     29979|
|2     |MATRIX_MUL_IP_CORE_S_INT__GB1 |           1|      5758|
|3     |MATRIX_MUL_IP_CORE_S_INT__GB2 |           1|     10158|
|4     |MATRIX_MUL_IP_CORE_S_INT__GB3 |           1|     11590|
|5     |MATRIX_MUL_IP_CORE_S_INT__GB4 |           1|      3175|
+------+------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:35 ; elapsed = 00:02:56 . Memory (MB): peak = 1400.762 ; gain = 583.801 ; free physical = 154 ; free virtual = 9100
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:03:07 . Memory (MB): peak = 1483.109 ; gain = 666.148 ; free physical = 120 ; free virtual = 8986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:03:07 . Memory (MB): peak = 1483.109 ; gain = 666.148 ; free physical = 120 ; free virtual = 8986
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |MATRIX_MUL_IP_CORE_S_INT__GB0 |           1|     29979|
|2     |MATRIX_MUL_IP_CORE_S_INT__GB1 |           1|      5758|
|3     |MATRIX_MUL_IP_CORE_S_INT__GB2 |           1|     10158|
|4     |MATRIX_MUL_IP_CORE_S_INT__GB3 |           1|     11590|
|5     |MATRIX_MUL_IP_CORE_S_INT__GB4 |           1|      3175|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK_A_MEM_GEN[16].MEMA/i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK_A_MEM_GEN[24].MEMA/i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK_A_MEM_GEN[32].MEMA/i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK_A_MEM_GEN[80].MEMA/i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK_A_MEM_GEN[87].MEMA/i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK_A_MEM_GEN[88].MEMA/i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK_A_MEM_GEN[96].MEMA/i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK_A_MEM_GEN[104].MEMA/i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK_A_MEM_GEN[112].MEMA/i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK_A_MEM_GEN[120].MEMA/i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK_A_MEM_GEN[128].MEMA/i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK_A_MEM_GEN[160].MEMA/i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK_A_MEM_GEN[176].MEMA/i_Read_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK_A_MEM_GEN[184].MEMA/i_Read_addr_reg[8] )
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[80].MEMA/i_Read_addr_reg[8] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[87].MEMA/i_Read_addr_reg[8] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[88].MEMA/i_Read_addr_reg[8] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[96].MEMA/i_Read_addr_reg[8] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[104].MEMA/i_Read_addr_reg[8] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[112].MEMA/i_Read_addr_reg[8] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[120].MEMA/i_Read_addr_reg[8] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[128].MEMA/i_Read_addr_reg[8] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[66].MEMA/i_Read_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[68].MEMA/i_Read_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[68].MEMA/i_write_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[72].MEMA/i_Read_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[72].MEMA/i_write_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[73].MEMA/i_Read_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[70].MEMA/i_Read_addr_reg[1] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[71].MEMA/i_Read_addr_reg[1] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[71].MEMA/i_write_addr_reg[1] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[72].MEMA/i_Read_addr_reg[1] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[72].MEMA/i_write_addr_reg[1] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[73].MEMA/i_Read_addr_reg[1] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[72].MEMA/i_Read_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[72].MEMA/i_write_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[73].MEMA/i_Read_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[73].MEMA/i_write_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[73].MEMA/i_Read_addr_reg[9] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[73].MEMA/i_write_addr_reg[9] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[32].MEMA/i_Read_addr_reg[8] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[24].MEMA/i_Read_addr_reg[8] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[16].MEMA/i_Read_addr_reg[8] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[184].MEMA/i_Read_addr_reg[8] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[176].MEMA/i_Read_addr_reg[8] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[160].MEMA/i_Read_addr_reg[8] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\p_Write_ADDR_reg[0][0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[160].MEMA/i_Read_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[13].MEMA/i_Read_addr_reg[9] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_reg[9] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[158].MEMA/i_write_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[13].MEMA/i_write_addr_reg[9] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_reg[9] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[155].MEMA/i_Read_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[153].MEMA/i_Read_addr_reg[1] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_reg[1] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[89].MEMA/i_Read_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_reg[9] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[155].MEMA/i_write_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[153].MEMA/i_write_addr_reg[1] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_reg[1] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[105].MEMA/i_write_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_reg[9] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[138].MEMA/i_Read_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_reg[9] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[2].MEMA/i_write_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[2].MEMA/i_write_addr_reg[9] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[151].MEMA/i_Read_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[75].MEMA/i_Read_addr_reg[1] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_reg[1] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[75].MEMA/i_Read_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_reg[9] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[19].MEMA/i_write_addr_reg[1] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_reg[1] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[19].MEMA/i_write_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_reg[9] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[4].MEMA/i_Read_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[156].MEMA/i_Read_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[4].MEMA/i_Read_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[4].MEMA/i_Read_addr_reg[9] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[4].MEMA/i_write_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[4].MEMA/i_write_addr_reg[9] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[5].MEMA/i_Read_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[105].MEMA/i_Read_addr_reg[1] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[5].MEMA/i_Read_addr_reg[1] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[101].MEMA/i_Read_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[5].MEMA/i_Read_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[5].MEMA/i_Read_addr_reg[9] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[5].MEMA/i_write_addr_reg[0] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[5].MEMA/i_write_addr_reg[1] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
WARNING: [Synth 8-3332] Sequential element (\BLOCK_A_MEM_GEN[141].MEMA/i_write_addr_reg[2] ) is unused and will be removed from module MATRIX_MUL_IP_CORE_S_INT.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:57 ; elapsed = 00:03:18 . Memory (MB): peak = 1604.770 ; gain = 787.809 ; free physical = 125 ; free virtual = 8872
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:59 ; elapsed = 00:03:20 . Memory (MB): peak = 1604.770 ; gain = 787.809 ; free physical = 124 ; free virtual = 8872
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:59 ; elapsed = 00:03:20 . Memory (MB): peak = 1604.770 ; gain = 787.809 ; free physical = 124 ; free virtual = 8872
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:03:22 . Memory (MB): peak = 1604.770 ; gain = 787.809 ; free physical = 124 ; free virtual = 8871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:03:22 . Memory (MB): peak = 1604.770 ; gain = 787.809 ; free physical = 124 ; free virtual = 8871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:03:22 . Memory (MB): peak = 1604.770 ; gain = 787.809 ; free physical = 124 ; free virtual = 8871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-------------------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MATRIX_MUL_IP_CORE_S_INT | BLOCK_A_MEM_GEN[0].MEMA/i_wea_reg[0] | 9      | 200   | NO           | NO                 | YES               | 200    | 0       | 
|MATRIX_MUL_IP_CORE_S_INT | i_OPCODE_reg[2]                      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|MATRIX_MUL_IP_CORE_S_INT | i_P_Write_ADDR_reg[8]                | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|MATRIX_MUL_IP_CORE_S_INT | i_P_Write_ADDR_reg[0]                | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |xbip_dsp48_macro_0 |       200|
|2     |blk_mem_gen_v8_2   |       200|
+------+-------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |blk_mem_gen_v8_2_bbox      |     1|
|2     |blk_mem_gen_v8_2_bbox__1   |     1|
|3     |blk_mem_gen_v8_2_bbox__10  |     1|
|4     |blk_mem_gen_v8_2_bbox__100 |     1|
|5     |blk_mem_gen_v8_2_bbox__101 |     1|
|6     |blk_mem_gen_v8_2_bbox__102 |     1|
|7     |blk_mem_gen_v8_2_bbox__103 |     1|
|8     |blk_mem_gen_v8_2_bbox__104 |     1|
|9     |blk_mem_gen_v8_2_bbox__105 |     1|
|10    |blk_mem_gen_v8_2_bbox__106 |     1|
|11    |blk_mem_gen_v8_2_bbox__107 |     1|
|12    |blk_mem_gen_v8_2_bbox__108 |     1|
|13    |blk_mem_gen_v8_2_bbox__109 |     1|
|14    |blk_mem_gen_v8_2_bbox__11  |     1|
|15    |blk_mem_gen_v8_2_bbox__110 |     1|
|16    |blk_mem_gen_v8_2_bbox__111 |     1|
|17    |blk_mem_gen_v8_2_bbox__112 |     1|
|18    |blk_mem_gen_v8_2_bbox__113 |     1|
|19    |blk_mem_gen_v8_2_bbox__114 |     1|
|20    |blk_mem_gen_v8_2_bbox__115 |     1|
|21    |blk_mem_gen_v8_2_bbox__116 |     1|
|22    |blk_mem_gen_v8_2_bbox__117 |     1|
|23    |blk_mem_gen_v8_2_bbox__118 |     1|
|24    |blk_mem_gen_v8_2_bbox__119 |     1|
|25    |blk_mem_gen_v8_2_bbox__12  |     1|
|26    |blk_mem_gen_v8_2_bbox__120 |     1|
|27    |blk_mem_gen_v8_2_bbox__121 |     1|
|28    |blk_mem_gen_v8_2_bbox__122 |     1|
|29    |blk_mem_gen_v8_2_bbox__123 |     1|
|30    |blk_mem_gen_v8_2_bbox__124 |     1|
|31    |blk_mem_gen_v8_2_bbox__125 |     1|
|32    |blk_mem_gen_v8_2_bbox__126 |     1|
|33    |blk_mem_gen_v8_2_bbox__127 |     1|
|34    |blk_mem_gen_v8_2_bbox__128 |     1|
|35    |blk_mem_gen_v8_2_bbox__129 |     1|
|36    |blk_mem_gen_v8_2_bbox__13  |     1|
|37    |blk_mem_gen_v8_2_bbox__130 |     1|
|38    |blk_mem_gen_v8_2_bbox__131 |     1|
|39    |blk_mem_gen_v8_2_bbox__132 |     1|
|40    |blk_mem_gen_v8_2_bbox__133 |     1|
|41    |blk_mem_gen_v8_2_bbox__134 |     1|
|42    |blk_mem_gen_v8_2_bbox__135 |     1|
|43    |blk_mem_gen_v8_2_bbox__136 |     1|
|44    |blk_mem_gen_v8_2_bbox__137 |     1|
|45    |blk_mem_gen_v8_2_bbox__138 |     1|
|46    |blk_mem_gen_v8_2_bbox__139 |     1|
|47    |blk_mem_gen_v8_2_bbox__14  |     1|
|48    |blk_mem_gen_v8_2_bbox__140 |     1|
|49    |blk_mem_gen_v8_2_bbox__141 |     1|
|50    |blk_mem_gen_v8_2_bbox__142 |     1|
|51    |blk_mem_gen_v8_2_bbox__143 |     1|
|52    |blk_mem_gen_v8_2_bbox__144 |     1|
|53    |blk_mem_gen_v8_2_bbox__145 |     1|
|54    |blk_mem_gen_v8_2_bbox__146 |     1|
|55    |blk_mem_gen_v8_2_bbox__147 |     1|
|56    |blk_mem_gen_v8_2_bbox__148 |     1|
|57    |blk_mem_gen_v8_2_bbox__149 |     1|
|58    |blk_mem_gen_v8_2_bbox__15  |     1|
|59    |blk_mem_gen_v8_2_bbox__150 |     1|
|60    |blk_mem_gen_v8_2_bbox__151 |     1|
|61    |blk_mem_gen_v8_2_bbox__152 |     1|
|62    |blk_mem_gen_v8_2_bbox__153 |     1|
|63    |blk_mem_gen_v8_2_bbox__154 |     1|
|64    |blk_mem_gen_v8_2_bbox__155 |     1|
|65    |blk_mem_gen_v8_2_bbox__156 |     1|
|66    |blk_mem_gen_v8_2_bbox__157 |     1|
|67    |blk_mem_gen_v8_2_bbox__158 |     1|
|68    |blk_mem_gen_v8_2_bbox__159 |     1|
|69    |blk_mem_gen_v8_2_bbox__16  |     1|
|70    |blk_mem_gen_v8_2_bbox__160 |     1|
|71    |blk_mem_gen_v8_2_bbox__161 |     1|
|72    |blk_mem_gen_v8_2_bbox__162 |     1|
|73    |blk_mem_gen_v8_2_bbox__163 |     1|
|74    |blk_mem_gen_v8_2_bbox__164 |     1|
|75    |blk_mem_gen_v8_2_bbox__165 |     1|
|76    |blk_mem_gen_v8_2_bbox__166 |     1|
|77    |blk_mem_gen_v8_2_bbox__167 |     1|
|78    |blk_mem_gen_v8_2_bbox__168 |     1|
|79    |blk_mem_gen_v8_2_bbox__169 |     1|
|80    |blk_mem_gen_v8_2_bbox__17  |     1|
|81    |blk_mem_gen_v8_2_bbox__170 |     1|
|82    |blk_mem_gen_v8_2_bbox__171 |     1|
|83    |blk_mem_gen_v8_2_bbox__172 |     1|
|84    |blk_mem_gen_v8_2_bbox__173 |     1|
|85    |blk_mem_gen_v8_2_bbox__174 |     1|
|86    |blk_mem_gen_v8_2_bbox__175 |     1|
|87    |blk_mem_gen_v8_2_bbox__176 |     1|
|88    |blk_mem_gen_v8_2_bbox__177 |     1|
|89    |blk_mem_gen_v8_2_bbox__178 |     1|
|90    |blk_mem_gen_v8_2_bbox__179 |     1|
|91    |blk_mem_gen_v8_2_bbox__18  |     1|
|92    |blk_mem_gen_v8_2_bbox__180 |     1|
|93    |blk_mem_gen_v8_2_bbox__181 |     1|
|94    |blk_mem_gen_v8_2_bbox__182 |     1|
|95    |blk_mem_gen_v8_2_bbox__183 |     1|
|96    |blk_mem_gen_v8_2_bbox__184 |     1|
|97    |blk_mem_gen_v8_2_bbox__185 |     1|
|98    |blk_mem_gen_v8_2_bbox__186 |     1|
|99    |blk_mem_gen_v8_2_bbox__187 |     1|
|100   |blk_mem_gen_v8_2_bbox__188 |     1|
|101   |blk_mem_gen_v8_2_bbox__189 |     1|
|102   |blk_mem_gen_v8_2_bbox__19  |     1|
|103   |blk_mem_gen_v8_2_bbox__190 |     1|
|104   |blk_mem_gen_v8_2_bbox__191 |     1|
|105   |blk_mem_gen_v8_2_bbox__192 |     1|
|106   |blk_mem_gen_v8_2_bbox__193 |     1|
|107   |blk_mem_gen_v8_2_bbox__194 |     1|
|108   |blk_mem_gen_v8_2_bbox__195 |     1|
|109   |blk_mem_gen_v8_2_bbox__196 |     1|
|110   |blk_mem_gen_v8_2_bbox__197 |     1|
|111   |blk_mem_gen_v8_2_bbox__198 |     1|
|112   |blk_mem_gen_v8_2_bbox__199 |     1|
|113   |blk_mem_gen_v8_2_bbox__2   |     1|
|114   |blk_mem_gen_v8_2_bbox__20  |     1|
|115   |blk_mem_gen_v8_2_bbox__21  |     1|
|116   |blk_mem_gen_v8_2_bbox__22  |     1|
|117   |blk_mem_gen_v8_2_bbox__23  |     1|
|118   |blk_mem_gen_v8_2_bbox__24  |     1|
|119   |blk_mem_gen_v8_2_bbox__25  |     1|
|120   |blk_mem_gen_v8_2_bbox__26  |     1|
|121   |blk_mem_gen_v8_2_bbox__27  |     1|
|122   |blk_mem_gen_v8_2_bbox__28  |     1|
|123   |blk_mem_gen_v8_2_bbox__29  |     1|
|124   |blk_mem_gen_v8_2_bbox__3   |     1|
|125   |blk_mem_gen_v8_2_bbox__30  |     1|
|126   |blk_mem_gen_v8_2_bbox__31  |     1|
|127   |blk_mem_gen_v8_2_bbox__32  |     1|
|128   |blk_mem_gen_v8_2_bbox__33  |     1|
|129   |blk_mem_gen_v8_2_bbox__34  |     1|
|130   |blk_mem_gen_v8_2_bbox__35  |     1|
|131   |blk_mem_gen_v8_2_bbox__36  |     1|
|132   |blk_mem_gen_v8_2_bbox__37  |     1|
|133   |blk_mem_gen_v8_2_bbox__38  |     1|
|134   |blk_mem_gen_v8_2_bbox__39  |     1|
|135   |blk_mem_gen_v8_2_bbox__4   |     1|
|136   |blk_mem_gen_v8_2_bbox__40  |     1|
|137   |blk_mem_gen_v8_2_bbox__41  |     1|
|138   |blk_mem_gen_v8_2_bbox__42  |     1|
|139   |blk_mem_gen_v8_2_bbox__43  |     1|
|140   |blk_mem_gen_v8_2_bbox__44  |     1|
|141   |blk_mem_gen_v8_2_bbox__45  |     1|
|142   |blk_mem_gen_v8_2_bbox__46  |     1|
|143   |blk_mem_gen_v8_2_bbox__47  |     1|
|144   |blk_mem_gen_v8_2_bbox__48  |     1|
|145   |blk_mem_gen_v8_2_bbox__49  |     1|
|146   |blk_mem_gen_v8_2_bbox__5   |     1|
|147   |blk_mem_gen_v8_2_bbox__50  |     1|
|148   |blk_mem_gen_v8_2_bbox__51  |     1|
|149   |blk_mem_gen_v8_2_bbox__52  |     1|
|150   |blk_mem_gen_v8_2_bbox__53  |     1|
|151   |blk_mem_gen_v8_2_bbox__54  |     1|
|152   |blk_mem_gen_v8_2_bbox__55  |     1|
|153   |blk_mem_gen_v8_2_bbox__56  |     1|
|154   |blk_mem_gen_v8_2_bbox__57  |     1|
|155   |blk_mem_gen_v8_2_bbox__58  |     1|
|156   |blk_mem_gen_v8_2_bbox__59  |     1|
|157   |blk_mem_gen_v8_2_bbox__6   |     1|
|158   |blk_mem_gen_v8_2_bbox__60  |     1|
|159   |blk_mem_gen_v8_2_bbox__61  |     1|
|160   |blk_mem_gen_v8_2_bbox__62  |     1|
|161   |blk_mem_gen_v8_2_bbox__63  |     1|
|162   |blk_mem_gen_v8_2_bbox__64  |     1|
|163   |blk_mem_gen_v8_2_bbox__65  |     1|
|164   |blk_mem_gen_v8_2_bbox__66  |     1|
|165   |blk_mem_gen_v8_2_bbox__67  |     1|
|166   |blk_mem_gen_v8_2_bbox__68  |     1|
|167   |blk_mem_gen_v8_2_bbox__69  |     1|
|168   |blk_mem_gen_v8_2_bbox__7   |     1|
|169   |blk_mem_gen_v8_2_bbox__70  |     1|
|170   |blk_mem_gen_v8_2_bbox__71  |     1|
|171   |blk_mem_gen_v8_2_bbox__72  |     1|
|172   |blk_mem_gen_v8_2_bbox__73  |     1|
|173   |blk_mem_gen_v8_2_bbox__74  |     1|
|174   |blk_mem_gen_v8_2_bbox__75  |     1|
|175   |blk_mem_gen_v8_2_bbox__76  |     1|
|176   |blk_mem_gen_v8_2_bbox__77  |     1|
|177   |blk_mem_gen_v8_2_bbox__78  |     1|
|178   |blk_mem_gen_v8_2_bbox__79  |     1|
|179   |blk_mem_gen_v8_2_bbox__8   |     1|
|180   |blk_mem_gen_v8_2_bbox__80  |     1|
|181   |blk_mem_gen_v8_2_bbox__81  |     1|
|182   |blk_mem_gen_v8_2_bbox__82  |     1|
|183   |blk_mem_gen_v8_2_bbox__83  |     1|
|184   |blk_mem_gen_v8_2_bbox__84  |     1|
|185   |blk_mem_gen_v8_2_bbox__85  |     1|
|186   |blk_mem_gen_v8_2_bbox__86  |     1|
|187   |blk_mem_gen_v8_2_bbox__87  |     1|
|188   |blk_mem_gen_v8_2_bbox__88  |     1|
|189   |blk_mem_gen_v8_2_bbox__89  |     1|
|190   |blk_mem_gen_v8_2_bbox__9   |     1|
|191   |blk_mem_gen_v8_2_bbox__90  |     1|
|192   |blk_mem_gen_v8_2_bbox__91  |     1|
|193   |blk_mem_gen_v8_2_bbox__92  |     1|
|194   |blk_mem_gen_v8_2_bbox__93  |     1|
|195   |blk_mem_gen_v8_2_bbox__94  |     1|
|196   |blk_mem_gen_v8_2_bbox__95  |     1|
|197   |blk_mem_gen_v8_2_bbox__96  |     1|
|198   |blk_mem_gen_v8_2_bbox__97  |     1|
|199   |blk_mem_gen_v8_2_bbox__98  |     1|
|200   |blk_mem_gen_v8_2_bbox__99  |     1|
|201   |xbip_dsp48_macro_0         |     1|
|202   |xbip_dsp48_macro_0__1      |     1|
|203   |xbip_dsp48_macro_0__10     |     1|
|204   |xbip_dsp48_macro_0__100    |     1|
|205   |xbip_dsp48_macro_0__101    |     1|
|206   |xbip_dsp48_macro_0__102    |     1|
|207   |xbip_dsp48_macro_0__103    |     1|
|208   |xbip_dsp48_macro_0__104    |     1|
|209   |xbip_dsp48_macro_0__105    |     1|
|210   |xbip_dsp48_macro_0__106    |     1|
|211   |xbip_dsp48_macro_0__107    |     1|
|212   |xbip_dsp48_macro_0__108    |     1|
|213   |xbip_dsp48_macro_0__109    |     1|
|214   |xbip_dsp48_macro_0__11     |     1|
|215   |xbip_dsp48_macro_0__110    |     1|
|216   |xbip_dsp48_macro_0__111    |     1|
|217   |xbip_dsp48_macro_0__112    |     1|
|218   |xbip_dsp48_macro_0__113    |     1|
|219   |xbip_dsp48_macro_0__114    |     1|
|220   |xbip_dsp48_macro_0__115    |     1|
|221   |xbip_dsp48_macro_0__116    |     1|
|222   |xbip_dsp48_macro_0__117    |     1|
|223   |xbip_dsp48_macro_0__118    |     1|
|224   |xbip_dsp48_macro_0__119    |     1|
|225   |xbip_dsp48_macro_0__12     |     1|
|226   |xbip_dsp48_macro_0__120    |     1|
|227   |xbip_dsp48_macro_0__121    |     1|
|228   |xbip_dsp48_macro_0__122    |     1|
|229   |xbip_dsp48_macro_0__123    |     1|
|230   |xbip_dsp48_macro_0__124    |     1|
|231   |xbip_dsp48_macro_0__125    |     1|
|232   |xbip_dsp48_macro_0__126    |     1|
|233   |xbip_dsp48_macro_0__127    |     1|
|234   |xbip_dsp48_macro_0__128    |     1|
|235   |xbip_dsp48_macro_0__129    |     1|
|236   |xbip_dsp48_macro_0__13     |     1|
|237   |xbip_dsp48_macro_0__130    |     1|
|238   |xbip_dsp48_macro_0__131    |     1|
|239   |xbip_dsp48_macro_0__132    |     1|
|240   |xbip_dsp48_macro_0__133    |     1|
|241   |xbip_dsp48_macro_0__134    |     1|
|242   |xbip_dsp48_macro_0__135    |     1|
|243   |xbip_dsp48_macro_0__136    |     1|
|244   |xbip_dsp48_macro_0__137    |     1|
|245   |xbip_dsp48_macro_0__138    |     1|
|246   |xbip_dsp48_macro_0__139    |     1|
|247   |xbip_dsp48_macro_0__14     |     1|
|248   |xbip_dsp48_macro_0__140    |     1|
|249   |xbip_dsp48_macro_0__141    |     1|
|250   |xbip_dsp48_macro_0__142    |     1|
|251   |xbip_dsp48_macro_0__143    |     1|
|252   |xbip_dsp48_macro_0__144    |     1|
|253   |xbip_dsp48_macro_0__145    |     1|
|254   |xbip_dsp48_macro_0__146    |     1|
|255   |xbip_dsp48_macro_0__147    |     1|
|256   |xbip_dsp48_macro_0__148    |     1|
|257   |xbip_dsp48_macro_0__149    |     1|
|258   |xbip_dsp48_macro_0__15     |     1|
|259   |xbip_dsp48_macro_0__150    |     1|
|260   |xbip_dsp48_macro_0__151    |     1|
|261   |xbip_dsp48_macro_0__152    |     1|
|262   |xbip_dsp48_macro_0__153    |     1|
|263   |xbip_dsp48_macro_0__154    |     1|
|264   |xbip_dsp48_macro_0__155    |     1|
|265   |xbip_dsp48_macro_0__156    |     1|
|266   |xbip_dsp48_macro_0__157    |     1|
|267   |xbip_dsp48_macro_0__158    |     1|
|268   |xbip_dsp48_macro_0__159    |     1|
|269   |xbip_dsp48_macro_0__16     |     1|
|270   |xbip_dsp48_macro_0__160    |     1|
|271   |xbip_dsp48_macro_0__161    |     1|
|272   |xbip_dsp48_macro_0__162    |     1|
|273   |xbip_dsp48_macro_0__163    |     1|
|274   |xbip_dsp48_macro_0__164    |     1|
|275   |xbip_dsp48_macro_0__165    |     1|
|276   |xbip_dsp48_macro_0__166    |     1|
|277   |xbip_dsp48_macro_0__167    |     1|
|278   |xbip_dsp48_macro_0__168    |     1|
|279   |xbip_dsp48_macro_0__169    |     1|
|280   |xbip_dsp48_macro_0__17     |     1|
|281   |xbip_dsp48_macro_0__170    |     1|
|282   |xbip_dsp48_macro_0__171    |     1|
|283   |xbip_dsp48_macro_0__172    |     1|
|284   |xbip_dsp48_macro_0__173    |     1|
|285   |xbip_dsp48_macro_0__174    |     1|
|286   |xbip_dsp48_macro_0__175    |     1|
|287   |xbip_dsp48_macro_0__176    |     1|
|288   |xbip_dsp48_macro_0__177    |     1|
|289   |xbip_dsp48_macro_0__178    |     1|
|290   |xbip_dsp48_macro_0__179    |     1|
|291   |xbip_dsp48_macro_0__18     |     1|
|292   |xbip_dsp48_macro_0__180    |     1|
|293   |xbip_dsp48_macro_0__181    |     1|
|294   |xbip_dsp48_macro_0__182    |     1|
|295   |xbip_dsp48_macro_0__183    |     1|
|296   |xbip_dsp48_macro_0__184    |     1|
|297   |xbip_dsp48_macro_0__185    |     1|
|298   |xbip_dsp48_macro_0__186    |     1|
|299   |xbip_dsp48_macro_0__187    |     1|
|300   |xbip_dsp48_macro_0__188    |     1|
|301   |xbip_dsp48_macro_0__189    |     1|
|302   |xbip_dsp48_macro_0__19     |     1|
|303   |xbip_dsp48_macro_0__190    |     1|
|304   |xbip_dsp48_macro_0__191    |     1|
|305   |xbip_dsp48_macro_0__192    |     1|
|306   |xbip_dsp48_macro_0__193    |     1|
|307   |xbip_dsp48_macro_0__194    |     1|
|308   |xbip_dsp48_macro_0__195    |     1|
|309   |xbip_dsp48_macro_0__196    |     1|
|310   |xbip_dsp48_macro_0__197    |     1|
|311   |xbip_dsp48_macro_0__198    |     1|
|312   |xbip_dsp48_macro_0__199    |     1|
|313   |xbip_dsp48_macro_0__2      |     1|
|314   |xbip_dsp48_macro_0__20     |     1|
|315   |xbip_dsp48_macro_0__21     |     1|
|316   |xbip_dsp48_macro_0__22     |     1|
|317   |xbip_dsp48_macro_0__23     |     1|
|318   |xbip_dsp48_macro_0__24     |     1|
|319   |xbip_dsp48_macro_0__25     |     1|
|320   |xbip_dsp48_macro_0__26     |     1|
|321   |xbip_dsp48_macro_0__27     |     1|
|322   |xbip_dsp48_macro_0__28     |     1|
|323   |xbip_dsp48_macro_0__29     |     1|
|324   |xbip_dsp48_macro_0__3      |     1|
|325   |xbip_dsp48_macro_0__30     |     1|
|326   |xbip_dsp48_macro_0__31     |     1|
|327   |xbip_dsp48_macro_0__32     |     1|
|328   |xbip_dsp48_macro_0__33     |     1|
|329   |xbip_dsp48_macro_0__34     |     1|
|330   |xbip_dsp48_macro_0__35     |     1|
|331   |xbip_dsp48_macro_0__36     |     1|
|332   |xbip_dsp48_macro_0__37     |     1|
|333   |xbip_dsp48_macro_0__38     |     1|
|334   |xbip_dsp48_macro_0__39     |     1|
|335   |xbip_dsp48_macro_0__4      |     1|
|336   |xbip_dsp48_macro_0__40     |     1|
|337   |xbip_dsp48_macro_0__41     |     1|
|338   |xbip_dsp48_macro_0__42     |     1|
|339   |xbip_dsp48_macro_0__43     |     1|
|340   |xbip_dsp48_macro_0__44     |     1|
|341   |xbip_dsp48_macro_0__45     |     1|
|342   |xbip_dsp48_macro_0__46     |     1|
|343   |xbip_dsp48_macro_0__47     |     1|
|344   |xbip_dsp48_macro_0__48     |     1|
|345   |xbip_dsp48_macro_0__49     |     1|
|346   |xbip_dsp48_macro_0__5      |     1|
|347   |xbip_dsp48_macro_0__50     |     1|
|348   |xbip_dsp48_macro_0__51     |     1|
|349   |xbip_dsp48_macro_0__52     |     1|
|350   |xbip_dsp48_macro_0__53     |     1|
|351   |xbip_dsp48_macro_0__54     |     1|
|352   |xbip_dsp48_macro_0__55     |     1|
|353   |xbip_dsp48_macro_0__56     |     1|
|354   |xbip_dsp48_macro_0__57     |     1|
|355   |xbip_dsp48_macro_0__58     |     1|
|356   |xbip_dsp48_macro_0__59     |     1|
|357   |xbip_dsp48_macro_0__6      |     1|
|358   |xbip_dsp48_macro_0__60     |     1|
|359   |xbip_dsp48_macro_0__61     |     1|
|360   |xbip_dsp48_macro_0__62     |     1|
|361   |xbip_dsp48_macro_0__63     |     1|
|362   |xbip_dsp48_macro_0__64     |     1|
|363   |xbip_dsp48_macro_0__65     |     1|
|364   |xbip_dsp48_macro_0__66     |     1|
|365   |xbip_dsp48_macro_0__67     |     1|
|366   |xbip_dsp48_macro_0__68     |     1|
|367   |xbip_dsp48_macro_0__69     |     1|
|368   |xbip_dsp48_macro_0__7      |     1|
|369   |xbip_dsp48_macro_0__70     |     1|
|370   |xbip_dsp48_macro_0__71     |     1|
|371   |xbip_dsp48_macro_0__72     |     1|
|372   |xbip_dsp48_macro_0__73     |     1|
|373   |xbip_dsp48_macro_0__74     |     1|
|374   |xbip_dsp48_macro_0__75     |     1|
|375   |xbip_dsp48_macro_0__76     |     1|
|376   |xbip_dsp48_macro_0__77     |     1|
|377   |xbip_dsp48_macro_0__78     |     1|
|378   |xbip_dsp48_macro_0__79     |     1|
|379   |xbip_dsp48_macro_0__8      |     1|
|380   |xbip_dsp48_macro_0__80     |     1|
|381   |xbip_dsp48_macro_0__81     |     1|
|382   |xbip_dsp48_macro_0__82     |     1|
|383   |xbip_dsp48_macro_0__83     |     1|
|384   |xbip_dsp48_macro_0__84     |     1|
|385   |xbip_dsp48_macro_0__85     |     1|
|386   |xbip_dsp48_macro_0__86     |     1|
|387   |xbip_dsp48_macro_0__87     |     1|
|388   |xbip_dsp48_macro_0__88     |     1|
|389   |xbip_dsp48_macro_0__89     |     1|
|390   |xbip_dsp48_macro_0__9      |     1|
|391   |xbip_dsp48_macro_0__90     |     1|
|392   |xbip_dsp48_macro_0__91     |     1|
|393   |xbip_dsp48_macro_0__92     |     1|
|394   |xbip_dsp48_macro_0__93     |     1|
|395   |xbip_dsp48_macro_0__94     |     1|
|396   |xbip_dsp48_macro_0__95     |     1|
|397   |xbip_dsp48_macro_0__96     |     1|
|398   |xbip_dsp48_macro_0__97     |     1|
|399   |xbip_dsp48_macro_0__98     |     1|
|400   |xbip_dsp48_macro_0__99     |     1|
|401   |BUFG                       |     1|
|402   |CARRY4                     |    18|
|403   |LUT1                       |   256|
|404   |LUT2                       |   228|
|405   |LUT3                       |   329|
|406   |LUT4                       |   679|
|407   |LUT5                       |  1175|
|408   |LUT6                       |  2676|
|409   |MUXCY_L                    |    15|
|410   |SRL16E                     |   212|
|411   |XORCY                      |    16|
|412   |FDRE                       |  7088|
|413   |FDSE                       |     6|
|414   |IBUF                       |    25|
|415   |OBUF                       |    43|
+------+---------------------------+------+

Report Instance Areas: 
+------+------------------------------+----------------------------------+------+
|      |Instance                      |Module                            |Cells |
+------+------------------------------+----------------------------------+------+
|1     |top                           |                                  | 41567|
|2     |  \BLOCK_A_MEM_GEN[0].MEMA    |BRAM_WRAPPER_V2                   |   129|
|3     |    BMG_PORT                  |blk_mem_gen_0_198                 |    96|
|4     |  \BLOCK_A_MEM_GEN[100].MEMA  |BRAM_WRAPPER_V2__parameterized99  |   131|
|5     |    BMG_PORT                  |blk_mem_gen_0_197                 |    96|
|6     |  \BLOCK_A_MEM_GEN[101].MEMA  |BRAM_WRAPPER_V2__parameterized100 |   132|
|7     |    BMG_PORT                  |blk_mem_gen_0_196                 |    96|
|8     |  \BLOCK_A_MEM_GEN[102].MEMA  |BRAM_WRAPPER_V2__parameterized101 |   130|
|9     |    BMG_PORT                  |blk_mem_gen_0_195                 |    96|
|10    |  \BLOCK_A_MEM_GEN[103].MEMA  |BRAM_WRAPPER_V2__parameterized102 |   134|
|11    |    BMG_PORT                  |blk_mem_gen_0_194                 |    96|
|12    |  \BLOCK_A_MEM_GEN[104].MEMA  |BRAM_WRAPPER_V2__parameterized103 |   129|
|13    |    BMG_PORT                  |blk_mem_gen_0_193                 |    96|
|14    |  \BLOCK_A_MEM_GEN[105].MEMA  |BRAM_WRAPPER_V2__parameterized104 |   138|
|15    |    BMG_PORT                  |blk_mem_gen_0_192                 |    96|
|16    |  \BLOCK_A_MEM_GEN[106].MEMA  |BRAM_WRAPPER_V2__parameterized105 |   143|
|17    |    BMG_PORT                  |blk_mem_gen_0_191                 |    96|
|18    |  \BLOCK_A_MEM_GEN[107].MEMA  |BRAM_WRAPPER_V2__parameterized106 |   136|
|19    |    BMG_PORT                  |blk_mem_gen_0_190                 |    96|
|20    |  \BLOCK_A_MEM_GEN[108].MEMA  |BRAM_WRAPPER_V2__parameterized107 |   132|
|21    |    BMG_PORT                  |blk_mem_gen_0_189                 |    96|
|22    |  \BLOCK_A_MEM_GEN[109].MEMA  |BRAM_WRAPPER_V2__parameterized108 |   136|
|23    |    BMG_PORT                  |blk_mem_gen_0_188                 |    96|
|24    |  \BLOCK_A_MEM_GEN[10].MEMA   |BRAM_WRAPPER_V2__parameterized9   |   142|
|25    |    BMG_PORT                  |blk_mem_gen_0_187                 |    96|
|26    |  \BLOCK_A_MEM_GEN[110].MEMA  |BRAM_WRAPPER_V2__parameterized109 |   133|
|27    |    BMG_PORT                  |blk_mem_gen_0_186                 |    96|
|28    |  \BLOCK_A_MEM_GEN[111].MEMA  |BRAM_WRAPPER_V2__parameterized110 |   137|
|29    |    BMG_PORT                  |blk_mem_gen_0_185                 |    96|
|30    |  \BLOCK_A_MEM_GEN[112].MEMA  |BRAM_WRAPPER_V2__parameterized111 |   128|
|31    |    BMG_PORT                  |blk_mem_gen_0_184                 |    96|
|32    |  \BLOCK_A_MEM_GEN[113].MEMA  |BRAM_WRAPPER_V2__parameterized112 |   135|
|33    |    BMG_PORT                  |blk_mem_gen_0_183                 |    96|
|34    |  \BLOCK_A_MEM_GEN[114].MEMA  |BRAM_WRAPPER_V2__parameterized113 |   132|
|35    |    BMG_PORT                  |blk_mem_gen_0_182                 |    96|
|36    |  \BLOCK_A_MEM_GEN[115].MEMA  |BRAM_WRAPPER_V2__parameterized114 |   135|
|37    |    BMG_PORT                  |blk_mem_gen_0_181                 |    96|
|38    |  \BLOCK_A_MEM_GEN[116].MEMA  |BRAM_WRAPPER_V2__parameterized115 |   132|
|39    |    BMG_PORT                  |blk_mem_gen_0_180                 |    96|
|40    |  \BLOCK_A_MEM_GEN[117].MEMA  |BRAM_WRAPPER_V2__parameterized116 |   139|
|41    |    BMG_PORT                  |blk_mem_gen_0_179                 |    96|
|42    |  \BLOCK_A_MEM_GEN[118].MEMA  |BRAM_WRAPPER_V2__parameterized117 |   131|
|43    |    BMG_PORT                  |blk_mem_gen_0_178                 |    96|
|44    |  \BLOCK_A_MEM_GEN[119].MEMA  |BRAM_WRAPPER_V2__parameterized118 |   129|
|45    |    BMG_PORT                  |blk_mem_gen_0_177                 |    96|
|46    |  \BLOCK_A_MEM_GEN[11].MEMA   |BRAM_WRAPPER_V2__parameterized10  |   130|
|47    |    BMG_PORT                  |blk_mem_gen_0_176                 |    96|
|48    |  \BLOCK_A_MEM_GEN[120].MEMA  |BRAM_WRAPPER_V2__parameterized119 |   130|
|49    |    BMG_PORT                  |blk_mem_gen_0_175                 |    96|
|50    |  \BLOCK_A_MEM_GEN[121].MEMA  |BRAM_WRAPPER_V2__parameterized120 |   132|
|51    |    BMG_PORT                  |blk_mem_gen_0_174                 |    96|
|52    |  \BLOCK_A_MEM_GEN[122].MEMA  |BRAM_WRAPPER_V2__parameterized121 |   134|
|53    |    BMG_PORT                  |blk_mem_gen_0_173                 |    96|
|54    |  \BLOCK_A_MEM_GEN[123].MEMA  |BRAM_WRAPPER_V2__parameterized122 |   133|
|55    |    BMG_PORT                  |blk_mem_gen_0_172                 |    96|
|56    |  \BLOCK_A_MEM_GEN[124].MEMA  |BRAM_WRAPPER_V2__parameterized123 |   134|
|57    |    BMG_PORT                  |blk_mem_gen_0_171                 |    96|
|58    |  \BLOCK_A_MEM_GEN[125].MEMA  |BRAM_WRAPPER_V2__parameterized124 |   130|
|59    |    BMG_PORT                  |blk_mem_gen_0_170                 |    96|
|60    |  \BLOCK_A_MEM_GEN[126].MEMA  |BRAM_WRAPPER_V2__parameterized125 |   134|
|61    |    BMG_PORT                  |blk_mem_gen_0_169                 |    96|
|62    |  \BLOCK_A_MEM_GEN[127].MEMA  |BRAM_WRAPPER_V2__parameterized126 |   131|
|63    |    BMG_PORT                  |blk_mem_gen_0_168                 |    96|
|64    |  \BLOCK_A_MEM_GEN[128].MEMA  |BRAM_WRAPPER_V2__parameterized127 |   129|
|65    |    BMG_PORT                  |blk_mem_gen_0_167                 |    96|
|66    |  \BLOCK_A_MEM_GEN[129].MEMA  |BRAM_WRAPPER_V2__parameterized128 |   131|
|67    |    BMG_PORT                  |blk_mem_gen_0_166                 |    96|
|68    |  \BLOCK_A_MEM_GEN[12].MEMA   |BRAM_WRAPPER_V2__parameterized11  |   131|
|69    |    BMG_PORT                  |blk_mem_gen_0_165                 |    96|
|70    |  \BLOCK_A_MEM_GEN[130].MEMA  |BRAM_WRAPPER_V2__parameterized129 |   131|
|71    |    BMG_PORT                  |blk_mem_gen_0_164                 |    96|
|72    |  \BLOCK_A_MEM_GEN[131].MEMA  |BRAM_WRAPPER_V2__parameterized130 |   132|
|73    |    BMG_PORT                  |blk_mem_gen_0_163                 |    96|
|74    |  \BLOCK_A_MEM_GEN[132].MEMA  |BRAM_WRAPPER_V2__parameterized131 |   131|
|75    |    BMG_PORT                  |blk_mem_gen_0_162                 |    96|
|76    |  \BLOCK_A_MEM_GEN[133].MEMA  |BRAM_WRAPPER_V2__parameterized132 |   131|
|77    |    BMG_PORT                  |blk_mem_gen_0_161                 |    96|
|78    |  \BLOCK_A_MEM_GEN[134].MEMA  |BRAM_WRAPPER_V2__parameterized133 |   131|
|79    |    BMG_PORT                  |blk_mem_gen_0_160                 |    96|
|80    |  \BLOCK_A_MEM_GEN[135].MEMA  |BRAM_WRAPPER_V2__parameterized134 |   131|
|81    |    BMG_PORT                  |blk_mem_gen_0_159                 |    96|
|82    |  \BLOCK_A_MEM_GEN[136].MEMA  |BRAM_WRAPPER_V2__parameterized135 |   128|
|83    |    BMG_PORT                  |blk_mem_gen_0_158                 |    96|
|84    |  \BLOCK_A_MEM_GEN[137].MEMA  |BRAM_WRAPPER_V2__parameterized136 |   134|
|85    |    BMG_PORT                  |blk_mem_gen_0_157                 |    96|
|86    |  \BLOCK_A_MEM_GEN[138].MEMA  |BRAM_WRAPPER_V2__parameterized137 |   131|
|87    |    BMG_PORT                  |blk_mem_gen_0_156                 |    96|
|88    |  \BLOCK_A_MEM_GEN[139].MEMA  |BRAM_WRAPPER_V2__parameterized138 |   134|
|89    |    BMG_PORT                  |blk_mem_gen_0_155                 |    96|
|90    |  \BLOCK_A_MEM_GEN[13].MEMA   |BRAM_WRAPPER_V2__parameterized12  |   132|
|91    |    BMG_PORT                  |blk_mem_gen_0_154                 |    96|
|92    |  \BLOCK_A_MEM_GEN[140].MEMA  |BRAM_WRAPPER_V2__parameterized139 |   133|
|93    |    BMG_PORT                  |blk_mem_gen_0_153                 |    96|
|94    |  \BLOCK_A_MEM_GEN[141].MEMA  |BRAM_WRAPPER_V2__parameterized140 |   131|
|95    |    BMG_PORT                  |blk_mem_gen_0_152                 |    96|
|96    |  \BLOCK_A_MEM_GEN[142].MEMA  |BRAM_WRAPPER_V2__parameterized141 |   131|
|97    |    BMG_PORT                  |blk_mem_gen_0_151                 |    96|
|98    |  \BLOCK_A_MEM_GEN[143].MEMA  |BRAM_WRAPPER_V2__parameterized142 |   134|
|99    |    BMG_PORT                  |blk_mem_gen_0_150                 |    96|
|100   |  \BLOCK_A_MEM_GEN[144].MEMA  |BRAM_WRAPPER_V2__parameterized143 |   128|
|101   |    BMG_PORT                  |blk_mem_gen_0_149                 |    96|
|102   |  \BLOCK_A_MEM_GEN[145].MEMA  |BRAM_WRAPPER_V2__parameterized144 |   136|
|103   |    BMG_PORT                  |blk_mem_gen_0_148                 |    96|
|104   |  \BLOCK_A_MEM_GEN[146].MEMA  |BRAM_WRAPPER_V2__parameterized145 |   133|
|105   |    BMG_PORT                  |blk_mem_gen_0_147                 |    96|
|106   |  \BLOCK_A_MEM_GEN[147].MEMA  |BRAM_WRAPPER_V2__parameterized146 |   138|
|107   |    BMG_PORT                  |blk_mem_gen_0_146                 |    96|
|108   |  \BLOCK_A_MEM_GEN[148].MEMA  |BRAM_WRAPPER_V2__parameterized147 |   131|
|109   |    BMG_PORT                  |blk_mem_gen_0_145                 |    96|
|110   |  \BLOCK_A_MEM_GEN[149].MEMA  |BRAM_WRAPPER_V2__parameterized148 |   131|
|111   |    BMG_PORT                  |blk_mem_gen_0_144                 |    96|
|112   |  \BLOCK_A_MEM_GEN[14].MEMA   |BRAM_WRAPPER_V2__parameterized13  |   132|
|113   |    BMG_PORT                  |blk_mem_gen_0_143                 |    96|
|114   |  \BLOCK_A_MEM_GEN[150].MEMA  |BRAM_WRAPPER_V2__parameterized149 |   132|
|115   |    BMG_PORT                  |blk_mem_gen_0_142                 |    96|
|116   |  \BLOCK_A_MEM_GEN[151].MEMA  |BRAM_WRAPPER_V2__parameterized150 |   136|
|117   |    BMG_PORT                  |blk_mem_gen_0_141                 |    96|
|118   |  \BLOCK_A_MEM_GEN[152].MEMA  |BRAM_WRAPPER_V2__parameterized151 |   130|
|119   |    BMG_PORT                  |blk_mem_gen_0_140                 |    96|
|120   |  \BLOCK_A_MEM_GEN[153].MEMA  |BRAM_WRAPPER_V2__parameterized152 |   133|
|121   |    BMG_PORT                  |blk_mem_gen_0_139                 |    96|
|122   |  \BLOCK_A_MEM_GEN[154].MEMA  |BRAM_WRAPPER_V2__parameterized153 |   131|
|123   |    BMG_PORT                  |blk_mem_gen_0_138                 |    96|
|124   |  \BLOCK_A_MEM_GEN[155].MEMA  |BRAM_WRAPPER_V2__parameterized154 |   135|
|125   |    BMG_PORT                  |blk_mem_gen_0_137                 |    96|
|126   |  \BLOCK_A_MEM_GEN[156].MEMA  |BRAM_WRAPPER_V2__parameterized155 |   132|
|127   |    BMG_PORT                  |blk_mem_gen_0_136                 |    96|
|128   |  \BLOCK_A_MEM_GEN[157].MEMA  |BRAM_WRAPPER_V2__parameterized156 |   131|
|129   |    BMG_PORT                  |blk_mem_gen_0_135                 |    96|
|130   |  \BLOCK_A_MEM_GEN[158].MEMA  |BRAM_WRAPPER_V2__parameterized157 |   133|
|131   |    BMG_PORT                  |blk_mem_gen_0_134                 |    96|
|132   |  \BLOCK_A_MEM_GEN[159].MEMA  |BRAM_WRAPPER_V2__parameterized158 |   134|
|133   |    BMG_PORT                  |blk_mem_gen_0_133                 |    96|
|134   |  \BLOCK_A_MEM_GEN[15].MEMA   |BRAM_WRAPPER_V2__parameterized14  |   138|
|135   |    BMG_PORT                  |blk_mem_gen_0_132                 |    96|
|136   |  \BLOCK_A_MEM_GEN[160].MEMA  |BRAM_WRAPPER_V2__parameterized159 |   129|
|137   |    BMG_PORT                  |blk_mem_gen_0_131                 |    96|
|138   |  \BLOCK_A_MEM_GEN[161].MEMA  |BRAM_WRAPPER_V2__parameterized160 |   128|
|139   |    BMG_PORT                  |blk_mem_gen_0_130                 |    96|
|140   |  \BLOCK_A_MEM_GEN[162].MEMA  |BRAM_WRAPPER_V2__parameterized161 |   128|
|141   |    BMG_PORT                  |blk_mem_gen_0_129                 |    96|
|142   |  \BLOCK_A_MEM_GEN[163].MEMA  |BRAM_WRAPPER_V2__parameterized162 |   132|
|143   |    BMG_PORT                  |blk_mem_gen_0_128                 |    96|
|144   |  \BLOCK_A_MEM_GEN[164].MEMA  |BRAM_WRAPPER_V2__parameterized163 |   128|
|145   |    BMG_PORT                  |blk_mem_gen_0_127                 |    96|
|146   |  \BLOCK_A_MEM_GEN[165].MEMA  |BRAM_WRAPPER_V2__parameterized164 |   128|
|147   |    BMG_PORT                  |blk_mem_gen_0_126                 |    96|
|148   |  \BLOCK_A_MEM_GEN[166].MEMA  |BRAM_WRAPPER_V2__parameterized165 |   128|
|149   |    BMG_PORT                  |blk_mem_gen_0_125                 |    96|
|150   |  \BLOCK_A_MEM_GEN[167].MEMA  |BRAM_WRAPPER_V2__parameterized166 |   128|
|151   |    BMG_PORT                  |blk_mem_gen_0_124                 |    96|
|152   |  \BLOCK_A_MEM_GEN[168].MEMA  |BRAM_WRAPPER_V2__parameterized167 |   129|
|153   |    BMG_PORT                  |blk_mem_gen_0_123                 |    96|
|154   |  \BLOCK_A_MEM_GEN[169].MEMA  |BRAM_WRAPPER_V2__parameterized168 |   132|
|155   |    BMG_PORT                  |blk_mem_gen_0_122                 |    96|
|156   |  \BLOCK_A_MEM_GEN[16].MEMA   |BRAM_WRAPPER_V2__parameterized15  |   128|
|157   |    BMG_PORT                  |blk_mem_gen_0_121                 |    96|
|158   |  \BLOCK_A_MEM_GEN[170].MEMA  |BRAM_WRAPPER_V2__parameterized169 |   133|
|159   |    BMG_PORT                  |blk_mem_gen_0_120                 |    96|
|160   |  \BLOCK_A_MEM_GEN[171].MEMA  |BRAM_WRAPPER_V2__parameterized170 |   132|
|161   |    BMG_PORT                  |blk_mem_gen_0_119                 |    96|
|162   |  \BLOCK_A_MEM_GEN[172].MEMA  |BRAM_WRAPPER_V2__parameterized171 |   133|
|163   |    BMG_PORT                  |blk_mem_gen_0_118                 |    96|
|164   |  \BLOCK_A_MEM_GEN[173].MEMA  |BRAM_WRAPPER_V2__parameterized172 |   133|
|165   |    BMG_PORT                  |blk_mem_gen_0_117                 |    96|
|166   |  \BLOCK_A_MEM_GEN[174].MEMA  |BRAM_WRAPPER_V2__parameterized173 |   133|
|167   |    BMG_PORT                  |blk_mem_gen_0_116                 |    96|
|168   |  \BLOCK_A_MEM_GEN[175].MEMA  |BRAM_WRAPPER_V2__parameterized174 |   135|
|169   |    BMG_PORT                  |blk_mem_gen_0_115                 |    96|
|170   |  \BLOCK_A_MEM_GEN[176].MEMA  |BRAM_WRAPPER_V2__parameterized175 |   130|
|171   |    BMG_PORT                  |blk_mem_gen_0_114                 |    96|
|172   |  \BLOCK_A_MEM_GEN[177].MEMA  |BRAM_WRAPPER_V2__parameterized176 |   130|
|173   |    BMG_PORT                  |blk_mem_gen_0_113                 |    96|
|174   |  \BLOCK_A_MEM_GEN[178].MEMA  |BRAM_WRAPPER_V2__parameterized177 |   130|
|175   |    BMG_PORT                  |blk_mem_gen_0_112                 |    96|
|176   |  \BLOCK_A_MEM_GEN[179].MEMA  |BRAM_WRAPPER_V2__parameterized178 |   133|
|177   |    BMG_PORT                  |blk_mem_gen_0_111                 |    96|
|178   |  \BLOCK_A_MEM_GEN[17].MEMA   |BRAM_WRAPPER_V2__parameterized16  |   139|
|179   |    BMG_PORT                  |blk_mem_gen_0_110                 |    96|
|180   |  \BLOCK_A_MEM_GEN[180].MEMA  |BRAM_WRAPPER_V2__parameterized179 |   130|
|181   |    BMG_PORT                  |blk_mem_gen_0_109                 |    96|
|182   |  \BLOCK_A_MEM_GEN[181].MEMA  |BRAM_WRAPPER_V2__parameterized180 |   131|
|183   |    BMG_PORT                  |blk_mem_gen_0_108                 |    96|
|184   |  \BLOCK_A_MEM_GEN[182].MEMA  |BRAM_WRAPPER_V2__parameterized181 |   130|
|185   |    BMG_PORT                  |blk_mem_gen_0_107                 |    96|
|186   |  \BLOCK_A_MEM_GEN[183].MEMA  |BRAM_WRAPPER_V2__parameterized182 |   132|
|187   |    BMG_PORT                  |blk_mem_gen_0_106                 |    96|
|188   |  \BLOCK_A_MEM_GEN[184].MEMA  |BRAM_WRAPPER_V2__parameterized183 |   128|
|189   |    BMG_PORT                  |blk_mem_gen_0_105                 |    96|
|190   |  \BLOCK_A_MEM_GEN[185].MEMA  |BRAM_WRAPPER_V2__parameterized184 |   143|
|191   |    BMG_PORT                  |blk_mem_gen_0_104                 |    96|
|192   |  \BLOCK_A_MEM_GEN[186].MEMA  |BRAM_WRAPPER_V2__parameterized185 |   136|
|193   |    BMG_PORT                  |blk_mem_gen_0_103                 |    96|
|194   |  \BLOCK_A_MEM_GEN[187].MEMA  |BRAM_WRAPPER_V2__parameterized186 |   140|
|195   |    BMG_PORT                  |blk_mem_gen_0_102                 |    96|
|196   |  \BLOCK_A_MEM_GEN[188].MEMA  |BRAM_WRAPPER_V2__parameterized187 |   133|
|197   |    BMG_PORT                  |blk_mem_gen_0_101                 |    96|
|198   |  \BLOCK_A_MEM_GEN[189].MEMA  |BRAM_WRAPPER_V2__parameterized188 |   145|
|199   |    BMG_PORT                  |blk_mem_gen_0_100                 |    96|
|200   |  \BLOCK_A_MEM_GEN[18].MEMA   |BRAM_WRAPPER_V2__parameterized17  |   134|
|201   |    BMG_PORT                  |blk_mem_gen_0_99                  |    96|
|202   |  \BLOCK_A_MEM_GEN[190].MEMA  |BRAM_WRAPPER_V2__parameterized189 |   137|
|203   |    BMG_PORT                  |blk_mem_gen_0_98                  |    96|
|204   |  \BLOCK_A_MEM_GEN[191].MEMA  |BRAM_WRAPPER_V2__parameterized190 |   142|
|205   |    BMG_PORT                  |blk_mem_gen_0_97                  |    96|
|206   |  \BLOCK_A_MEM_GEN[192].MEMA  |BRAM_WRAPPER_V2__parameterized191 |   131|
|207   |    BMG_PORT                  |blk_mem_gen_0_96                  |    96|
|208   |  \BLOCK_A_MEM_GEN[193].MEMA  |BRAM_WRAPPER_V2__parameterized192 |   140|
|209   |    BMG_PORT                  |blk_mem_gen_0_95                  |    96|
|210   |  \BLOCK_A_MEM_GEN[194].MEMA  |BRAM_WRAPPER_V2__parameterized193 |   137|
|211   |    BMG_PORT                  |blk_mem_gen_0_94                  |    96|
|212   |  \BLOCK_A_MEM_GEN[195].MEMA  |BRAM_WRAPPER_V2__parameterized194 |   143|
|213   |    BMG_PORT                  |blk_mem_gen_0_93                  |    96|
|214   |  \BLOCK_A_MEM_GEN[196].MEMA  |BRAM_WRAPPER_V2__parameterized195 |   135|
|215   |    BMG_PORT                  |blk_mem_gen_0_92                  |    96|
|216   |  \BLOCK_A_MEM_GEN[197].MEMA  |BRAM_WRAPPER_V2__parameterized196 |   143|
|217   |    BMG_PORT                  |blk_mem_gen_0_91                  |    96|
|218   |  \BLOCK_A_MEM_GEN[198].MEMA  |BRAM_WRAPPER_V2__parameterized197 |   138|
|219   |    BMG_PORT                  |blk_mem_gen_0_90                  |    96|
|220   |  \BLOCK_A_MEM_GEN[199].MEMA  |BRAM_WRAPPER_V2__parameterized198 |   139|
|221   |    BMG_PORT                  |blk_mem_gen_0_89                  |    96|
|222   |  \BLOCK_A_MEM_GEN[19].MEMA   |BRAM_WRAPPER_V2__parameterized18  |   140|
|223   |    BMG_PORT                  |blk_mem_gen_0_88                  |    96|
|224   |  \BLOCK_A_MEM_GEN[1].MEMA    |BRAM_WRAPPER_V2__parameterized0   |   140|
|225   |    BMG_PORT                  |blk_mem_gen_0_87                  |    96|
|226   |  \BLOCK_A_MEM_GEN[20].MEMA   |BRAM_WRAPPER_V2__parameterized19  |   134|
|227   |    BMG_PORT                  |blk_mem_gen_0_86                  |    96|
|228   |  \BLOCK_A_MEM_GEN[21].MEMA   |BRAM_WRAPPER_V2__parameterized20  |   139|
|229   |    BMG_PORT                  |blk_mem_gen_0_85                  |    96|
|230   |  \BLOCK_A_MEM_GEN[22].MEMA   |BRAM_WRAPPER_V2__parameterized21  |   135|
|231   |    BMG_PORT                  |blk_mem_gen_0_84                  |    96|
|232   |  \BLOCK_A_MEM_GEN[23].MEMA   |BRAM_WRAPPER_V2__parameterized22  |   132|
|233   |    BMG_PORT                  |blk_mem_gen_0_83                  |    96|
|234   |  \BLOCK_A_MEM_GEN[24].MEMA   |BRAM_WRAPPER_V2__parameterized23  |   130|
|235   |    BMG_PORT                  |blk_mem_gen_0_82                  |    96|
|236   |  \BLOCK_A_MEM_GEN[25].MEMA   |BRAM_WRAPPER_V2__parameterized24  |   135|
|237   |    BMG_PORT                  |blk_mem_gen_0_81                  |    96|
|238   |  \BLOCK_A_MEM_GEN[26].MEMA   |BRAM_WRAPPER_V2__parameterized25  |   133|
|239   |    BMG_PORT                  |blk_mem_gen_0_80                  |    96|
|240   |  \BLOCK_A_MEM_GEN[27].MEMA   |BRAM_WRAPPER_V2__parameterized26  |   135|
|241   |    BMG_PORT                  |blk_mem_gen_0_79                  |    96|
|242   |  \BLOCK_A_MEM_GEN[28].MEMA   |BRAM_WRAPPER_V2__parameterized27  |   133|
|243   |    BMG_PORT                  |blk_mem_gen_0_78                  |    96|
|244   |  \BLOCK_A_MEM_GEN[29].MEMA   |BRAM_WRAPPER_V2__parameterized28  |   138|
|245   |    BMG_PORT                  |blk_mem_gen_0_77                  |    96|
|246   |  \BLOCK_A_MEM_GEN[2].MEMA    |BRAM_WRAPPER_V2__parameterized1   |   131|
|247   |    BMG_PORT                  |blk_mem_gen_0_76                  |    96|
|248   |  \BLOCK_A_MEM_GEN[30].MEMA   |BRAM_WRAPPER_V2__parameterized29  |   136|
|249   |    BMG_PORT                  |blk_mem_gen_0_75                  |    96|
|250   |  \BLOCK_A_MEM_GEN[31].MEMA   |BRAM_WRAPPER_V2__parameterized30  |   132|
|251   |    BMG_PORT                  |blk_mem_gen_0_74                  |    96|
|252   |  \BLOCK_A_MEM_GEN[32].MEMA   |BRAM_WRAPPER_V2__parameterized31  |   129|
|253   |    BMG_PORT                  |blk_mem_gen_0_73                  |    96|
|254   |  \BLOCK_A_MEM_GEN[33].MEMA   |BRAM_WRAPPER_V2__parameterized32  |   130|
|255   |    BMG_PORT                  |blk_mem_gen_0_72                  |    96|
|256   |  \BLOCK_A_MEM_GEN[34].MEMA   |BRAM_WRAPPER_V2__parameterized33  |   131|
|257   |    BMG_PORT                  |blk_mem_gen_0_71                  |    96|
|258   |  \BLOCK_A_MEM_GEN[35].MEMA   |BRAM_WRAPPER_V2__parameterized34  |   137|
|259   |    BMG_PORT                  |blk_mem_gen_0_70                  |    96|
|260   |  \BLOCK_A_MEM_GEN[36].MEMA   |BRAM_WRAPPER_V2__parameterized35  |   128|
|261   |    BMG_PORT                  |blk_mem_gen_0_69                  |    96|
|262   |  \BLOCK_A_MEM_GEN[37].MEMA   |BRAM_WRAPPER_V2__parameterized36  |   132|
|263   |    BMG_PORT                  |blk_mem_gen_0_68                  |    96|
|264   |  \BLOCK_A_MEM_GEN[38].MEMA   |BRAM_WRAPPER_V2__parameterized37  |   131|
|265   |    BMG_PORT                  |blk_mem_gen_0_67                  |    96|
|266   |  \BLOCK_A_MEM_GEN[39].MEMA   |BRAM_WRAPPER_V2__parameterized38  |   131|
|267   |    BMG_PORT                  |blk_mem_gen_0_66                  |    96|
|268   |  \BLOCK_A_MEM_GEN[3].MEMA    |BRAM_WRAPPER_V2__parameterized2   |   137|
|269   |    BMG_PORT                  |blk_mem_gen_0_65                  |    96|
|270   |  \BLOCK_A_MEM_GEN[40].MEMA   |BRAM_WRAPPER_V2__parameterized39  |   129|
|271   |    BMG_PORT                  |blk_mem_gen_0_64                  |    96|
|272   |  \BLOCK_A_MEM_GEN[41].MEMA   |BRAM_WRAPPER_V2__parameterized40  |   133|
|273   |    BMG_PORT                  |blk_mem_gen_0_63                  |    96|
|274   |  \BLOCK_A_MEM_GEN[42].MEMA   |BRAM_WRAPPER_V2__parameterized41  |   135|
|275   |    BMG_PORT                  |blk_mem_gen_0_62                  |    96|
|276   |  \BLOCK_A_MEM_GEN[43].MEMA   |BRAM_WRAPPER_V2__parameterized42  |   132|
|277   |    BMG_PORT                  |blk_mem_gen_0_61                  |    96|
|278   |  \BLOCK_A_MEM_GEN[44].MEMA   |BRAM_WRAPPER_V2__parameterized43  |   131|
|279   |    BMG_PORT                  |blk_mem_gen_0_60                  |    96|
|280   |  \BLOCK_A_MEM_GEN[45].MEMA   |BRAM_WRAPPER_V2__parameterized44  |   131|
|281   |    BMG_PORT                  |blk_mem_gen_0_59                  |    96|
|282   |  \BLOCK_A_MEM_GEN[46].MEMA   |BRAM_WRAPPER_V2__parameterized45  |   132|
|283   |    BMG_PORT                  |blk_mem_gen_0_58                  |    96|
|284   |  \BLOCK_A_MEM_GEN[47].MEMA   |BRAM_WRAPPER_V2__parameterized46  |   139|
|285   |    BMG_PORT                  |blk_mem_gen_0_57                  |    96|
|286   |  \BLOCK_A_MEM_GEN[48].MEMA   |BRAM_WRAPPER_V2__parameterized47  |   127|
|287   |    BMG_PORT                  |blk_mem_gen_0_56                  |    96|
|288   |  \BLOCK_A_MEM_GEN[49].MEMA   |BRAM_WRAPPER_V2__parameterized48  |   127|
|289   |    BMG_PORT                  |blk_mem_gen_0_55                  |    96|
|290   |  \BLOCK_A_MEM_GEN[4].MEMA    |BRAM_WRAPPER_V2__parameterized3   |   130|
|291   |    BMG_PORT                  |blk_mem_gen_0_54                  |    96|
|292   |  \BLOCK_A_MEM_GEN[50].MEMA   |BRAM_WRAPPER_V2__parameterized49  |   127|
|293   |    BMG_PORT                  |blk_mem_gen_0_53                  |    96|
|294   |  \BLOCK_A_MEM_GEN[51].MEMA   |BRAM_WRAPPER_V2__parameterized50  |   128|
|295   |    BMG_PORT                  |blk_mem_gen_0_52                  |    96|
|296   |  \BLOCK_A_MEM_GEN[52].MEMA   |BRAM_WRAPPER_V2__parameterized51  |   127|
|297   |    BMG_PORT                  |blk_mem_gen_0_51                  |    96|
|298   |  \BLOCK_A_MEM_GEN[53].MEMA   |BRAM_WRAPPER_V2__parameterized52  |   129|
|299   |    BMG_PORT                  |blk_mem_gen_0_50                  |    96|
|300   |  \BLOCK_A_MEM_GEN[54].MEMA   |BRAM_WRAPPER_V2__parameterized53  |   127|
|301   |    BMG_PORT                  |blk_mem_gen_0_49                  |    96|
|302   |  \BLOCK_A_MEM_GEN[55].MEMA   |BRAM_WRAPPER_V2__parameterized54  |   145|
|303   |    BMG_PORT                  |blk_mem_gen_0_48                  |    96|
|304   |  \BLOCK_A_MEM_GEN[56].MEMA   |BRAM_WRAPPER_V2__parameterized55  |   127|
|305   |    BMG_PORT                  |blk_mem_gen_0_47                  |    96|
|306   |  \BLOCK_A_MEM_GEN[57].MEMA   |BRAM_WRAPPER_V2__parameterized56  |   127|
|307   |    BMG_PORT                  |blk_mem_gen_0_46                  |    96|
|308   |  \BLOCK_A_MEM_GEN[58].MEMA   |BRAM_WRAPPER_V2__parameterized57  |   127|
|309   |    BMG_PORT                  |blk_mem_gen_0_45                  |    96|
|310   |  \BLOCK_A_MEM_GEN[59].MEMA   |BRAM_WRAPPER_V2__parameterized58  |   128|
|311   |    BMG_PORT                  |blk_mem_gen_0_44                  |    96|
|312   |  \BLOCK_A_MEM_GEN[5].MEMA    |BRAM_WRAPPER_V2__parameterized4   |   132|
|313   |    BMG_PORT                  |blk_mem_gen_0_43                  |    96|
|314   |  \BLOCK_A_MEM_GEN[60].MEMA   |BRAM_WRAPPER_V2__parameterized59  |   129|
|315   |    BMG_PORT                  |blk_mem_gen_0_42                  |    96|
|316   |  \BLOCK_A_MEM_GEN[61].MEMA   |BRAM_WRAPPER_V2__parameterized60  |   128|
|317   |    BMG_PORT                  |blk_mem_gen_0_41                  |    96|
|318   |  \BLOCK_A_MEM_GEN[62].MEMA   |BRAM_WRAPPER_V2__parameterized61  |   127|
|319   |    BMG_PORT                  |blk_mem_gen_0_40                  |    96|
|320   |  \BLOCK_A_MEM_GEN[63].MEMA   |BRAM_WRAPPER_V2__parameterized62  |   134|
|321   |    BMG_PORT                  |blk_mem_gen_0_39                  |    96|
|322   |  \BLOCK_A_MEM_GEN[64].MEMA   |BRAM_WRAPPER_V2__parameterized63  |   128|
|323   |    BMG_PORT                  |blk_mem_gen_0_38                  |    96|
|324   |  \BLOCK_A_MEM_GEN[65].MEMA   |BRAM_WRAPPER_V2__parameterized64  |   127|
|325   |    BMG_PORT                  |blk_mem_gen_0_37                  |    96|
|326   |  \BLOCK_A_MEM_GEN[66].MEMA   |BRAM_WRAPPER_V2__parameterized65  |   128|
|327   |    BMG_PORT                  |blk_mem_gen_0_36                  |    96|
|328   |  \BLOCK_A_MEM_GEN[67].MEMA   |BRAM_WRAPPER_V2__parameterized66  |   133|
|329   |    BMG_PORT                  |blk_mem_gen_0_35                  |    96|
|330   |  \BLOCK_A_MEM_GEN[68].MEMA   |BRAM_WRAPPER_V2__parameterized67  |   130|
|331   |    BMG_PORT                  |blk_mem_gen_0_34                  |    96|
|332   |  \BLOCK_A_MEM_GEN[69].MEMA   |BRAM_WRAPPER_V2__parameterized68  |   135|
|333   |    BMG_PORT                  |blk_mem_gen_0_33                  |    96|
|334   |  \BLOCK_A_MEM_GEN[6].MEMA    |BRAM_WRAPPER_V2__parameterized5   |   131|
|335   |    BMG_PORT                  |blk_mem_gen_0_32                  |    96|
|336   |  \BLOCK_A_MEM_GEN[70].MEMA   |BRAM_WRAPPER_V2__parameterized69  |   130|
|337   |    BMG_PORT                  |blk_mem_gen_0_31                  |    96|
|338   |  \BLOCK_A_MEM_GEN[71].MEMA   |BRAM_WRAPPER_V2__parameterized70  |   140|
|339   |    BMG_PORT                  |blk_mem_gen_0_30                  |    96|
|340   |  \BLOCK_A_MEM_GEN[72].MEMA   |BRAM_WRAPPER_V2__parameterized71  |   131|
|341   |    BMG_PORT                  |blk_mem_gen_0_29                  |    96|
|342   |  \BLOCK_A_MEM_GEN[73].MEMA   |BRAM_WRAPPER_V2__parameterized72  |   141|
|343   |    BMG_PORT                  |blk_mem_gen_0_28                  |    96|
|344   |  \BLOCK_A_MEM_GEN[74].MEMA   |BRAM_WRAPPER_V2__parameterized73  |   132|
|345   |    BMG_PORT                  |blk_mem_gen_0_27                  |    96|
|346   |  \BLOCK_A_MEM_GEN[75].MEMA   |BRAM_WRAPPER_V2__parameterized74  |   137|
|347   |    BMG_PORT                  |blk_mem_gen_0_26                  |    96|
|348   |  \BLOCK_A_MEM_GEN[76].MEMA   |BRAM_WRAPPER_V2__parameterized75  |   131|
|349   |    BMG_PORT                  |blk_mem_gen_0_25                  |    96|
|350   |  \BLOCK_A_MEM_GEN[77].MEMA   |BRAM_WRAPPER_V2__parameterized76  |   137|
|351   |    BMG_PORT                  |blk_mem_gen_0_24                  |    96|
|352   |  \BLOCK_A_MEM_GEN[78].MEMA   |BRAM_WRAPPER_V2__parameterized77  |   134|
|353   |    BMG_PORT                  |blk_mem_gen_0_23                  |    96|
|354   |  \BLOCK_A_MEM_GEN[79].MEMA   |BRAM_WRAPPER_V2__parameterized78  |   137|
|355   |    BMG_PORT                  |blk_mem_gen_0_22                  |    96|
|356   |  \BLOCK_A_MEM_GEN[7].MEMA    |BRAM_WRAPPER_V2__parameterized6   |   132|
|357   |    BMG_PORT                  |blk_mem_gen_0_21                  |    96|
|358   |  \BLOCK_A_MEM_GEN[80].MEMA   |BRAM_WRAPPER_V2__parameterized79  |   129|
|359   |    BMG_PORT                  |blk_mem_gen_0_20                  |    96|
|360   |  \BLOCK_A_MEM_GEN[81].MEMA   |BRAM_WRAPPER_V2__parameterized80  |   133|
|361   |    BMG_PORT                  |blk_mem_gen_0_19                  |    96|
|362   |  \BLOCK_A_MEM_GEN[82].MEMA   |BRAM_WRAPPER_V2__parameterized81  |   130|
|363   |    BMG_PORT                  |blk_mem_gen_0_18                  |    96|
|364   |  \BLOCK_A_MEM_GEN[83].MEMA   |BRAM_WRAPPER_V2__parameterized82  |   133|
|365   |    BMG_PORT                  |blk_mem_gen_0_17                  |    96|
|366   |  \BLOCK_A_MEM_GEN[84].MEMA   |BRAM_WRAPPER_V2__parameterized83  |   131|
|367   |    BMG_PORT                  |blk_mem_gen_0_16                  |    96|
|368   |  \BLOCK_A_MEM_GEN[85].MEMA   |BRAM_WRAPPER_V2__parameterized84  |   134|
|369   |    BMG_PORT                  |blk_mem_gen_0_15                  |    96|
|370   |  \BLOCK_A_MEM_GEN[86].MEMA   |BRAM_WRAPPER_V2__parameterized85  |   131|
|371   |    BMG_PORT                  |blk_mem_gen_0_14                  |    96|
|372   |  \BLOCK_A_MEM_GEN[87].MEMA   |BRAM_WRAPPER_V2__parameterized86  |   133|
|373   |    BMG_PORT                  |blk_mem_gen_0_13                  |    96|
|374   |  \BLOCK_A_MEM_GEN[88].MEMA   |BRAM_WRAPPER_V2__parameterized87  |   130|
|375   |    BMG_PORT                  |blk_mem_gen_0_12                  |    96|
|376   |  \BLOCK_A_MEM_GEN[89].MEMA   |BRAM_WRAPPER_V2__parameterized88  |   136|
|377   |    BMG_PORT                  |blk_mem_gen_0_11                  |    96|
|378   |  \BLOCK_A_MEM_GEN[8].MEMA    |BRAM_WRAPPER_V2__parameterized7   |   129|
|379   |    BMG_PORT                  |blk_mem_gen_0_10                  |    96|
|380   |  \BLOCK_A_MEM_GEN[90].MEMA   |BRAM_WRAPPER_V2__parameterized89  |   136|
|381   |    BMG_PORT                  |blk_mem_gen_0_9                   |    96|
|382   |  \BLOCK_A_MEM_GEN[91].MEMA   |BRAM_WRAPPER_V2__parameterized90  |   132|
|383   |    BMG_PORT                  |blk_mem_gen_0_8                   |    96|
|384   |  \BLOCK_A_MEM_GEN[92].MEMA   |BRAM_WRAPPER_V2__parameterized91  |   133|
|385   |    BMG_PORT                  |blk_mem_gen_0_7                   |    96|
|386   |  \BLOCK_A_MEM_GEN[93].MEMA   |BRAM_WRAPPER_V2__parameterized92  |   132|
|387   |    BMG_PORT                  |blk_mem_gen_0_6                   |    96|
|388   |  \BLOCK_A_MEM_GEN[94].MEMA   |BRAM_WRAPPER_V2__parameterized93  |   132|
|389   |    BMG_PORT                  |blk_mem_gen_0_5                   |    96|
|390   |  \BLOCK_A_MEM_GEN[95].MEMA   |BRAM_WRAPPER_V2__parameterized94  |   134|
|391   |    BMG_PORT                  |blk_mem_gen_0_4                   |    96|
|392   |  \BLOCK_A_MEM_GEN[96].MEMA   |BRAM_WRAPPER_V2__parameterized95  |   134|
|393   |    BMG_PORT                  |blk_mem_gen_0_3                   |    96|
|394   |  \BLOCK_A_MEM_GEN[97].MEMA   |BRAM_WRAPPER_V2__parameterized96  |   132|
|395   |    BMG_PORT                  |blk_mem_gen_0_2                   |    96|
|396   |  \BLOCK_A_MEM_GEN[98].MEMA   |BRAM_WRAPPER_V2__parameterized97  |   131|
|397   |    BMG_PORT                  |blk_mem_gen_0_1                   |    96|
|398   |  \BLOCK_A_MEM_GEN[99].MEMA   |BRAM_WRAPPER_V2__parameterized98  |   134|
|399   |    BMG_PORT                  |blk_mem_gen_0_0                   |    96|
|400   |  \BLOCK_A_MEM_GEN[9].MEMA    |BRAM_WRAPPER_V2__parameterized8   |   130|
|401   |    BMG_PORT                  |blk_mem_gen_0                     |    96|
|402   |  FSM_UNIT                    |CONTROL_UNIT_S_INT                |  4883|
+------+------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:02 ; elapsed = 00:03:24 . Memory (MB): peak = 1604.770 ; gain = 787.809 ; free physical = 124 ; free virtual = 8872
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1350 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:01:50 . Memory (MB): peak = 1604.770 ; gain = 332.297 ; free physical = 124 ; free virtual = 8872
Synthesis Optimization Complete : Time (s): cpu = 00:02:02 ; elapsed = 00:03:24 . Memory (MB): peak = 1604.770 ; gain = 787.809 ; free physical = 124 ; free virtual = 8872
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
477 Infos, 102 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:03:25 . Memory (MB): peak = 1604.773 ; gain = 679.293 ; free physical = 120 ; free virtual = 8871
report_utilization: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1636.789 ; gain = 0.000 ; free physical = 131 ; free virtual = 8855
INFO: [Common 17-206] Exiting Vivado at Thu Jul  7 13:01:40 2016...
