# fifo_ip
FIFO ip FPGA verilog/systemverilog
