-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Thu Nov 16 13:03:06 2023
-- Host        : LAPTOP-7V8610GV running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/kelle/Desktop/Final_Project/Final_Project.srcs/sources_1/ip/bm_sprite_br/bm_sprite_br_sim_netlist.vhdl
-- Design      : bm_sprite_br
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bm_sprite_br_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bm_sprite_br_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end bm_sprite_br_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of bm_sprite_br_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"111BEEEEEEEEB61111111BEEEEBB111111111111111111111111111111111111",
      INIT_01 => X"1BEEEE8F88EEEEB61BEEEEE88EEEEEB611BEEEEEEEEEEB6611BEEFEEEEEEEB61",
      INIT_02 => X"116BEEEEEEEBB66111BEEEEBBBEEBB6116BEEEB88BBEEB661BEEEE8888BEEBB6",
      INIT_03 => X"11880FFFFFBB088111CCBFFFFBBB0CC1116CB66666660C6111166BEEEBB66611",
      INIT_04 => X"1111CCC111CCC1111111CCBBBBBCC1111111CBFFFBBBC1111188B0000000B881",
      INIT_05 => X"1111111111111111111188811188811111118881118881111111CCC111CCC111",
      INIT_06 => X"11111BEEEEB61111111111111111111111111111111111111111111111111111",
      INIT_07 => X"1B8F88EEEEEEEEB611B88EEEEEEEEB6111BEEFEEEEEEEB61111BEEEEEEEEB611",
      INIT_08 => X"11BEEEEEEEEEEB6616BBBBEEEEEEEB661BB88BBEEEEEEEB61B8888BEEEEEEEB6",
      INIT_09 => X"11CCCFFFFBBB0C61116CC66666600CC11116BBEEEBB666C1116BEEEEEEEBB661",
      INIT_0A => X"11116CBFBBBCC11111888BFFFBBBC111118880000000B111118F8FFFFFBB0611",
      INIT_0B => X"11111111118881111111111111CCC1111111111111CCC1111111888111CCC111",
      INIT_0C => X"1111111111111111111111111111111111111111118881111111111111888111",
      INIT_0D => X"11BEEEEEEEEE886111BEEFEEEEEEEB61111BEEEEEEEEB61111111BEEEEB61111",
      INIT_0E => X"16BEEEEEEEEBBB661BEEEEEEEEEB88B61BEEEEEEEEE888861BEEEEEEEEE8F886",
      INIT_0F => X"11CCB6666660CC6111C6BBEEEBB66611116BEEEEEEEBB66111BEEEEEEEEEBB66",
      INIT_10 => X"1111CBFFFBBB88811111B0000000888111160FFFFFBB8F81116CBFFFFBBBCCC1",
      INIT_11 => X"1111CCC1111111111111CCC1111111111111CCC1118881111111CCBFBBBC6111",
      INIT_12 => X"1111111111111881111188811111111111118881111111111111888111111111",
      INIT_13 => X"BEEEFEEEEEEEB6111BEEEEEEEEEB6881111BEEEEBB6188881111111111118F88",
      INIT_14 => X"19098EEEEEEEEB611988EEEEEEEEEB6188EEEEEEEEEEEB61BEEEEEEEEEEEE611",
      INIT_15 => X"1688BEEEEBBB611118098EEEEEEBB61189098EEEEEEEB61119098EEEEEEEBB61",
      INIT_16 => X"111B008F800B11111119FFCCCBF11111111BFBCCCBFB111111666666666B1111",
      INIT_17 => X"111111CCC1111111111188CCC811111111118B888B1111111111BF888BB11111",
      INIT_18 => X"11111111111111111111111111111111111188888811111111118F8888111111",
      INIT_19 => X"11BEEEEEEEEB68811111BEEEBB68F88111111111111188111111111111111111",
      INIT_1A => X"1198888EEEEEEB61188BEEEEEEEEEB618BEEEEEEEEEEB6111BEEFEEEEEEEB611",
      INIT_1B => X"18890998EEBBB61181990998EEEEBB1111990998EEEEEB6111990998EEEEEB61",
      INIT_1C => X"11888CCBBFB1111111888CCCBFBB8111118F86666600811116688886BBB66111",
      INIT_1D => X"88866116CC88111188CC6B6CCC811111111CBBFCCBB11111111B0000000B1111",
      INIT_1E => X"11111111111111111111111188881111118111111F8811111888111168881111",
      INIT_1F => X"1111BEEEBB611111111111111111111111111111111111111111111111111111",
      INIT_20 => X"8EEEEEEEEEEE8F888BEEEEEEEEEEE8811BEEFEEEEEEEB61111BEEEEEEEEB6111",
      INIT_21 => X"18EEEEEEEEEEEB6118EEEEEEEEEEEB6188EEEEEEEEEEE8818EEEEEEEEEEE8888",
      INIT_22 => X"886BFFBCCB0B1111886B666666611111886BBEEEEBB6611118BEEEEEEEEEB611",
      INIT_23 => X"1886CCC6B888C8111111BCCB6888C611111B0000C8F861111119BFFBCCBB1111",
      INIT_24 => X"1111811111111111111888111111111111888C111188811118F8CC61111C8811",
      INIT_25 => X"111118F881111111111111881111111111111111111111111111111111111111",
      INIT_26 => X"BBEEEEEEEEEEE6611BEEFEEEEEEEB61111BEEEEEEEEB61111111BEEEEB611111",
      INIT_27 => X"6E89909990998B61BE89909990998B61BEE888888888EB61BEEEEEEEEEEEEB61",
      INIT_28 => X"16C066666660C611116888888888611116899099909986111B89909990998611",
      INIT_29 => X"111CBFFFFBBC1111188B0099900B88111880FFFFFFB088111CCBFFFFFBB0CC11",
      INIT_2A => X"111F88111F8811111118881118881111111CCC111CCC1111111CCBFFBBCC1111",
      INIT_2B => X"1111111111118811111111111111111111111111111111111118881118881111",
      INIT_2C => X"1BEEFEEEEEEEB61111BEEEEEEEEB68111111BEEEEB688881111111111118F881",
      INIT_2D => X"B8909990998EBB61BE88888888EEEB61BEEEEEEEEEEEEB611BEEEEEEEEEEB611",
      INIT_2E => X"168888888866611168909990998B661168909990998BB661B8909990998EBB61",
      INIT_2F => X"11160099900C1111116888BFFFB0881116C888BFFBB0CC111CC8F8666600C611",
      INIT_30 => X"1111811118881111111888111CCC11111118CCBFBCCC11111116CBFFFBCC1111",
      INIT_31 => X"1111111111111111111111111111111111111111118881111111111118F88111",
      INIT_32 => X"18BEEEEEEEEB61118888BEEEEB6111118F881111111111111881111111111111",
      INIT_33 => X"BEEEE88888888B61BEEEEEEEEEEEEB611EEEEEEEEEEEEB111BEEFEEEEEEEB611",
      INIT_34 => X"16BE8990999098616BEE899099909861BEEE899099909861BEEE899099909861",
      INIT_35 => X"1880FFFBB88861111CCBFFFBB888C61116CBB66668F8CC111166688888888611",
      INIT_36 => X"111CCC1118881111111CCCBBBCC81111111CCBFFBBC61111111C009990061111",
      INIT_37 => X"11111111111111111188811111111111118F8811111111111118881111811111",
      INIT_38 => X"111118F881111111111111881111111111111111111111111111111111111111",
      INIT_39 => X"BBEEEEEEEEEEE6611BEEFEEEEEEEB61111BEEEEEEEEB61111111BEEEEB611111",
      INIT_3A => X"6E09F0F9F0F90B61BE09FFF9FFF90B61BE09999999990B61BEE000000000EB61",
      INIT_3B => X"888066666FF08881888000000FF08881888999999F9988810B09FFF9FFF90601",
      INIT_3C => X"1188CBFFFBC88111111B0099900B11111160FFFFFFB061111CCBFFFFFBB0CC11",
      INIT_3D => X"11188111118811111188881118888111188888111888881118888CBBBC888811",
      INIT_3E => X"0000000000000000000000000000000011111111111111111111111111111111",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => addra(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 4),
      DOADO(3 downto 0) => douta(3 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bm_sprite_br_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bm_sprite_br_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \bm_sprite_br_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \bm_sprite_br_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"808080BBEEEEEEEEEEEEEEEEBB6680808080808080BBEEEEEEEEBBBB80808080",
      INIT_02 => X"8080BBEEEEEEEEEEEEEEEEEEEEBB66668080BBEEEEFFEEEEEEEEEEEEEEBB6680",
      INIT_03 => X"80BBEEEEEEEEC4FFC4C4EEEEEEEEBB6680BBEEEEEEEEEEC4C4EEEEEEEEEEBB66",
      INIT_04 => X"8066BBEEEEEEBBC4C4BBBBEEEEBB666680BBEEEEEEEEC4C4C4C4BBEEEEBBBB66",
      INIT_05 => X"808066BBEEEEEEEEEEEEEEBBBB6666808080BBEEEEEEEEBBBBBBEEEEBBBB6680",
      INIT_06 => X"808066CC006666666666666600CC66808080806666BBEEEEEEBBBB6666668080",
      INIT_07 => X"8080C4C4000707070707000000C4C4808080CCCC0007FF070700000000CCCC80",
      INIT_08 => X"80808080CC00070707000000CC8080808080C4C4000000000000000000C4C480",
      INIT_09 => X"80808080CCCCCC808080CCCCCC80808080808080CCCC0000000000CCCC808080",
      INIT_0A => X"80808080C4C4C4808080C4C4C480808080808080CCCCCC808080CCCCCC808080",
      INIT_0B => X"8080808080808080808080808080808080808080C4C4C4808080C4C4C4808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080BBEEEEEEEEBB668080808080808080808080808080808080808080",
      INIT_0E => X"8080BBEEEEFFEEEEEEEEEEEEEEBB6680808080BBEEEEEEEEEEEEEEEEBB668080",
      INIT_0F => X"80BBC4FFC4C4EEEEEEEEEEEEEEEEBB668080BBC4C4EEEEEEEEEEEEEEEEBB6680",
      INIT_10 => X"80BBBBC4C4BBBBEEEEEEEEEEEEEEBB6680BBC4C4C4C4BBEEEEEEEEEEEEEEBB66",
      INIT_11 => X"8080BBEEEEEEEEEEEEEEEEEEEEBB66668066BBBBBBBBEEEEEEEEEEEEEEBB6666",
      INIT_12 => X"80808066BBBBEEEEEEBBBB666666CC80808066BBEEEEEEEEEEEEEEBBBB666680",
      INIT_13 => X"8080CCCCCC07FF070700000000CC6680808066CCCC6666666666660000CCCC80",
      INIT_14 => X"8080C4C4C400000000000000008080808080C4FFC40707070707000000668080",
      INIT_15 => X"8080808066CC0007000000CCCC8080808080C4C4C400070707000000CC808080",
      INIT_16 => X"80808080808080808080CCCCCC80808080808080C4C4C4808080CCCCCC808080",
      INIT_17 => X"80808080808080808080C4C4C480808080808080808080808080CCCCCC808080",
      INIT_18 => X"80808080808080808080C4C4C480808080808080808080808080C4C4C4808080",
      INIT_19 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_1A => X"808080BBEEEEEEEEEEEEEEEEBB6680808080808080BBEEEEEEEEBB6680808080",
      INIT_1B => X"8080BBEEEEEEEEEEEEEEEEEEC4C466808080BBEEEEFFEEEEEEEEEEEEEEBB6680",
      INIT_1C => X"80BBEEEEEEEEEEEEEEEEEEC4C4C4C46680BBEEEEEEEEEEEEEEEEEEC4FFC4C466",
      INIT_1D => X"8066BBEEEEEEEEEEEEEEEEBBBBBB666680BBEEEEEEEEEEEEEEEEEEBBC4C4BB66",
      INIT_1E => X"808066BBEEEEEEEEEEEEEEBBBB6666808080BBEEEEEEEEEEEEEEEEEEBBBB6666",
      INIT_1F => X"8080CCCC0066666666666600CCCC66808080CC66BBBBEEEEEEBBBB6666668080",
      INIT_20 => X"808080660007070707070000C4FFC480808066CC0007FF0707000000CCCCCC80",
      INIT_21 => X"80808080CC00070707000000C4C4C480808080800000000000000000C4C4C480",
      INIT_22 => X"80808080CCCCCC808080C4C4C480808080808080CCCC0007000000CC66808080",
      INIT_23 => X"80808080CCCCCC80808080808080808080808080CCCCCC808080808080808080",
      INIT_24 => X"80808080C4C4C480808080808080808080808080C4C4C4808080808080808080",
      INIT_25 => X"80808080808080808080808080C4C48080808080C4C4C4808080808080808080",
      INIT_26 => X"808080BBEEEEEEEEBBBB6680C4C4C4C4808080808080808080808080C4FFC4C4",
      INIT_27 => X"BBEEEEEEFFEEEEEEEEEEEEEEBB66808080BBEEEEEEEEEEEEEEEEEEBB66C4C480",
      INIT_28 => X"E4E4EEEEEEEEEEEEEEEEEEEEEEBB6680BBEEEEEEEEEEEEEEEEEEEEEEEE668080",
      INIT_29 => X"80FB00FBE4EEEEEEEEEEEEEEEEBB668080FBE4E4EEEEEEEEEEEEEEEEEEBB6680",
      INIT_2A => X"E4FB00FBE4EEEEEEEEEEEEEEBB66808080FB00FBE4EEEEEEEEEEEEEEBBBB6680",
      INIT_2B => X"8066E4E4BBEEEEEEEEBBBBBB6680808080E400FBE4EEEEEEEEEEEEBBBB668080",
      INIT_2C => X"80808000FF00CCCCCC0007008080808080806666666666666666660080808080",
      INIT_2D => X"808080000000C4FFC400000080808080808080FB0707CCCCCC00078080808080",
      INIT_2E => X"80808080C400C4C4C400808080808080808080800007C4C4C400008080808080",
      INIT_2F => X"808080808080CCCCCC8080808080808080808080C4C4CCCCCCC4808080808080",
      INIT_30 => X"80808080C4C4C4C4C4C480808080808080808080C4FFC4C4C4C4808080808080",
      INIT_31 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_32 => X"808080808080808080808080C4C4808080808080808080808080808080808080",
      INIT_33 => X"8080BBEEEEEEEEEEEEEEEEBB66C4C48080808080BBEEEEEEBBBB66C4FFC4C480",
      INIT_34 => X"E4BBEEEEEEEEEEEEEEEEEEEEBB66808080BBEEEEFFEEEEEEEEEEEEEEBB668080",
      INIT_35 => X"8080FBE4E4E4E4EEEEEEEEEEEEBB668080E4E4BBEEEEEEEEEEEEEEEEEEBB6680",
      INIT_36 => X"8080FBFB00FBFBE4EEEEEEEEEEBB66808080FBFB00FBFBE4EEEEEEEEEEBB6680",
      INIT_37 => X"80E4E4FB00FBFBE4EEEEBBBBBB668080E480FBFB00FBFBE4EEEEEEEEBBBB8080",
      INIT_38 => X"8080C4FFC466666666660000C4808080806666E4E4E4E466BBBBBB6666808080",
      INIT_39 => X"8080C4C4C4CCCC0000070080808080808080C4C4C4CCCCCC00070000C4808080",
      INIT_3A => X"808080CC000007CCCC0000808080808080808000000000000000000080808080",
      INIT_3B => X"C4C4C46666808066CCCCC4C480808080C4C4CCCC660066CCCCCCC48080808080",
      INIT_3C => X"8080C4808080808080FFC4C48080808080C4C4C48080808066C4C4C480808080",
      INIT_3D => X"808080808080808080808080808080808080808080808080C4C4C4C480808080",
      INIT_3E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_3F => X"80808080BBEEEEEEBBBB66808080808080808080808080808080808080808080",
      INIT_40 => X"80BBEEEEFFEEEEEEEEEEEEEEBB6680808080BBEEEEEEEEEEEEEEEEBB66808080",
      INIT_41 => X"E4EEEEEEEEEEEEEEEEEEEEEEC4FFC4C4E4BBEEEEEEEEEEEEEEEEEEEEEEC4C480",
      INIT_42 => X"E4E4EEEEEEEEEEEEEEEEEEEEEEC4C480E4EEEEEEEEEEEEEEEEEEEEEEC4C4C4C4",
      INIT_43 => X"80E4EEEEEEEEEEEEEEEEEEEEEEBB668080E4EEEEEEEEEEEEEEEEEEEEEEBB6680",
      INIT_44 => X"C4C466BBBBEEEEEEEEBBBB666680808080E4BBEEEEEEEEEEEEEEEEEEBB668080",
      INIT_45 => X"C4C4660007FF00CCCC00000080808080C4C46600666666666666668080808080",
      INIT_46 => X"8080800000000000CCC4FFC466808080808080FB00070700CCCC000080808080",
      INIT_47 => X"80C4C466CCCCCC6600C4C4C4CCC480808080808000CCCC0066C4C4C4CC668080",
      INIT_48 => X"8080C4C4C4CC80808080C4C4C480808080C4FFC4CCCC6680808080CCC4C48080",
      INIT_49 => X"80808080C48080808080808080808080808080C4C4C480808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080C4FFC4C480808080808080808080808080C4C48080808080808080",
      INIT_4C => X"8080BBEEEEEEEEEEEEEEEEBB6680808080808080BBEEEEEEEEBB668080808080",
      INIT_4D => X"BBBBEEEEEEEEEEEEEEEEEEEEEE66668080BBEEEEFFEEEEEEEEEEEEEEBB668080",
      INIT_4E => X"BBEEEEE4E4E4E4E4E4E4E4E4EEBB6680BBEEEEEEEEEEEEEEEEEEEEEEEEBB6680",
      INIT_4F => X"66EEE4FBFB00FBFBFB00FBFBE4BB6680BBEEE4FBFB00FBFBFB00FBFBE4BB6680",
      INIT_50 => X"8066E4FBFB00FBFBFB00FBFBE466808080BBE4FBFB00FBFBFB00FBFBE4668080",
      INIT_51 => X"8066CC006666666666666600CC668080808066E4E4E4E4E4E4E4E4E466808080",
      INIT_52 => X"80C4C4000707070707070000C4C4808080CCCC0007FF070707000000CCCC8080",
      INIT_53 => X"808080CC00070707070000CC8080808080C4C4000000FBFBFB000000C4C48080",
      INIT_54 => X"808080CCCCCC808080CCCCCC80808080808080CCCC0007070000CCCC80808080",
      INIT_55 => X"808080FFC4C4808080FFC4C480808080808080C4C4C4808080C4C4C480808080",
      INIT_56 => X"80808080808080808080808080808080808080C4C4C4808080C4C4C480808080",
      INIT_57 => X"808080808080808080808080C4C4808080808080808080808080808080808080",
      INIT_58 => X"80808080BBEEEEEEEEBB66C4C4C4C4808080808080808080808080C4FFC4C480",
      INIT_59 => X"80BBEEEEFFEEEEEEEEEEEEEEBB6680808080BBEEEEEEEEEEEEEEEEBB66C48080",
      INIT_5A => X"BBEEEEEEEEEEEEEEEEEEEEEEEEBB668080BBEEEEEEEEEEEEEEEEEEEEBB668080",
      INIT_5B => X"BBE4FB00FBFBFB00FBFBE4EEBBBB6680BBEEE4E4E4E4E4E4E4E4EEEEEEBB6680",
      INIT_5C => X"66E4FB00FBFBFB00FBFBE4BBBB666680BBE4FB00FBFBFB00FBFBE4EEBBBB6680",
      INIT_5D => X"8066E4E4E4E4E4E4E4E466666680808066E4FB00FBFBFB00FBFBE4BB66668080",
      INIT_5E => X"8066CCC4C4C4000707000000CCCC808080CCCCC4FFC4666666660000CC668080",
      INIT_5F => X"808080660000FBFBFB0000CC80808080808066C4C4C4000707070000C4C48080",
      INIT_60 => X"808080C4CCCC000700CCCCCC8080808080808066CC0007070700CCCC80808080",
      INIT_61 => X"80808080C480808080C4C4C480808080808080C4C4C4808080CCCCCC80808080",
      INIT_62 => X"80808080808080808080C4C4C4808080808080808080808080C4FFC4C4808080",
      INIT_63 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_64 => X"C4FFC4C480808080808080808080808080C4C480808080808080808080808080",
      INIT_65 => X"80C4BBEEEEEEEEEEEEEEEEBB66808080C4C4C4C4BBEEEEEEEEBB668080808080",
      INIT_66 => X"80EEEEEEEEEEEEEEEEEEEEEEEEBB808080BBEEEEFFEEEEEEEEEEEEEEBB668080",
      INIT_67 => X"BBEEEEEEEEE4E4E4E4E4E4E4E4BB6680BBEEEEEEEEEEEEEEEEEEEEEEEEBB6680",
      INIT_68 => X"BBEEEEEEE4FBFB00FBFBFB00FBE46680BBEEEEEEE4FBFB00FBFBFB00FBE46680",
      INIT_69 => X"8066BBEEE4FBFB00FBFBFB00FBE4668066BBEEEEE4FBFB00FBFBFB00FBE46680",
      INIT_6A => X"8066CC000066666666C4FFC4CCCC80808080666666E4E4E4E4E4E4E4E4668080",
      INIT_6B => X"80C4C4000707070000C4C4C46680808080CCCC0007FF070000C4C4C4CC668080",
      INIT_6C => X"808080CCCC0007070000CC6680808080808080CC0000FBFBFB00006680808080",
      INIT_6D => X"808080CCCCCC808080C4C4C480808080808080CCCCCC000000CCCCC480808080",
      INIT_6E => X"8080C4FFC4C480808080808080808080808080C4C4C480808080C48080808080",
      INIT_6F => X"808080808080808080808080808080808080C4C4C48080808080808080808080",
      INIT_70 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_71 => X"8080808080C1FFC1C180808080808080808080808080C1C18080808080808080",
      INIT_72 => X"8080BBEEEEEEEEEEEEEEEEBB6680808080808080BBEEEEEEEEBB668080808080",
      INIT_73 => X"BBBBEEEEEEEEEEEEEEEEEEEEEE66668080BBEEEEFFEEEEEEEEEEEEEEBB668080",
      INIT_74 => X"BBEEC3FBFBFBFBFBFBFBFBFBC3BB6680BBEEEEC3C3C3C3C3C3C3C3C3EEBB6680",
      INIT_75 => X"66EEC3FBFF00FFFBFF00FFFBC3BB6680BBEEC3FBFFFFFFFBFFFFFFFBC3BB6680",
      INIT_76 => X"C1C1C1FBFBFBFBFBFBFFFBFBC1C1C18000BBC3FBFFFFFFFBFFFFFFFBC3660080",
      INIT_77 => X"C1C1C1006666666666FFFF00C1C1C180C1C1C1C3C3C3C3C3C3FFFFC3C1C1C180",
      INIT_78 => X"8080660054545454545440006680808080CCCC4054FF545454404000CCCC8080",
      INIT_79 => X"8080C1C1CC4054545440CCC1C1808080808080400000FBFBFB00004080808080",
      INIT_7A => X"80C1C1C1C1C1808080C1C1C1C1C1808080C1C1C1C1CC404040CCC1C1C1C18080",
      INIT_7B => X"808080C1C18080808080C1C1808080808080C1C1C1C1808080C1C1C1C1808080",
      INIT_7C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bm_sprite_br_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bm_sprite_br_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end bm_sprite_br_blk_mem_gen_prim_width;

architecture STRUCTURE of bm_sprite_br_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.bm_sprite_br_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bm_sprite_br_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bm_sprite_br_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \bm_sprite_br_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \bm_sprite_br_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\bm_sprite_br_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bm_sprite_br_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bm_sprite_br_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end bm_sprite_br_blk_mem_gen_generic_cstr;

architecture STRUCTURE of bm_sprite_br_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.bm_sprite_br_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\bm_sprite_br_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(11 downto 4),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bm_sprite_br_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bm_sprite_br_blk_mem_gen_top : entity is "blk_mem_gen_top";
end bm_sprite_br_blk_mem_gen_top;

architecture STRUCTURE of bm_sprite_br_blk_mem_gen_top is
begin
\valid.cstr\: entity work.bm_sprite_br_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bm_sprite_br_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bm_sprite_br_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end bm_sprite_br_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of bm_sprite_br_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.bm_sprite_br_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bm_sprite_br_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     3.511199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "bm_sprite_br.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "bm_sprite_br.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 4000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 4000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 4000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 4000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "yes";
end bm_sprite_br_blk_mem_gen_v8_4_1;

architecture STRUCTURE of bm_sprite_br_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.bm_sprite_br_blk_mem_gen_v8_4_1_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bm_sprite_br is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bm_sprite_br : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bm_sprite_br : entity is "bm_sprite_br,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bm_sprite_br : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of bm_sprite_br : entity is "blk_mem_gen_v8_4_1,Vivado 2017.4";
end bm_sprite_br;

architecture STRUCTURE of bm_sprite_br is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     3.511199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "bm_sprite_br.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "bm_sprite_br.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.bm_sprite_br_blk_mem_gen_v8_4_1
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
