#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ad6f1eed20 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001ad6f266e60_0 .net "PC", 31 0, v000001ad6f22b9d0_0;  1 drivers
v000001ad6f267360_0 .var "clk", 0 0;
v000001ad6f266f00_0 .net "clkout", 0 0, L_000001ad6f269a90;  1 drivers
v000001ad6f267f40_0 .net "cycles_consumed", 31 0, v000001ad6f2683a0_0;  1 drivers
v000001ad6f268300_0 .var "rst", 0 0;
S_000001ad6f195c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001ad6f1eed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001ad6f205010 .param/l "RType" 0 4 2, C4<000000>;
P_000001ad6f205048 .param/l "add" 0 4 5, C4<100000>;
P_000001ad6f205080 .param/l "addi" 0 4 8, C4<001000>;
P_000001ad6f2050b8 .param/l "addu" 0 4 5, C4<100001>;
P_000001ad6f2050f0 .param/l "and_" 0 4 5, C4<100100>;
P_000001ad6f205128 .param/l "andi" 0 4 8, C4<001100>;
P_000001ad6f205160 .param/l "beq" 0 4 10, C4<000100>;
P_000001ad6f205198 .param/l "bne" 0 4 10, C4<000101>;
P_000001ad6f2051d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ad6f205208 .param/l "j" 0 4 12, C4<000010>;
P_000001ad6f205240 .param/l "jal" 0 4 12, C4<000011>;
P_000001ad6f205278 .param/l "jr" 0 4 6, C4<001000>;
P_000001ad6f2052b0 .param/l "lw" 0 4 8, C4<100011>;
P_000001ad6f2052e8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ad6f205320 .param/l "or_" 0 4 5, C4<100101>;
P_000001ad6f205358 .param/l "ori" 0 4 8, C4<001101>;
P_000001ad6f205390 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ad6f2053c8 .param/l "sll" 0 4 6, C4<000000>;
P_000001ad6f205400 .param/l "slt" 0 4 5, C4<101010>;
P_000001ad6f205438 .param/l "slti" 0 4 8, C4<101010>;
P_000001ad6f205470 .param/l "srl" 0 4 6, C4<000010>;
P_000001ad6f2054a8 .param/l "sub" 0 4 5, C4<100010>;
P_000001ad6f2054e0 .param/l "subu" 0 4 5, C4<100011>;
P_000001ad6f205518 .param/l "sw" 0 4 8, C4<101011>;
P_000001ad6f205550 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ad6f205588 .param/l "xori" 0 4 8, C4<001110>;
L_000001ad6f269010 .functor NOT 1, v000001ad6f268300_0, C4<0>, C4<0>, C4<0>;
L_000001ad6f2694e0 .functor NOT 1, v000001ad6f268300_0, C4<0>, C4<0>, C4<0>;
L_000001ad6f269a20 .functor NOT 1, v000001ad6f268300_0, C4<0>, C4<0>, C4<0>;
L_000001ad6f2698d0 .functor NOT 1, v000001ad6f268300_0, C4<0>, C4<0>, C4<0>;
L_000001ad6f269470 .functor NOT 1, v000001ad6f268300_0, C4<0>, C4<0>, C4<0>;
L_000001ad6f269160 .functor NOT 1, v000001ad6f268300_0, C4<0>, C4<0>, C4<0>;
L_000001ad6f269550 .functor NOT 1, v000001ad6f268300_0, C4<0>, C4<0>, C4<0>;
L_000001ad6f2695c0 .functor NOT 1, v000001ad6f268300_0, C4<0>, C4<0>, C4<0>;
L_000001ad6f269a90 .functor OR 1, v000001ad6f267360_0, v000001ad6f1f6490_0, C4<0>, C4<0>;
L_000001ad6f269630 .functor OR 1, L_000001ad6f2b21b0, L_000001ad6f2b2250, C4<0>, C4<0>;
L_000001ad6f2696a0 .functor AND 1, L_000001ad6f2b22f0, L_000001ad6f2b3330, C4<1>, C4<1>;
L_000001ad6f268f30 .functor NOT 1, v000001ad6f268300_0, C4<0>, C4<0>, C4<0>;
L_000001ad6f269940 .functor OR 1, L_000001ad6f2b3970, L_000001ad6f2b35b0, C4<0>, C4<0>;
L_000001ad6f269780 .functor OR 1, L_000001ad6f269940, L_000001ad6f2b2f70, C4<0>, C4<0>;
L_000001ad6f268c90 .functor OR 1, L_000001ad6f2b3a10, L_000001ad6f2c4db0, C4<0>, C4<0>;
L_000001ad6f2699b0 .functor AND 1, L_000001ad6f2b30b0, L_000001ad6f268c90, C4<1>, C4<1>;
L_000001ad6f269390 .functor OR 1, L_000001ad6f2c57b0, L_000001ad6f2c4810, C4<0>, C4<0>;
L_000001ad6f269710 .functor AND 1, L_000001ad6f2c5710, L_000001ad6f269390, C4<1>, C4<1>;
L_000001ad6f269b70 .functor NOT 1, L_000001ad6f269a90, C4<0>, C4<0>, C4<0>;
v000001ad6f22bbb0_0 .net "ALUOp", 3 0, v000001ad6f1f7cf0_0;  1 drivers
v000001ad6f22bcf0_0 .net "ALUResult", 31 0, v000001ad6f22b390_0;  1 drivers
v000001ad6f22c0b0_0 .net "ALUSrc", 0 0, v000001ad6f1f6990_0;  1 drivers
v000001ad6f2650d0_0 .net "ALUin2", 31 0, L_000001ad6f2c4590;  1 drivers
v000001ad6f266750_0 .net "MemReadEn", 0 0, v000001ad6f1f6030_0;  1 drivers
v000001ad6f2669d0_0 .net "MemWriteEn", 0 0, v000001ad6f1f6e90_0;  1 drivers
v000001ad6f265f30_0 .net "MemtoReg", 0 0, v000001ad6f1f7070_0;  1 drivers
v000001ad6f264db0_0 .net "PC", 31 0, v000001ad6f22b9d0_0;  alias, 1 drivers
v000001ad6f2664d0_0 .net "PCPlus1", 31 0, L_000001ad6f2b38d0;  1 drivers
v000001ad6f265490_0 .net "PCsrc", 0 0, v000001ad6f22c010_0;  1 drivers
v000001ad6f265710_0 .net "RegDst", 0 0, v000001ad6f1f5f90_0;  1 drivers
v000001ad6f265670_0 .net "RegWriteEn", 0 0, v000001ad6f1f7610_0;  1 drivers
v000001ad6f264d10_0 .net "WriteRegister", 4 0, L_000001ad6f2b3150;  1 drivers
v000001ad6f265b70_0 .net *"_ivl_0", 0 0, L_000001ad6f269010;  1 drivers
L_000001ad6f269ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ad6f266390_0 .net/2u *"_ivl_10", 4 0, L_000001ad6f269ca0;  1 drivers
L_000001ad6f26a090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f2657b0_0 .net *"_ivl_101", 15 0, L_000001ad6f26a090;  1 drivers
v000001ad6f2667f0_0 .net *"_ivl_102", 31 0, L_000001ad6f2b2610;  1 drivers
L_000001ad6f26a0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f265c10_0 .net *"_ivl_105", 25 0, L_000001ad6f26a0d8;  1 drivers
L_000001ad6f26a120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f265530_0 .net/2u *"_ivl_106", 31 0, L_000001ad6f26a120;  1 drivers
v000001ad6f266b10_0 .net *"_ivl_108", 0 0, L_000001ad6f2b22f0;  1 drivers
L_000001ad6f26a168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ad6f264c70_0 .net/2u *"_ivl_110", 5 0, L_000001ad6f26a168;  1 drivers
v000001ad6f2655d0_0 .net *"_ivl_112", 0 0, L_000001ad6f2b3330;  1 drivers
v000001ad6f264e50_0 .net *"_ivl_115", 0 0, L_000001ad6f2696a0;  1 drivers
v000001ad6f264ef0_0 .net *"_ivl_116", 47 0, L_000001ad6f2b2390;  1 drivers
L_000001ad6f26a1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f266430_0 .net *"_ivl_119", 15 0, L_000001ad6f26a1b0;  1 drivers
L_000001ad6f269ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ad6f265850_0 .net/2u *"_ivl_12", 5 0, L_000001ad6f269ce8;  1 drivers
v000001ad6f266110_0 .net *"_ivl_120", 47 0, L_000001ad6f2b2bb0;  1 drivers
L_000001ad6f26a1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f265e90_0 .net *"_ivl_123", 15 0, L_000001ad6f26a1f8;  1 drivers
v000001ad6f266890_0 .net *"_ivl_125", 0 0, L_000001ad6f2b1d50;  1 drivers
v000001ad6f2658f0_0 .net *"_ivl_126", 31 0, L_000001ad6f2b3470;  1 drivers
v000001ad6f265030_0 .net *"_ivl_128", 47 0, L_000001ad6f2b1df0;  1 drivers
v000001ad6f265d50_0 .net *"_ivl_130", 47 0, L_000001ad6f2b2430;  1 drivers
v000001ad6f265cb0_0 .net *"_ivl_132", 47 0, L_000001ad6f2b2570;  1 drivers
v000001ad6f266570_0 .net *"_ivl_134", 47 0, L_000001ad6f2b2d90;  1 drivers
v000001ad6f265990_0 .net *"_ivl_14", 0 0, L_000001ad6f267720;  1 drivers
v000001ad6f266a70_0 .net *"_ivl_140", 0 0, L_000001ad6f268f30;  1 drivers
L_000001ad6f26a288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f266610_0 .net/2u *"_ivl_142", 31 0, L_000001ad6f26a288;  1 drivers
L_000001ad6f26a360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001ad6f2666b0_0 .net/2u *"_ivl_146", 5 0, L_000001ad6f26a360;  1 drivers
v000001ad6f265df0_0 .net *"_ivl_148", 0 0, L_000001ad6f2b3970;  1 drivers
L_000001ad6f26a3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001ad6f264f90_0 .net/2u *"_ivl_150", 5 0, L_000001ad6f26a3a8;  1 drivers
v000001ad6f265a30_0 .net *"_ivl_152", 0 0, L_000001ad6f2b35b0;  1 drivers
v000001ad6f265fd0_0 .net *"_ivl_155", 0 0, L_000001ad6f269940;  1 drivers
L_000001ad6f26a3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001ad6f265ad0_0 .net/2u *"_ivl_156", 5 0, L_000001ad6f26a3f0;  1 drivers
v000001ad6f266250_0 .net *"_ivl_158", 0 0, L_000001ad6f2b2f70;  1 drivers
L_000001ad6f269d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001ad6f266070_0 .net/2u *"_ivl_16", 4 0, L_000001ad6f269d30;  1 drivers
v000001ad6f265170_0 .net *"_ivl_161", 0 0, L_000001ad6f269780;  1 drivers
L_000001ad6f26a438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f2661b0_0 .net/2u *"_ivl_162", 15 0, L_000001ad6f26a438;  1 drivers
v000001ad6f266930_0 .net *"_ivl_164", 31 0, L_000001ad6f2b1e90;  1 drivers
v000001ad6f265210_0 .net *"_ivl_167", 0 0, L_000001ad6f2b1f30;  1 drivers
v000001ad6f2662f0_0 .net *"_ivl_168", 15 0, L_000001ad6f2b3650;  1 drivers
v000001ad6f2652b0_0 .net *"_ivl_170", 31 0, L_000001ad6f2b36f0;  1 drivers
v000001ad6f265350_0 .net *"_ivl_174", 31 0, L_000001ad6f2b3790;  1 drivers
L_000001ad6f26a480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f2653f0_0 .net *"_ivl_177", 25 0, L_000001ad6f26a480;  1 drivers
L_000001ad6f26a4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f22c860_0 .net/2u *"_ivl_178", 31 0, L_000001ad6f26a4c8;  1 drivers
v000001ad6f22d8a0_0 .net *"_ivl_180", 0 0, L_000001ad6f2b30b0;  1 drivers
L_000001ad6f26a510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f22c9a0_0 .net/2u *"_ivl_182", 5 0, L_000001ad6f26a510;  1 drivers
v000001ad6f22df80_0 .net *"_ivl_184", 0 0, L_000001ad6f2b3a10;  1 drivers
L_000001ad6f26a558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ad6f22d1c0_0 .net/2u *"_ivl_186", 5 0, L_000001ad6f26a558;  1 drivers
v000001ad6f22dda0_0 .net *"_ivl_188", 0 0, L_000001ad6f2c4db0;  1 drivers
v000001ad6f22c360_0 .net *"_ivl_19", 4 0, L_000001ad6f267fe0;  1 drivers
v000001ad6f22d9e0_0 .net *"_ivl_191", 0 0, L_000001ad6f268c90;  1 drivers
v000001ad6f22ce00_0 .net *"_ivl_193", 0 0, L_000001ad6f2699b0;  1 drivers
L_000001ad6f26a5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ad6f22ccc0_0 .net/2u *"_ivl_194", 5 0, L_000001ad6f26a5a0;  1 drivers
v000001ad6f22c5e0_0 .net *"_ivl_196", 0 0, L_000001ad6f2c50d0;  1 drivers
L_000001ad6f26a5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ad6f22db20_0 .net/2u *"_ivl_198", 31 0, L_000001ad6f26a5e8;  1 drivers
L_000001ad6f269c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f22dee0_0 .net/2u *"_ivl_2", 5 0, L_000001ad6f269c58;  1 drivers
v000001ad6f22ca40_0 .net *"_ivl_20", 4 0, L_000001ad6f2677c0;  1 drivers
v000001ad6f22cd60_0 .net *"_ivl_200", 31 0, L_000001ad6f2c48b0;  1 drivers
v000001ad6f22d260_0 .net *"_ivl_204", 31 0, L_000001ad6f2c4d10;  1 drivers
L_000001ad6f26a630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f22da80_0 .net *"_ivl_207", 25 0, L_000001ad6f26a630;  1 drivers
L_000001ad6f26a678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f22d800_0 .net/2u *"_ivl_208", 31 0, L_000001ad6f26a678;  1 drivers
v000001ad6f22cea0_0 .net *"_ivl_210", 0 0, L_000001ad6f2c5710;  1 drivers
L_000001ad6f26a6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f22cf40_0 .net/2u *"_ivl_212", 5 0, L_000001ad6f26a6c0;  1 drivers
v000001ad6f22d760_0 .net *"_ivl_214", 0 0, L_000001ad6f2c57b0;  1 drivers
L_000001ad6f26a708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ad6f22c900_0 .net/2u *"_ivl_216", 5 0, L_000001ad6f26a708;  1 drivers
v000001ad6f22dbc0_0 .net *"_ivl_218", 0 0, L_000001ad6f2c4810;  1 drivers
v000001ad6f22e160_0 .net *"_ivl_221", 0 0, L_000001ad6f269390;  1 drivers
v000001ad6f22d6c0_0 .net *"_ivl_223", 0 0, L_000001ad6f269710;  1 drivers
L_000001ad6f26a750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ad6f22c540_0 .net/2u *"_ivl_224", 5 0, L_000001ad6f26a750;  1 drivers
v000001ad6f22dc60_0 .net *"_ivl_226", 0 0, L_000001ad6f2c4e50;  1 drivers
v000001ad6f22c400_0 .net *"_ivl_228", 31 0, L_000001ad6f2c4ef0;  1 drivers
v000001ad6f22d620_0 .net *"_ivl_24", 0 0, L_000001ad6f269a20;  1 drivers
L_000001ad6f269d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ad6f22cfe0_0 .net/2u *"_ivl_26", 4 0, L_000001ad6f269d78;  1 drivers
v000001ad6f22e200_0 .net *"_ivl_29", 4 0, L_000001ad6f267c20;  1 drivers
v000001ad6f22d080_0 .net *"_ivl_32", 0 0, L_000001ad6f2698d0;  1 drivers
L_000001ad6f269dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ad6f22cae0_0 .net/2u *"_ivl_34", 4 0, L_000001ad6f269dc0;  1 drivers
v000001ad6f22d940_0 .net *"_ivl_37", 4 0, L_000001ad6f268120;  1 drivers
v000001ad6f22dd00_0 .net *"_ivl_40", 0 0, L_000001ad6f269470;  1 drivers
L_000001ad6f269e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f22d440_0 .net/2u *"_ivl_42", 15 0, L_000001ad6f269e08;  1 drivers
v000001ad6f22d120_0 .net *"_ivl_45", 15 0, L_000001ad6f2b2930;  1 drivers
v000001ad6f22c4a0_0 .net *"_ivl_48", 0 0, L_000001ad6f269160;  1 drivers
v000001ad6f22d300_0 .net *"_ivl_5", 5 0, L_000001ad6f267e00;  1 drivers
L_000001ad6f269e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f22c680_0 .net/2u *"_ivl_50", 36 0, L_000001ad6f269e50;  1 drivers
L_000001ad6f269e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f22c720_0 .net/2u *"_ivl_52", 31 0, L_000001ad6f269e98;  1 drivers
v000001ad6f22de40_0 .net *"_ivl_55", 4 0, L_000001ad6f2b33d0;  1 drivers
v000001ad6f22d3a0_0 .net *"_ivl_56", 36 0, L_000001ad6f2b26b0;  1 drivers
v000001ad6f22e020_0 .net *"_ivl_58", 36 0, L_000001ad6f2b3830;  1 drivers
v000001ad6f22e0c0_0 .net *"_ivl_62", 0 0, L_000001ad6f269550;  1 drivers
L_000001ad6f269ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f22c7c0_0 .net/2u *"_ivl_64", 5 0, L_000001ad6f269ee0;  1 drivers
v000001ad6f22d4e0_0 .net *"_ivl_67", 5 0, L_000001ad6f2b1cb0;  1 drivers
v000001ad6f22cc20_0 .net *"_ivl_70", 0 0, L_000001ad6f2695c0;  1 drivers
L_000001ad6f269f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f22cb80_0 .net/2u *"_ivl_72", 57 0, L_000001ad6f269f28;  1 drivers
L_000001ad6f269f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f22d580_0 .net/2u *"_ivl_74", 31 0, L_000001ad6f269f70;  1 drivers
v000001ad6f267540_0 .net *"_ivl_77", 25 0, L_000001ad6f2b24d0;  1 drivers
v000001ad6f268940_0 .net *"_ivl_78", 57 0, L_000001ad6f2b27f0;  1 drivers
v000001ad6f266d20_0 .net *"_ivl_8", 0 0, L_000001ad6f2694e0;  1 drivers
v000001ad6f267400_0 .net *"_ivl_80", 57 0, L_000001ad6f2b2b10;  1 drivers
L_000001ad6f269fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ad6f268760_0 .net/2u *"_ivl_84", 31 0, L_000001ad6f269fb8;  1 drivers
L_000001ad6f26a000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ad6f268a80_0 .net/2u *"_ivl_88", 5 0, L_000001ad6f26a000;  1 drivers
v000001ad6f2670e0_0 .net *"_ivl_90", 0 0, L_000001ad6f2b21b0;  1 drivers
L_000001ad6f26a048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ad6f2679a0_0 .net/2u *"_ivl_92", 5 0, L_000001ad6f26a048;  1 drivers
v000001ad6f268620_0 .net *"_ivl_94", 0 0, L_000001ad6f2b2250;  1 drivers
v000001ad6f267d60_0 .net *"_ivl_97", 0 0, L_000001ad6f269630;  1 drivers
v000001ad6f267680_0 .net *"_ivl_98", 47 0, L_000001ad6f2b3010;  1 drivers
v000001ad6f2689e0_0 .net "adderResult", 31 0, L_000001ad6f2b3290;  1 drivers
v000001ad6f2672c0_0 .net "address", 31 0, L_000001ad6f2b2cf0;  1 drivers
v000001ad6f267cc0_0 .net "clk", 0 0, L_000001ad6f269a90;  alias, 1 drivers
v000001ad6f2683a0_0 .var "cycles_consumed", 31 0;
v000001ad6f267900_0 .net "extImm", 31 0, L_000001ad6f2b1fd0;  1 drivers
v000001ad6f267040_0 .net "funct", 5 0, L_000001ad6f2b31f0;  1 drivers
v000001ad6f267180_0 .net "hlt", 0 0, v000001ad6f1f6490_0;  1 drivers
v000001ad6f268260_0 .net "imm", 15 0, L_000001ad6f2b2110;  1 drivers
v000001ad6f267b80_0 .net "immediate", 31 0, L_000001ad6f2c4f90;  1 drivers
v000001ad6f2675e0_0 .net "input_clk", 0 0, v000001ad6f267360_0;  1 drivers
v000001ad6f2681c0_0 .net "instruction", 31 0, L_000001ad6f2b3ab0;  1 drivers
v000001ad6f268440_0 .net "memoryReadData", 31 0, v000001ad6f22ac10_0;  1 drivers
v000001ad6f2684e0_0 .net "nextPC", 31 0, L_000001ad6f2b29d0;  1 drivers
v000001ad6f267a40_0 .net "opcode", 5 0, L_000001ad6f2674a0;  1 drivers
v000001ad6f266c80_0 .net "rd", 4 0, L_000001ad6f267860;  1 drivers
v000001ad6f268580_0 .net "readData1", 31 0, L_000001ad6f269b00;  1 drivers
v000001ad6f2686c0_0 .net "readData1_w", 31 0, L_000001ad6f2c4950;  1 drivers
v000001ad6f266dc0_0 .net "readData2", 31 0, L_000001ad6f268ec0;  1 drivers
v000001ad6f268800_0 .net "rs", 4 0, L_000001ad6f268080;  1 drivers
v000001ad6f267ae0_0 .net "rst", 0 0, v000001ad6f268300_0;  1 drivers
v000001ad6f2688a0_0 .net "rt", 4 0, L_000001ad6f2b2070;  1 drivers
v000001ad6f267220_0 .net "shamt", 31 0, L_000001ad6f2b3b50;  1 drivers
v000001ad6f266fa0_0 .net "wire_instruction", 31 0, L_000001ad6f269080;  1 drivers
v000001ad6f267ea0_0 .net "writeData", 31 0, L_000001ad6f2c3e10;  1 drivers
v000001ad6f268b20_0 .net "zero", 0 0, L_000001ad6f2c5a30;  1 drivers
L_000001ad6f267e00 .part L_000001ad6f2b3ab0, 26, 6;
L_000001ad6f2674a0 .functor MUXZ 6, L_000001ad6f267e00, L_000001ad6f269c58, L_000001ad6f269010, C4<>;
L_000001ad6f267720 .cmp/eq 6, L_000001ad6f2674a0, L_000001ad6f269ce8;
L_000001ad6f267fe0 .part L_000001ad6f2b3ab0, 11, 5;
L_000001ad6f2677c0 .functor MUXZ 5, L_000001ad6f267fe0, L_000001ad6f269d30, L_000001ad6f267720, C4<>;
L_000001ad6f267860 .functor MUXZ 5, L_000001ad6f2677c0, L_000001ad6f269ca0, L_000001ad6f2694e0, C4<>;
L_000001ad6f267c20 .part L_000001ad6f2b3ab0, 21, 5;
L_000001ad6f268080 .functor MUXZ 5, L_000001ad6f267c20, L_000001ad6f269d78, L_000001ad6f269a20, C4<>;
L_000001ad6f268120 .part L_000001ad6f2b3ab0, 16, 5;
L_000001ad6f2b2070 .functor MUXZ 5, L_000001ad6f268120, L_000001ad6f269dc0, L_000001ad6f2698d0, C4<>;
L_000001ad6f2b2930 .part L_000001ad6f2b3ab0, 0, 16;
L_000001ad6f2b2110 .functor MUXZ 16, L_000001ad6f2b2930, L_000001ad6f269e08, L_000001ad6f269470, C4<>;
L_000001ad6f2b33d0 .part L_000001ad6f2b3ab0, 6, 5;
L_000001ad6f2b26b0 .concat [ 5 32 0 0], L_000001ad6f2b33d0, L_000001ad6f269e98;
L_000001ad6f2b3830 .functor MUXZ 37, L_000001ad6f2b26b0, L_000001ad6f269e50, L_000001ad6f269160, C4<>;
L_000001ad6f2b3b50 .part L_000001ad6f2b3830, 0, 32;
L_000001ad6f2b1cb0 .part L_000001ad6f2b3ab0, 0, 6;
L_000001ad6f2b31f0 .functor MUXZ 6, L_000001ad6f2b1cb0, L_000001ad6f269ee0, L_000001ad6f269550, C4<>;
L_000001ad6f2b24d0 .part L_000001ad6f2b3ab0, 0, 26;
L_000001ad6f2b27f0 .concat [ 26 32 0 0], L_000001ad6f2b24d0, L_000001ad6f269f70;
L_000001ad6f2b2b10 .functor MUXZ 58, L_000001ad6f2b27f0, L_000001ad6f269f28, L_000001ad6f2695c0, C4<>;
L_000001ad6f2b2cf0 .part L_000001ad6f2b2b10, 0, 32;
L_000001ad6f2b38d0 .arith/sum 32, v000001ad6f22b9d0_0, L_000001ad6f269fb8;
L_000001ad6f2b21b0 .cmp/eq 6, L_000001ad6f2674a0, L_000001ad6f26a000;
L_000001ad6f2b2250 .cmp/eq 6, L_000001ad6f2674a0, L_000001ad6f26a048;
L_000001ad6f2b3010 .concat [ 32 16 0 0], L_000001ad6f2b2cf0, L_000001ad6f26a090;
L_000001ad6f2b2610 .concat [ 6 26 0 0], L_000001ad6f2674a0, L_000001ad6f26a0d8;
L_000001ad6f2b22f0 .cmp/eq 32, L_000001ad6f2b2610, L_000001ad6f26a120;
L_000001ad6f2b3330 .cmp/eq 6, L_000001ad6f2b31f0, L_000001ad6f26a168;
L_000001ad6f2b2390 .concat [ 32 16 0 0], L_000001ad6f269b00, L_000001ad6f26a1b0;
L_000001ad6f2b2bb0 .concat [ 32 16 0 0], v000001ad6f22b9d0_0, L_000001ad6f26a1f8;
L_000001ad6f2b1d50 .part L_000001ad6f2b2110, 15, 1;
LS_000001ad6f2b3470_0_0 .concat [ 1 1 1 1], L_000001ad6f2b1d50, L_000001ad6f2b1d50, L_000001ad6f2b1d50, L_000001ad6f2b1d50;
LS_000001ad6f2b3470_0_4 .concat [ 1 1 1 1], L_000001ad6f2b1d50, L_000001ad6f2b1d50, L_000001ad6f2b1d50, L_000001ad6f2b1d50;
LS_000001ad6f2b3470_0_8 .concat [ 1 1 1 1], L_000001ad6f2b1d50, L_000001ad6f2b1d50, L_000001ad6f2b1d50, L_000001ad6f2b1d50;
LS_000001ad6f2b3470_0_12 .concat [ 1 1 1 1], L_000001ad6f2b1d50, L_000001ad6f2b1d50, L_000001ad6f2b1d50, L_000001ad6f2b1d50;
LS_000001ad6f2b3470_0_16 .concat [ 1 1 1 1], L_000001ad6f2b1d50, L_000001ad6f2b1d50, L_000001ad6f2b1d50, L_000001ad6f2b1d50;
LS_000001ad6f2b3470_0_20 .concat [ 1 1 1 1], L_000001ad6f2b1d50, L_000001ad6f2b1d50, L_000001ad6f2b1d50, L_000001ad6f2b1d50;
LS_000001ad6f2b3470_0_24 .concat [ 1 1 1 1], L_000001ad6f2b1d50, L_000001ad6f2b1d50, L_000001ad6f2b1d50, L_000001ad6f2b1d50;
LS_000001ad6f2b3470_0_28 .concat [ 1 1 1 1], L_000001ad6f2b1d50, L_000001ad6f2b1d50, L_000001ad6f2b1d50, L_000001ad6f2b1d50;
LS_000001ad6f2b3470_1_0 .concat [ 4 4 4 4], LS_000001ad6f2b3470_0_0, LS_000001ad6f2b3470_0_4, LS_000001ad6f2b3470_0_8, LS_000001ad6f2b3470_0_12;
LS_000001ad6f2b3470_1_4 .concat [ 4 4 4 4], LS_000001ad6f2b3470_0_16, LS_000001ad6f2b3470_0_20, LS_000001ad6f2b3470_0_24, LS_000001ad6f2b3470_0_28;
L_000001ad6f2b3470 .concat [ 16 16 0 0], LS_000001ad6f2b3470_1_0, LS_000001ad6f2b3470_1_4;
L_000001ad6f2b1df0 .concat [ 16 32 0 0], L_000001ad6f2b2110, L_000001ad6f2b3470;
L_000001ad6f2b2430 .arith/sum 48, L_000001ad6f2b2bb0, L_000001ad6f2b1df0;
L_000001ad6f2b2570 .functor MUXZ 48, L_000001ad6f2b2430, L_000001ad6f2b2390, L_000001ad6f2696a0, C4<>;
L_000001ad6f2b2d90 .functor MUXZ 48, L_000001ad6f2b2570, L_000001ad6f2b3010, L_000001ad6f269630, C4<>;
L_000001ad6f2b3290 .part L_000001ad6f2b2d90, 0, 32;
L_000001ad6f2b29d0 .functor MUXZ 32, L_000001ad6f2b38d0, L_000001ad6f2b3290, v000001ad6f22c010_0, C4<>;
L_000001ad6f2b3ab0 .functor MUXZ 32, L_000001ad6f269080, L_000001ad6f26a288, L_000001ad6f268f30, C4<>;
L_000001ad6f2b3970 .cmp/eq 6, L_000001ad6f2674a0, L_000001ad6f26a360;
L_000001ad6f2b35b0 .cmp/eq 6, L_000001ad6f2674a0, L_000001ad6f26a3a8;
L_000001ad6f2b2f70 .cmp/eq 6, L_000001ad6f2674a0, L_000001ad6f26a3f0;
L_000001ad6f2b1e90 .concat [ 16 16 0 0], L_000001ad6f2b2110, L_000001ad6f26a438;
L_000001ad6f2b1f30 .part L_000001ad6f2b2110, 15, 1;
LS_000001ad6f2b3650_0_0 .concat [ 1 1 1 1], L_000001ad6f2b1f30, L_000001ad6f2b1f30, L_000001ad6f2b1f30, L_000001ad6f2b1f30;
LS_000001ad6f2b3650_0_4 .concat [ 1 1 1 1], L_000001ad6f2b1f30, L_000001ad6f2b1f30, L_000001ad6f2b1f30, L_000001ad6f2b1f30;
LS_000001ad6f2b3650_0_8 .concat [ 1 1 1 1], L_000001ad6f2b1f30, L_000001ad6f2b1f30, L_000001ad6f2b1f30, L_000001ad6f2b1f30;
LS_000001ad6f2b3650_0_12 .concat [ 1 1 1 1], L_000001ad6f2b1f30, L_000001ad6f2b1f30, L_000001ad6f2b1f30, L_000001ad6f2b1f30;
L_000001ad6f2b3650 .concat [ 4 4 4 4], LS_000001ad6f2b3650_0_0, LS_000001ad6f2b3650_0_4, LS_000001ad6f2b3650_0_8, LS_000001ad6f2b3650_0_12;
L_000001ad6f2b36f0 .concat [ 16 16 0 0], L_000001ad6f2b2110, L_000001ad6f2b3650;
L_000001ad6f2b1fd0 .functor MUXZ 32, L_000001ad6f2b36f0, L_000001ad6f2b1e90, L_000001ad6f269780, C4<>;
L_000001ad6f2b3790 .concat [ 6 26 0 0], L_000001ad6f2674a0, L_000001ad6f26a480;
L_000001ad6f2b30b0 .cmp/eq 32, L_000001ad6f2b3790, L_000001ad6f26a4c8;
L_000001ad6f2b3a10 .cmp/eq 6, L_000001ad6f2b31f0, L_000001ad6f26a510;
L_000001ad6f2c4db0 .cmp/eq 6, L_000001ad6f2b31f0, L_000001ad6f26a558;
L_000001ad6f2c50d0 .cmp/eq 6, L_000001ad6f2674a0, L_000001ad6f26a5a0;
L_000001ad6f2c48b0 .functor MUXZ 32, L_000001ad6f2b1fd0, L_000001ad6f26a5e8, L_000001ad6f2c50d0, C4<>;
L_000001ad6f2c4f90 .functor MUXZ 32, L_000001ad6f2c48b0, L_000001ad6f2b3b50, L_000001ad6f2699b0, C4<>;
L_000001ad6f2c4d10 .concat [ 6 26 0 0], L_000001ad6f2674a0, L_000001ad6f26a630;
L_000001ad6f2c5710 .cmp/eq 32, L_000001ad6f2c4d10, L_000001ad6f26a678;
L_000001ad6f2c57b0 .cmp/eq 6, L_000001ad6f2b31f0, L_000001ad6f26a6c0;
L_000001ad6f2c4810 .cmp/eq 6, L_000001ad6f2b31f0, L_000001ad6f26a708;
L_000001ad6f2c4e50 .cmp/eq 6, L_000001ad6f2674a0, L_000001ad6f26a750;
L_000001ad6f2c4ef0 .functor MUXZ 32, L_000001ad6f269b00, v000001ad6f22b9d0_0, L_000001ad6f2c4e50, C4<>;
L_000001ad6f2c4950 .functor MUXZ 32, L_000001ad6f2c4ef0, L_000001ad6f268ec0, L_000001ad6f269710, C4<>;
S_000001ad6f2055d0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001ad6f195c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ad6f1e9860 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ad6f269400 .functor NOT 1, v000001ad6f1f6990_0, C4<0>, C4<0>, C4<0>;
v000001ad6f1f7890_0 .net *"_ivl_0", 0 0, L_000001ad6f269400;  1 drivers
v000001ad6f1f6df0_0 .net "in1", 31 0, L_000001ad6f268ec0;  alias, 1 drivers
v000001ad6f1f7930_0 .net "in2", 31 0, L_000001ad6f2c4f90;  alias, 1 drivers
v000001ad6f1f7c50_0 .net "out", 31 0, L_000001ad6f2c4590;  alias, 1 drivers
v000001ad6f1f7390_0 .net "s", 0 0, v000001ad6f1f6990_0;  alias, 1 drivers
L_000001ad6f2c4590 .functor MUXZ 32, L_000001ad6f2c4f90, L_000001ad6f268ec0, L_000001ad6f269400, C4<>;
S_000001ad6f195db0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001ad6f195c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001ad6f260090 .param/l "RType" 0 4 2, C4<000000>;
P_000001ad6f2600c8 .param/l "add" 0 4 5, C4<100000>;
P_000001ad6f260100 .param/l "addi" 0 4 8, C4<001000>;
P_000001ad6f260138 .param/l "addu" 0 4 5, C4<100001>;
P_000001ad6f260170 .param/l "and_" 0 4 5, C4<100100>;
P_000001ad6f2601a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ad6f2601e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ad6f260218 .param/l "bne" 0 4 10, C4<000101>;
P_000001ad6f260250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ad6f260288 .param/l "j" 0 4 12, C4<000010>;
P_000001ad6f2602c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001ad6f2602f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ad6f260330 .param/l "lw" 0 4 8, C4<100011>;
P_000001ad6f260368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ad6f2603a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001ad6f2603d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ad6f260410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ad6f260448 .param/l "sll" 0 4 6, C4<000000>;
P_000001ad6f260480 .param/l "slt" 0 4 5, C4<101010>;
P_000001ad6f2604b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001ad6f2604f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ad6f260528 .param/l "sub" 0 4 5, C4<100010>;
P_000001ad6f260560 .param/l "subu" 0 4 5, C4<100011>;
P_000001ad6f260598 .param/l "sw" 0 4 8, C4<101011>;
P_000001ad6f2605d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ad6f260608 .param/l "xori" 0 4 8, C4<001110>;
v000001ad6f1f7cf0_0 .var "ALUOp", 3 0;
v000001ad6f1f6990_0 .var "ALUSrc", 0 0;
v000001ad6f1f6030_0 .var "MemReadEn", 0 0;
v000001ad6f1f6e90_0 .var "MemWriteEn", 0 0;
v000001ad6f1f7070_0 .var "MemtoReg", 0 0;
v000001ad6f1f5f90_0 .var "RegDst", 0 0;
v000001ad6f1f7610_0 .var "RegWriteEn", 0 0;
v000001ad6f1f6a30_0 .net "funct", 5 0, L_000001ad6f2b31f0;  alias, 1 drivers
v000001ad6f1f6490_0 .var "hlt", 0 0;
v000001ad6f1f7110_0 .net "opcode", 5 0, L_000001ad6f2674a0;  alias, 1 drivers
v000001ad6f1f62b0_0 .net "rst", 0 0, v000001ad6f268300_0;  alias, 1 drivers
E_000001ad6f1e9a60 .event anyedge, v000001ad6f1f62b0_0, v000001ad6f1f7110_0, v000001ad6f1f6a30_0;
S_000001ad6f1269c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001ad6f195c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001ad6f1e98a0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001ad6f269080 .functor BUFZ 32, L_000001ad6f2b2750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ad6f1f6ad0_0 .net "Data_Out", 31 0, L_000001ad6f269080;  alias, 1 drivers
v000001ad6f1f71b0 .array "InstMem", 0 1023, 31 0;
v000001ad6f1f7250_0 .net *"_ivl_0", 31 0, L_000001ad6f2b2750;  1 drivers
v000001ad6f1f6530_0 .net *"_ivl_3", 9 0, L_000001ad6f2b2890;  1 drivers
v000001ad6f1f65d0_0 .net *"_ivl_4", 11 0, L_000001ad6f2b2a70;  1 drivers
L_000001ad6f26a240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ad6f1f7750_0 .net *"_ivl_7", 1 0, L_000001ad6f26a240;  1 drivers
v000001ad6f1f79d0_0 .net "addr", 31 0, v000001ad6f22b9d0_0;  alias, 1 drivers
v000001ad6f1f6170_0 .var/i "i", 31 0;
L_000001ad6f2b2750 .array/port v000001ad6f1f71b0, L_000001ad6f2b2a70;
L_000001ad6f2b2890 .part v000001ad6f22b9d0_0, 0, 10;
L_000001ad6f2b2a70 .concat [ 10 2 0 0], L_000001ad6f2b2890, L_000001ad6f26a240;
S_000001ad6f126b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001ad6f195c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001ad6f269b00 .functor BUFZ 32, L_000001ad6f2b2ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ad6f268ec0 .functor BUFZ 32, L_000001ad6f2b3510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ad6f1f6670_0 .net *"_ivl_0", 31 0, L_000001ad6f2b2ed0;  1 drivers
v000001ad6f1f6710_0 .net *"_ivl_10", 6 0, L_000001ad6f2b2e30;  1 drivers
L_000001ad6f26a318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ad6f1d3eb0_0 .net *"_ivl_13", 1 0, L_000001ad6f26a318;  1 drivers
v000001ad6f1d43b0_0 .net *"_ivl_2", 6 0, L_000001ad6f2b2c50;  1 drivers
L_000001ad6f26a2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ad6f22a490_0 .net *"_ivl_5", 1 0, L_000001ad6f26a2d0;  1 drivers
v000001ad6f22ba70_0 .net *"_ivl_8", 31 0, L_000001ad6f2b3510;  1 drivers
v000001ad6f22adf0_0 .net "clk", 0 0, L_000001ad6f269a90;  alias, 1 drivers
v000001ad6f22ad50_0 .var/i "i", 31 0;
v000001ad6f22acb0_0 .net "readData1", 31 0, L_000001ad6f269b00;  alias, 1 drivers
v000001ad6f22c1f0_0 .net "readData2", 31 0, L_000001ad6f268ec0;  alias, 1 drivers
v000001ad6f22b930_0 .net "readRegister1", 4 0, L_000001ad6f268080;  alias, 1 drivers
v000001ad6f22ae90_0 .net "readRegister2", 4 0, L_000001ad6f2b2070;  alias, 1 drivers
v000001ad6f22b070 .array "registers", 31 0, 31 0;
v000001ad6f22a350_0 .net "rst", 0 0, v000001ad6f268300_0;  alias, 1 drivers
v000001ad6f22aad0_0 .net "we", 0 0, v000001ad6f1f7610_0;  alias, 1 drivers
v000001ad6f22a3f0_0 .net "writeData", 31 0, L_000001ad6f2c3e10;  alias, 1 drivers
v000001ad6f22b610_0 .net "writeRegister", 4 0, L_000001ad6f2b3150;  alias, 1 drivers
E_000001ad6f1e9aa0/0 .event negedge, v000001ad6f1f62b0_0;
E_000001ad6f1e9aa0/1 .event posedge, v000001ad6f22adf0_0;
E_000001ad6f1e9aa0 .event/or E_000001ad6f1e9aa0/0, E_000001ad6f1e9aa0/1;
L_000001ad6f2b2ed0 .array/port v000001ad6f22b070, L_000001ad6f2b2c50;
L_000001ad6f2b2c50 .concat [ 5 2 0 0], L_000001ad6f268080, L_000001ad6f26a2d0;
L_000001ad6f2b3510 .array/port v000001ad6f22b070, L_000001ad6f2b2e30;
L_000001ad6f2b2e30 .concat [ 5 2 0 0], L_000001ad6f2b2070, L_000001ad6f26a318;
S_000001ad6f1952e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001ad6f126b50;
 .timescale 0 0;
v000001ad6f1f63f0_0 .var/i "i", 31 0;
S_000001ad6f195470 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001ad6f195c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001ad6f1e9ba0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001ad6f269320 .functor NOT 1, v000001ad6f1f5f90_0, C4<0>, C4<0>, C4<0>;
v000001ad6f22a850_0 .net *"_ivl_0", 0 0, L_000001ad6f269320;  1 drivers
v000001ad6f22a530_0 .net "in1", 4 0, L_000001ad6f2b2070;  alias, 1 drivers
v000001ad6f22bc50_0 .net "in2", 4 0, L_000001ad6f267860;  alias, 1 drivers
v000001ad6f22afd0_0 .net "out", 4 0, L_000001ad6f2b3150;  alias, 1 drivers
v000001ad6f22af30_0 .net "s", 0 0, v000001ad6f1f5f90_0;  alias, 1 drivers
L_000001ad6f2b3150 .functor MUXZ 5, L_000001ad6f267860, L_000001ad6f2b2070, L_000001ad6f269320, C4<>;
S_000001ad6f17d530 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001ad6f195c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ad6f1e9ca0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ad6f2691d0 .functor NOT 1, v000001ad6f1f7070_0, C4<0>, C4<0>, C4<0>;
v000001ad6f22a5d0_0 .net *"_ivl_0", 0 0, L_000001ad6f2691d0;  1 drivers
v000001ad6f22a670_0 .net "in1", 31 0, v000001ad6f22b390_0;  alias, 1 drivers
v000001ad6f22b570_0 .net "in2", 31 0, v000001ad6f22ac10_0;  alias, 1 drivers
v000001ad6f22bd90_0 .net "out", 31 0, L_000001ad6f2c3e10;  alias, 1 drivers
v000001ad6f22b1b0_0 .net "s", 0 0, v000001ad6f1f7070_0;  alias, 1 drivers
L_000001ad6f2c3e10 .functor MUXZ 32, v000001ad6f22ac10_0, v000001ad6f22b390_0, L_000001ad6f2691d0, C4<>;
S_000001ad6f17d6c0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001ad6f195c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001ad6f1c5120 .param/l "ADD" 0 9 12, C4<0000>;
P_000001ad6f1c5158 .param/l "AND" 0 9 12, C4<0010>;
P_000001ad6f1c5190 .param/l "NOR" 0 9 12, C4<0101>;
P_000001ad6f1c51c8 .param/l "OR" 0 9 12, C4<0011>;
P_000001ad6f1c5200 .param/l "SGT" 0 9 12, C4<0111>;
P_000001ad6f1c5238 .param/l "SLL" 0 9 12, C4<1000>;
P_000001ad6f1c5270 .param/l "SLT" 0 9 12, C4<0110>;
P_000001ad6f1c52a8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001ad6f1c52e0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001ad6f1c5318 .param/l "XOR" 0 9 12, C4<0100>;
P_000001ad6f1c5350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001ad6f1c5388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001ad6f26a798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad6f22c150_0 .net/2u *"_ivl_0", 31 0, L_000001ad6f26a798;  1 drivers
v000001ad6f22b250_0 .net "opSel", 3 0, v000001ad6f1f7cf0_0;  alias, 1 drivers
v000001ad6f22b430_0 .net "operand1", 31 0, L_000001ad6f2c4950;  alias, 1 drivers
v000001ad6f22a710_0 .net "operand2", 31 0, L_000001ad6f2c4590;  alias, 1 drivers
v000001ad6f22b390_0 .var "result", 31 0;
v000001ad6f22a7b0_0 .net "zero", 0 0, L_000001ad6f2c5a30;  alias, 1 drivers
E_000001ad6f1e9ce0 .event anyedge, v000001ad6f1f7cf0_0, v000001ad6f22b430_0, v000001ad6f1f7c50_0;
L_000001ad6f2c5a30 .cmp/eq 32, v000001ad6f22b390_0, L_000001ad6f26a798;
S_000001ad6f1c53d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001ad6f195c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001ad6f260650 .param/l "RType" 0 4 2, C4<000000>;
P_000001ad6f260688 .param/l "add" 0 4 5, C4<100000>;
P_000001ad6f2606c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001ad6f2606f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001ad6f260730 .param/l "and_" 0 4 5, C4<100100>;
P_000001ad6f260768 .param/l "andi" 0 4 8, C4<001100>;
P_000001ad6f2607a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ad6f2607d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001ad6f260810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ad6f260848 .param/l "j" 0 4 12, C4<000010>;
P_000001ad6f260880 .param/l "jal" 0 4 12, C4<000011>;
P_000001ad6f2608b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ad6f2608f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001ad6f260928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ad6f260960 .param/l "or_" 0 4 5, C4<100101>;
P_000001ad6f260998 .param/l "ori" 0 4 8, C4<001101>;
P_000001ad6f2609d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ad6f260a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001ad6f260a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001ad6f260a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001ad6f260ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ad6f260ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001ad6f260b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001ad6f260b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001ad6f260b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ad6f260bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001ad6f22c010_0 .var "PCsrc", 0 0;
v000001ad6f22b6b0_0 .net "funct", 5 0, L_000001ad6f2b31f0;  alias, 1 drivers
v000001ad6f22a990_0 .net "opcode", 5 0, L_000001ad6f2674a0;  alias, 1 drivers
v000001ad6f22bed0_0 .net "operand1", 31 0, L_000001ad6f269b00;  alias, 1 drivers
v000001ad6f22b7f0_0 .net "operand2", 31 0, L_000001ad6f2c4590;  alias, 1 drivers
v000001ad6f22a8f0_0 .net "rst", 0 0, v000001ad6f268300_0;  alias, 1 drivers
E_000001ad6f1ea1a0/0 .event anyedge, v000001ad6f1f62b0_0, v000001ad6f1f7110_0, v000001ad6f22acb0_0, v000001ad6f1f7c50_0;
E_000001ad6f1ea1a0/1 .event anyedge, v000001ad6f1f6a30_0;
E_000001ad6f1ea1a0 .event/or E_000001ad6f1ea1a0/0, E_000001ad6f1ea1a0/1;
S_000001ad6f1ad7b0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001ad6f195c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001ad6f22aa30 .array "DataMem", 0 1023, 31 0;
v000001ad6f22b110_0 .net "address", 31 0, v000001ad6f22b390_0;  alias, 1 drivers
v000001ad6f22b4d0_0 .net "clock", 0 0, L_000001ad6f269b70;  1 drivers
v000001ad6f22b2f0_0 .net "data", 31 0, L_000001ad6f268ec0;  alias, 1 drivers
v000001ad6f22ab70_0 .var/i "i", 31 0;
v000001ad6f22ac10_0 .var "q", 31 0;
v000001ad6f22b750_0 .net "rden", 0 0, v000001ad6f1f6030_0;  alias, 1 drivers
v000001ad6f22be30_0 .net "wren", 0 0, v000001ad6f1f6e90_0;  alias, 1 drivers
E_000001ad6f1e7820 .event posedge, v000001ad6f22b4d0_0;
S_000001ad6f1ad940 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001ad6f195c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001ad6f1e9ee0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001ad6f22b890_0 .net "PCin", 31 0, L_000001ad6f2b29d0;  alias, 1 drivers
v000001ad6f22b9d0_0 .var "PCout", 31 0;
v000001ad6f22bb10_0 .net "clk", 0 0, L_000001ad6f269a90;  alias, 1 drivers
v000001ad6f22bf70_0 .net "rst", 0 0, v000001ad6f268300_0;  alias, 1 drivers
    .scope S_000001ad6f1c53d0;
T_0 ;
    %wait E_000001ad6f1ea1a0;
    %load/vec4 v000001ad6f22a8f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad6f22c010_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ad6f22a990_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001ad6f22bed0_0;
    %load/vec4 v000001ad6f22b7f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001ad6f22a990_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001ad6f22bed0_0;
    %load/vec4 v000001ad6f22b7f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001ad6f22a990_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001ad6f22a990_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001ad6f22a990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001ad6f22b6b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001ad6f22c010_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ad6f1ad940;
T_1 ;
    %wait E_000001ad6f1e9aa0;
    %load/vec4 v000001ad6f22bf70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ad6f22b9d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ad6f22b890_0;
    %assign/vec4 v000001ad6f22b9d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ad6f1269c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ad6f1f6170_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001ad6f1f6170_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ad6f1f6170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %load/vec4 v000001ad6f1f6170_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ad6f1f6170_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f1f71b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001ad6f195db0;
T_3 ;
    %wait E_000001ad6f1e9a60;
    %load/vec4 v000001ad6f1f62b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001ad6f1f6490_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad6f1f6990_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad6f1f7610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad6f1f6e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad6f1f7070_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ad6f1f6030_0, 0;
    %assign/vec4 v000001ad6f1f5f90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001ad6f1f6490_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001ad6f1f7cf0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001ad6f1f6990_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ad6f1f7610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ad6f1f6e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ad6f1f7070_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ad6f1f6030_0, 0, 1;
    %store/vec4 v000001ad6f1f5f90_0, 0, 1;
    %load/vec4 v000001ad6f1f7110_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f6490_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f5f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f7610_0, 0;
    %load/vec4 v000001ad6f1f6a30_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f6990_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f6990_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f7610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f5f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f6990_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f7610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad6f1f5f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f6990_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f7610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f6990_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f7610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f6990_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f7610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f6990_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f7610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f6990_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f6030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f7610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f6990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f7070_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f6e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad6f1f6990_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ad6f1f7cf0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ad6f126b50;
T_4 ;
    %wait E_000001ad6f1e9aa0;
    %fork t_1, S_000001ad6f1952e0;
    %jmp t_0;
    .scope S_000001ad6f1952e0;
t_1 ;
    %load/vec4 v000001ad6f22a350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ad6f1f63f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001ad6f1f63f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ad6f1f63f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f22b070, 0, 4;
    %load/vec4 v000001ad6f1f63f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ad6f1f63f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ad6f22aad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ad6f22a3f0_0;
    %load/vec4 v000001ad6f22b610_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f22b070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f22b070, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001ad6f126b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ad6f126b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ad6f22ad50_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001ad6f22ad50_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001ad6f22ad50_0;
    %ix/getv/s 4, v000001ad6f22ad50_0;
    %load/vec4a v000001ad6f22b070, 4;
    %ix/getv/s 4, v000001ad6f22ad50_0;
    %load/vec4a v000001ad6f22b070, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ad6f22ad50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ad6f22ad50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001ad6f17d6c0;
T_6 ;
    %wait E_000001ad6f1e9ce0;
    %load/vec4 v000001ad6f22b250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ad6f22b390_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001ad6f22b430_0;
    %load/vec4 v000001ad6f22a710_0;
    %add;
    %assign/vec4 v000001ad6f22b390_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001ad6f22b430_0;
    %load/vec4 v000001ad6f22a710_0;
    %sub;
    %assign/vec4 v000001ad6f22b390_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001ad6f22b430_0;
    %load/vec4 v000001ad6f22a710_0;
    %and;
    %assign/vec4 v000001ad6f22b390_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001ad6f22b430_0;
    %load/vec4 v000001ad6f22a710_0;
    %or;
    %assign/vec4 v000001ad6f22b390_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001ad6f22b430_0;
    %load/vec4 v000001ad6f22a710_0;
    %xor;
    %assign/vec4 v000001ad6f22b390_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001ad6f22b430_0;
    %load/vec4 v000001ad6f22a710_0;
    %or;
    %inv;
    %assign/vec4 v000001ad6f22b390_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001ad6f22b430_0;
    %load/vec4 v000001ad6f22a710_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001ad6f22b390_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001ad6f22a710_0;
    %load/vec4 v000001ad6f22b430_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001ad6f22b390_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001ad6f22b430_0;
    %ix/getv 4, v000001ad6f22a710_0;
    %shiftl 4;
    %assign/vec4 v000001ad6f22b390_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001ad6f22b430_0;
    %ix/getv 4, v000001ad6f22a710_0;
    %shiftr 4;
    %assign/vec4 v000001ad6f22b390_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ad6f1ad7b0;
T_7 ;
    %wait E_000001ad6f1e7820;
    %load/vec4 v000001ad6f22b750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ad6f22b110_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ad6f22aa30, 4;
    %assign/vec4 v000001ad6f22ac10_0, 0;
T_7.0 ;
    %load/vec4 v000001ad6f22be30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ad6f22b2f0_0;
    %ix/getv 3, v000001ad6f22b110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f22aa30, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ad6f1ad7b0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ad6f22ab70_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001ad6f22ab70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ad6f22ab70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f22aa30, 0, 4;
    %load/vec4 v000001ad6f22ab70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ad6f22ab70_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f22aa30, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f22aa30, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f22aa30, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f22aa30, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f22aa30, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f22aa30, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f22aa30, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f22aa30, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f22aa30, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad6f22aa30, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001ad6f1ad7b0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ad6f22ab70_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001ad6f22ab70_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001ad6f22ab70_0;
    %load/vec4a v000001ad6f22aa30, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001ad6f22ab70_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ad6f22ab70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ad6f22ab70_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001ad6f195c20;
T_10 ;
    %wait E_000001ad6f1e9aa0;
    %load/vec4 v000001ad6f267ae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ad6f2683a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ad6f2683a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ad6f2683a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ad6f1eed20;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad6f267360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad6f268300_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001ad6f1eed20;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001ad6f267360_0;
    %inv;
    %assign/vec4 v000001ad6f267360_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ad6f1eed20;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad6f268300_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad6f268300_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001ad6f267f40_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
