0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/masao/Desktop/Assignment_1/Assignment_1.sim/sim_1/synth/timing/xsim/cpu_tb_time_synth.v,1583983868,verilog,,,,RAM32M_HD23;RAM32M_HD24;RAM32M_HD25;RAM32M_HD26;RAM32M_HD27;RAM32M_HD28;RAM32M_HD29;RAM32M_HD30;RAM32M_HD31;RAM32M_HD32;RAM32M_HD33;RAM32M_UNIQ_BASE_;adder;adder_0;alu;datapath;flopr;glbl;mips;regfile,,,,,,,,
C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/dmem.sv,1583976738,systemVerilog,,C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/imem.sv,,dmem,,,,,,,,
C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/imem.sv,1583982508,systemVerilog,,C:/Users/masao/Desktop/ICS2/ICS-Spring20-Fudan-master/assignment-1/benchtest/cpu_tb.sv,,imem,,,,,,,,
C:/Users/masao/Desktop/ICS2/ICS-Spring20-Fudan-master/assignment-1/benchtest/cpu_tb.sv,1583982032,systemVerilog,,,,cpu_tb,,,,,,,,
