# ğŸš€ Internship Application â€“ R&D Engineering Team @ Synopsys (Noida)

![GitHub Repo stars](https://img.shields.io/github/stars/Abhishek-Sharma182005?style=flat&logo=github)
![Profile Views](https://komarev.com/ghpvc/?username=Abhishek-Sharma182005&color=blue)
![Made with Love](https://img.shields.io/badge/Made%20with-%F0%9F%92%9F-blueviolet)
![Status](https://img.shields.io/badge/Application-Active-brightgreen)

---

## ğŸ‘‹ Introduction
I am **Abhishek Sharma**, a final-year **B.Tech ECE (VLSI Specialization)** student at GLA University (Graduating 2025), deeply passionate about **digital design, semiconductor architecture, and hardware-software co-design**.  
With experience in **RISC-V pipelined processor design, AXI4-Lite verification, FPGA prototyping, and RTL-to-GDSII flows**, I am eager to contribute to **Synopsysâ€™s cutting-edge R&D**.

---

## ğŸ¯ Why I am a Good Fit
âœ… **C & C++ Proficiency** â€“ Strong programming foundation from academic and project work.  
âœ… **Digital Design Mastery** â€“ Implemented **5-stage pipelined RISC-V processor** with full verification.  
âœ… **SystemVerilog/UVM Exposure** â€“ AXI4-Lite design & verification with assertions.  
âœ… **Computer Architecture Knowledge** â€“ Practical work on datapaths, FSMs, ALUs.  
âœ… **Linux Expertise** â€“ Daily use for FPGA, EDA, and automation flows.  
âœ… **Industry-Ready** â€“ Proven ability to deliver real hardware solutions in internships at **ProV Logic**, **Semiconductor Laboratory (MeitY)**, and **FlexiGate Technologies**.  
âœ… **Leadership** â€“ President of Techtronica Society, mentoring 100+ peers in VLSI & Embedded Systems.

---

## ğŸ›  Skills Overview

**Languages & Tools**  
![C](https://img.shields.io/badge/-C-00599C?logo=c&logoColor=white)
![C++](https://img.shields.io/badge/-C++-00599C?logo=cplusplus&logoColor=white)
![Python](https://img.shields.io/badge/-Python-3776AB?logo=python&logoColor=white)
![Verilog](https://img.shields.io/badge/-Verilog-FFA500?logo=verilog&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-blueviolet)
![Vivado](https://img.shields.io/badge/-Vivado-FF6F00?logo=xilinx&logoColor=white)
![Yosys](https://img.shields.io/badge/-Yosys-00A86B?logo=opensourceinitiative&logoColor=white)
![OpenROAD](https://img.shields.io/badge/-OpenROAD-1F4E79)
![Linux](https://img.shields.io/badge/-Linux-FCC624?logo=linux&logoColor=black)
![MATLAB](https://img.shields.io/badge/-MATLAB-FF8000?logo=mathworks&logoColor=white)

---

## ğŸ“Œ Relevant Projects

### ğŸ”¹ 5-Stage Pipelined RISC-V Processor
- Verilog + Vivado implementation of IF, ID, EX, MEM, WB stages.
- Verified using custom programs and simulation waveforms.

### ğŸ”¹ AXI4-Lite Slave Interface â€“ Design & Verification
- Developed synthesizable AXI4-Lite slave interface in Verilog.
- Verified with SystemVerilog assertions and waveform inspection.

### ğŸ”¹ AI-Driven Optimization of RISC-V Cores *(Ongoing)*
- AutoML + RL based optimization from ISA to layout.
- Targeting Power, Performance, and Area (PPA) gains with FPGA validation.

### ğŸ”¹ Embedded Edge Communication Node
- Tiva C + Raspberry Pi + Python for live UART-based edge data visualization.

---

## ğŸ† Achievements
ğŸ… **Winner â€“ Smart India Hackathon 2024** *(Team Lead)* â€“ Developed "PragatiX" wearable for delivery agents.  
ğŸ“„ **Publications** â€“ 1 IEEE-indexed journal paper on CMOS LNA design.  
ğŸ“œ **Patents** â€“ 2 published, 2 filed in AI & Embedded domains.  
ğŸ’» **108 RTL Projects** â€“ From ALUs to datapath GDSII implementations.

---

## ğŸ’¡ Why Synopsys?
Synopsys represents the **pinnacle of semiconductor innovation** â€” from **EDA tool leadership to IP design excellence**.  
Joining Synopsys aligns perfectly with my career goal of **building silicon with purpose**, contributing to **cutting-edge chip design workflows**, and **leveraging my RTL, verification, and FPGA expertise** in a high-impact R&D setting.  
This internship is not just an opportunity â€” itâ€™s a **launchpad for my semiconductor career**.

---

## ğŸ“« Contact
ğŸ“§ **Email:** [abhishek.sharma_ec23@gla.ac.in](mailto:abhishek.sharma_ec23@gla.ac.in)  
ğŸ”— **LinkedIn:** [linkedin.com/in/abhishek-sharma-19april1965](https://linkedin.com/in/abhishek-sharma-19april1965)  
ğŸ’» **GitHub:** [github.com/Abhishek-Sharma182005](https://github.com/Abhishek-Sharma182005)  
ğŸŒ **Portfolio:** [asinsights.netlify.app](https://asinsights.netlify.app)  

---

â­ *If this repository caught your attention, Iâ€™d be thrilled to bring the same energy and precision to the Synopsys R&D Engineering Team.*
