# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jul 2 2025 19:09:23

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLK40
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CLK40:R vs. CLK40:R)
		5.2::Critical Path Report for (CLK40:R vs. CLK40:F)
		5.3::Critical Path Report for (CLK40:F vs. CLK40:F)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: ATA_ENn
			6.1.2::Path details for port: RESETn
			6.1.3::Path details for port: RnW
			6.1.4::Path details for port: TSn
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: DIOR_PRIn
			6.2.2::Path details for port: DIOR_SECn
			6.2.3::Path details for port: DIOW_PRIn
			6.2.4::Path details for port: DIOW_SECn
			6.2.5::Path details for port: TACKn
		6.3::PI to PO Path Details
			6.3.1::Path details for port: CS0_PRIn
			6.3.2::Path details for port: CS0_SECn
			6.3.3::Path details for port: CS1_PRIn
			6.3.4::Path details for port: CS1_SECn
			6.3.5::Path details for port: DIOR_PRIn
			6.3.6::Path details for port: DIOR_SECn
			6.3.7::Path details for port: DIOW_PRIn
			6.3.8::Path details for port: DIOW_SECn
			6.3.9::Path details for port: IDEDIR
			6.3.10::Path details for port: IDEHRENn
			6.3.11::Path details for port: IDEHWENn
		6.4::Hold Times Path Details
			6.4.1::Path details for port: ATA_ENn
			6.4.2::Path details for port: RESETn
			6.4.3::Path details for port: RnW
			6.4.4::Path details for port: TSn
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: DIOR_PRIn
			6.5.2::Path details for port: DIOR_SECn
			6.5.3::Path details for port: DIOW_PRIn
			6.5.4::Path details for port: DIOW_SECn
			6.5.5::Path details for port: TACKn
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: CS0_PRIn
			6.6.2::Path details for port: CS0_SECn
			6.6.3::Path details for port: CS1_PRIn
			6.6.4::Path details for port: CS1_SECn
			6.6.5::Path details for port: DIOR_PRIn
			6.6.6::Path details for port: DIOR_SECn
			6.6.7::Path details for port: DIOW_PRIn
			6.6.8::Path details for port: DIOW_SECn
			6.6.9::Path details for port: IDEDIR
			6.6.10::Path details for port: IDEHRENn
			6.6.11::Path details for port: IDEHWENn
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: CLK40  | Frequency: 146.05 MHz  | Target: 40.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLK40         CLK40          25000            20133       12500            9077        25000            21823       N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
ATA_ENn    CLK40       3969         CLK40:R                
RESETn     CLK40       2992         CLK40:F                
RESETn     CLK40       1925         CLK40:R                
RnW        CLK40       2643         CLK40:R                
TSn        CLK40       3139         CLK40:R                


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
DIOR_PRIn  CLK40       11052         CLK40:R                
DIOR_SECn  CLK40       11458         CLK40:R                
DIOW_PRIn  CLK40       11017         CLK40:R                
DIOW_SECn  CLK40       11564         CLK40:R                
TACKn      CLK40       10146         CLK40:F                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
ATA_ENn            CS0_PRIn            11009       
PCS0               CS0_PRIn            9856        
ATA_ENn            CS0_SECn            11577       
SCS0               CS0_SECn            10340       
PCS1               CS1_PRIn            9954        
ATA_ENn            CS1_PRIn            9950        
ATA_ENn            CS1_SECn            11787       
SCS1               CS1_SECn            11153       
PCS0               DIOR_PRIn           11441       
ATA_ENn            DIOR_PRIn           11366       
PCS1               DIOR_PRIn           11237       
RnW                DIOR_PRIn           11016       
ATA_ENn            DIOR_SECn           12923       
SCS1               DIOR_SECn           11911       
RnW                DIOR_SECn           11535       
SCS0               DIOR_SECn           11490       
PCS0               DIOW_PRIn           11518       
ATA_ENn            DIOW_PRIn           11444       
PCS1               DIOW_PRIn           11314       
RnW                DIOW_PRIn           10693       
ATA_ENn            DIOW_SECn           12678       
SCS1               DIOW_SECn           11665       
SCS0               DIOW_SECn           11244       
RnW                DIOW_SECn           11100       
RnW                IDEDIR              9375        
ATA_ENn            IDEHRENn            11626       
RnW                IDEHRENn            11093       
RESETn             IDEHRENn            10725       
ATA_ENn            IDEHWENn            11724       
RnW                IDEHWENn            11072       
RESETn             IDEHWENn            10859       


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
ATA_ENn    CLK40       -2250       CLK40:R                
RESETn     CLK40       -515        CLK40:R                
RESETn     CLK40       -1188       CLK40:F                
RnW        CLK40       -2208       CLK40:R                
TSn        CLK40       -1419       CLK40:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
DIOR_PRIn  CLK40       10674                 CLK40:R                
DIOR_SECn  CLK40       11081                 CLK40:R                
DIOW_PRIn  CLK40       10646                 CLK40:R                
DIOW_SECn  CLK40       11207                 CLK40:R                
TACKn      CLK40       8808                  CLK40:F                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
PCS0               CS0_PRIn            9421                
ATA_ENn            CS0_PRIn            10567               
SCS0               CS0_SECn            9891                
ATA_ENn            CS0_SECn            11213               
ATA_ENn            CS1_PRIn            9494                
PCS1               CS1_PRIn            9505                
SCS1               CS1_SECn            10670               
ATA_ENn            CS1_SECn            11304               
RnW                DIOR_PRIn           10630               
PCS1               DIOR_PRIn           10719               
ATA_ENn            DIOR_PRIn           10806               
PCS0               DIOR_PRIn           10908               
SCS0               DIOR_SECn           10929               
RnW                DIOR_SECn           11100               
SCS1               DIOR_SECn           11308               
ATA_ENn            DIOR_SECn           12412               
RnW                DIOW_PRIn           10217               
PCS1               DIOW_PRIn           10810               
ATA_ENn            DIOW_PRIn           10897               
PCS0               DIOW_PRIn           10999               
RnW                DIOW_SECn           10630               
SCS0               DIOW_SECn           10684               
SCS1               DIOW_SECn           11062               
ATA_ENn            DIOW_SECn           12166               
RnW                IDEDIR              8905                
RESETn             IDEHRENn            10305               
RnW                IDEHRENn            10687               
ATA_ENn            IDEHRENn            11241               
RESETn             IDEHWENn            10438               
RnW                IDEHWENn            10616               
ATA_ENn            IDEHWENn            11353               

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CLK40
***********************************
Clock: CLK40
Frequency: 146.05 MHz | Target: 40.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/ce
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk
Setup Constraint : 12500p
Path slack       : 9077p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           14977

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2525
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_1/lcout                                LogicCell40_SEQ_MODE_1000    540              3375   9077  RISE       6
I__475/I                                                         LocalMux                       0              3375   9077  RISE       1
I__475/O                                                         LocalMux                     330              3705   9077  RISE       1
I__479/I                                                         InMux                          0              3705   9077  RISE       1
I__479/O                                                         InMux                        259              3964   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_1_LC_18_6_4/in3    LogicCell40_SEQ_MODE_0000      0              3964   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_1_LC_18_6_4/ltout  LogicCell40_SEQ_MODE_0000    274              4238   9077  FALL       1
I__309/I                                                         CascadeMux                     0              4238   9077  FALL       1
I__309/O                                                         CascadeMux                     0              4238   9077  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_18_6_5/in2    LogicCell40_SEQ_MODE_0000      0              4238   9077  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_18_6_5/lcout  LogicCell40_SEQ_MODE_0000    379              4617   9077  RISE       1
I__341/I                                                         Odrv4                          0              4617   9077  RISE       1
I__341/O                                                         Odrv4                        351              4967   9077  RISE       1
I__342/I                                                         LocalMux                       0              4967   9077  RISE       1
I__342/O                                                         LocalMux                     330              5297   9077  RISE       1
I__343/I                                                         CEMux                          0              5297   9077  RISE       1
I__343/O                                                         CEMux                        603              5900   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/ce           LogicCell40_SEQ_MODE_1001      0              5900   9077  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                                 GlobalMux                      0              2168  FALL       1
I__190/O                                                 GlobalMux                     77              2245  FALL       1
I__197/I                                                 ClkMux                         0              2245  FALL       1
I__197/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CLK40:R vs. CLK40:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk
Setup Constraint : 25000p
Path slack       : 20133p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  20133  RISE       3
I__304/I                                                          LocalMux                       0              3375  20133  RISE       1
I__304/O                                                          LocalMux                     330              3705  20133  RISE       1
I__306/I                                                          InMux                          0              3705  20133  RISE       1
I__306/O                                                          InMux                        259              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/in0                     LogicCell40_SEQ_MODE_0000      0              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/lcout                   LogicCell40_SEQ_MODE_0000    449              4413  20133  RISE       7
I__278/I                                                          LocalMux                       0              4413  20133  RISE       1
I__278/O                                                          LocalMux                     330              4743  20133  RISE       1
I__281/I                                                          InMux                          0              4743  20133  RISE       1
I__281/O                                                          InMux                        259              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/in3                     LogicCell40_SEQ_MODE_0000      0              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/lcout                   LogicCell40_SEQ_MODE_0000    316              5318  20133  RISE       2
I__123/I                                                          LocalMux                       0              5318  20133  RISE       1
I__123/O                                                          LocalMux                     330              5648  20133  RISE       1
I__125/I                                                          InMux                          0              5648  20133  RISE       1
I__125/O                                                          InMux                        259              5907  20133  RISE       1
I__127/I                                                          CascadeMux                     0              5907  20133  RISE       1
I__127/O                                                          CascadeMux                     0              5907  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/in2                        LogicCell40_SEQ_MODE_0000      0              5907  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6139  20133  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/carryin   LogicCell40_SEQ_MODE_0000      0              6139  20133  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/carryout  LogicCell40_SEQ_MODE_0000    126              6265  20133  RISE       2
I__212/I                                                          InMux                          0              6265  20133  RISE       1
I__212/O                                                          InMux                        259              6524  20133  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/in3       LogicCell40_SEQ_MODE_0000      0              6524  20133  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/lcout     LogicCell40_SEQ_MODE_0000    316              6840  20133  RISE       1
I__213/I                                                          LocalMux                       0              6840  20133  RISE       1
I__213/O                                                          LocalMux                     330              7169  20133  RISE       1
I__214/I                                                          InMux                          0              7169  20133  RISE       1
I__214/O                                                          InMux                        259              7429  20133  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in3                              LogicCell40_SEQ_MODE_1000      0              7429  20133  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1


5.2::Critical Path Report for (CLK40:R vs. CLK40:F)
***************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/ce
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk
Setup Constraint : 12500p
Path slack       : 9077p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           14977

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2525
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_1/lcout                                LogicCell40_SEQ_MODE_1000    540              3375   9077  RISE       6
I__475/I                                                         LocalMux                       0              3375   9077  RISE       1
I__475/O                                                         LocalMux                     330              3705   9077  RISE       1
I__479/I                                                         InMux                          0              3705   9077  RISE       1
I__479/O                                                         InMux                        259              3964   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_1_LC_18_6_4/in3    LogicCell40_SEQ_MODE_0000      0              3964   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_1_LC_18_6_4/ltout  LogicCell40_SEQ_MODE_0000    274              4238   9077  FALL       1
I__309/I                                                         CascadeMux                     0              4238   9077  FALL       1
I__309/O                                                         CascadeMux                     0              4238   9077  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_18_6_5/in2    LogicCell40_SEQ_MODE_0000      0              4238   9077  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_18_6_5/lcout  LogicCell40_SEQ_MODE_0000    379              4617   9077  RISE       1
I__341/I                                                         Odrv4                          0              4617   9077  RISE       1
I__341/O                                                         Odrv4                        351              4967   9077  RISE       1
I__342/I                                                         LocalMux                       0              4967   9077  RISE       1
I__342/O                                                         LocalMux                     330              5297   9077  RISE       1
I__343/I                                                         CEMux                          0              5297   9077  RISE       1
I__343/O                                                         CEMux                        603              5900   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/ce           LogicCell40_SEQ_MODE_1001      0              5900   9077  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                                 GlobalMux                      0              2168  FALL       1
I__190/O                                                 GlobalMux                     77              2245  FALL       1
I__197/I                                                 ClkMux                         0              2245  FALL       1
I__197/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1


5.3::Critical Path Report for (CLK40:F vs. CLK40:F)
***************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/ce
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk
Setup Constraint : 25000p
Path slack       : 21823p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           27477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       2637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__198/I                                            ClkMux                         0              2245  FALL       1
I__198/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/lcout                   LogicCell40_SEQ_MODE_1000    540              3017  21823  RISE       5
I__466/I                                                         LocalMux                       0              3017  21823  RISE       1
I__466/O                                                         LocalMux                     330              3346  21823  RISE       1
I__470/I                                                         InMux                          0              3346  21823  RISE       1
I__470/O                                                         InMux                        259              3606  21823  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_1_LC_18_6_4/in0    LogicCell40_SEQ_MODE_0000      0              3606  21823  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_1_LC_18_6_4/ltout  LogicCell40_SEQ_MODE_0000    386              3991  21823  FALL       1
I__309/I                                                         CascadeMux                     0              3991  21823  FALL       1
I__309/O                                                         CascadeMux                     0              3991  21823  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_18_6_5/in2    LogicCell40_SEQ_MODE_0000      0              3991  21823  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_18_6_5/lcout  LogicCell40_SEQ_MODE_0000    379              4370  21823  RISE       1
I__341/I                                                         Odrv4                          0              4370  21823  RISE       1
I__341/O                                                         Odrv4                        351              4721  21823  RISE       1
I__342/I                                                         LocalMux                       0              4721  21823  RISE       1
I__342/O                                                         LocalMux                     330              5051  21823  RISE       1
I__343/I                                                         CEMux                          0              5051  21823  RISE       1
I__343/O                                                         CEMux                        603              5654  21823  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/ce           LogicCell40_SEQ_MODE_1001      0              5654  21823  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                                 GlobalMux                      0              2168  FALL       1
I__190/O                                                 GlobalMux                     77              2245  FALL       1
I__197/I                                                 ClkMux                         0              2245  FALL       1
I__197/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: ATA_ENn   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : ATA_ENn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Setup Time        : 3969


Data Path Delay                6334
+ Setup Time                    470
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 3969

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                          U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                          IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__529/I                                         Odrv12                     0      1207               RISE  1       
I__529/O                                         Odrv12                     491    1698               RISE  1       
I__530/I                                         Span12Mux_h                0      1698               RISE  1       
I__530/O                                         Span12Mux_h                491    2189               RISE  1       
I__533/I                                         Sp12to4                    0      2189               RISE  1       
I__533/O                                         Sp12to4                    428    2617               RISE  1       
I__537/I                                         Span4Mux_v                 0      2617               RISE  1       
I__537/O                                         Span4Mux_v                 351    2968               RISE  1       
I__541/I                                         Span4Mux_v                 0      2968               RISE  1       
I__541/O                                         Span4Mux_v                 351    3318               RISE  1       
I__543/I                                         Span4Mux_v                 0      3318               RISE  1       
I__543/O                                         Span4Mux_v                 351    3669               RISE  1       
I__547/I                                         LocalMux                   0      3669               RISE  1       
I__547/O                                         LocalMux                   330    3999               RISE  1       
I__552/I                                         InMux                      0      3999               RISE  1       
I__552/O                                         InMux                      259    4258               RISE  1       
U110_ATA.ATA_START_RNI20BK_LC_17_6_0/in0         LogicCell40_SEQ_MODE_0000  0      4258               RISE  1       
U110_ATA.ATA_START_RNI20BK_LC_17_6_0/lcout       LogicCell40_SEQ_MODE_0000  449    4707               RISE  3       
I__184/I                                         LocalMux                   0      4707               RISE  1       
I__184/O                                         LocalMux                   330    5037               RISE  1       
I__186/I                                         InMux                      0      5037               RISE  1       
I__186/O                                         InMux                      259    5296               RISE  1       
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_17_5_6/in0    LogicCell40_SEQ_MODE_0000  0      5296               RISE  1       
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_17_5_6/lcout  LogicCell40_SEQ_MODE_0000  449    5745               RISE  1       
I__114/I                                         LocalMux                   0      5745               RISE  1       
I__114/O                                         LocalMux                   330    6075               RISE  1       
I__115/I                                         InMux                      0      6075               RISE  1       
I__115/O                                         InMux                      259    6334               RISE  1       
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in0             LogicCell40_SEQ_MODE_1000  0      6334               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__189/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__189/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__190/I                                            GlobalMux                  0      2372               RISE  1       
I__190/O                                            GlobalMux                  154    2527               RISE  1       
I__191/I                                            ClkMux                     0      2527               RISE  1       
I__191/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.1.2::Path details for port: RESETn    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESETn
Clock Port        : CLK40
Clock Reference   : CLK40:F
Setup Time        : 2992


Data Path Delay                5469
+ Setup Time                      0
- Capture Clock Path Delay    -2477
---------------------------- ------
Setup to Clock                 2992

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                                           U110_TOP                   0      0                  RISE  1       
RESETn_ibuf_iopad/PACKAGEPIN:in                                  IO_PAD                     0      0                  RISE  1       
RESETn_ibuf_iopad/DOUT                                           IO_PAD                     510    510                RISE  1       
RESETn_ibuf_preio/PADIN                                          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
RESETn_ibuf_preio/DIN0                                           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__485/I                                                         Odrv12                     0      1127               RISE  1       
I__485/O                                                         Odrv12                     491    1618               RISE  1       
I__486/I                                                         Span12Mux_h                0      1618               RISE  1       
I__486/O                                                         Span12Mux_h                491    2109               RISE  1       
I__488/I                                                         LocalMux                   0      2109               RISE  1       
I__488/O                                                         LocalMux                   330    2439               RISE  1       
I__491/I                                                         InMux                      0      2439               RISE  1       
I__491/O                                                         InMux                      259    2698               RISE  1       
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0                                LogicCell40_SEQ_MODE_0000  0      2698               RISE  1       
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout                              LogicCell40_SEQ_MODE_0000  449    3147               RISE  10      
I__324/I                                                         LocalMux                   0      3147               RISE  1       
I__324/O                                                         LocalMux                   330    3477               RISE  1       
I__332/I                                                         InMux                      0      3477               RISE  1       
I__332/O                                                         InMux                      259    3736               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_18_6_5/in0    LogicCell40_SEQ_MODE_0000  0      3736               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_18_6_5/lcout  LogicCell40_SEQ_MODE_0000  449    4185               RISE  1       
I__341/I                                                         Odrv4                      0      4185               RISE  1       
I__341/O                                                         Odrv4                      351    4536               RISE  1       
I__342/I                                                         LocalMux                   0      4536               RISE  1       
I__342/O                                                         LocalMux                   330    4865               RISE  1       
I__343/I                                                         CEMux                      0      4865               RISE  1       
I__343/O                                                         CEMux                      603    5469               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/ce           LogicCell40_SEQ_MODE_1001  0      5469               RISE  1       

Capture Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                                    U110_TOP                   0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                0      460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                1708   2168               FALL  1       
I__189/I                                                 gio2CtrlBuf                0      2168               FALL  1       
I__189/O                                                 gio2CtrlBuf                0      2168               FALL  1       
I__190/I                                                 GlobalMux                  0      2168               FALL  1       
I__190/O                                                 GlobalMux                  77     2245               FALL  1       
I__197/I                                                 ClkMux                     0      2245               FALL  1       
I__197/O                                                 ClkMux                     231    2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                        0      2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                        0      2477               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001  0      2477               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESETn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Setup Time        : 1925


Data Path Delay                4388
+ Setup Time                    372
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 1925

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                U110_TOP                   0      0                  RISE  1       
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
RESETn_ibuf_iopad/DOUT                IO_PAD                     510    510                RISE  1       
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__485/I                              Odrv12                     0      1127               RISE  1       
I__485/O                              Odrv12                     491    1618               RISE  1       
I__486/I                              Span12Mux_h                0      1618               RISE  1       
I__486/O                              Span12Mux_h                491    2109               RISE  1       
I__488/I                              LocalMux                   0      2109               RISE  1       
I__488/O                              LocalMux                   330    2439               RISE  1       
I__491/I                              InMux                      0      2439               RISE  1       
I__491/O                              InMux                      259    2698               RISE  1       
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0     LogicCell40_SEQ_MODE_0000  0      2698               RISE  1       
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout   LogicCell40_SEQ_MODE_0000  449    3147               RISE  10      
I__323/I                              Odrv4                      0      3147               RISE  1       
I__323/O                              Odrv4                      351    3498               RISE  1       
I__331/I                              Span4Mux_h                 0      3498               RISE  1       
I__331/O                              Span4Mux_h                 302    3799               RISE  1       
I__334/I                              LocalMux                   0      3799               RISE  1       
I__334/O                              LocalMux                   330    4129               RISE  1       
I__336/I                              InMux                      0      4129               RISE  1       
I__336/O                              InMux                      259    4388               RISE  1       
I__339/I                              CascadeMux                 0      4388               RISE  1       
I__339/O                              CascadeMux                 0      4388               RISE  1       
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/in2  LogicCell40_SEQ_MODE_1000  0      4388               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__189/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__189/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__190/I                                            GlobalMux                  0      2372               RISE  1       
I__190/O                                            GlobalMux                  154    2527               RISE  1       
I__191/I                                            ClkMux                     0      2527               RISE  1       
I__191/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk                LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.1.3::Path details for port: RnW       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RnW
Clock Port        : CLK40
Clock Reference   : CLK40:R
Setup Time        : 2643


Data Path Delay                5205
+ Setup Time                    274
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 2643

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                      U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                      IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__420/I                                 Odrv12                     0      1207               RISE  1       
I__420/O                                 Odrv12                     491    1698               RISE  1       
I__421/I                                 Span12Mux_v                0      1698               RISE  1       
I__421/O                                 Span12Mux_v                491    2189               RISE  1       
I__424/I                                 Sp12to4                    0      2189               RISE  1       
I__424/O                                 Sp12to4                    428    2617               RISE  1       
I__429/I                                 Span4Mux_h                 0      2617               RISE  1       
I__429/O                                 Span4Mux_h                 302    2918               RISE  1       
I__433/I                                 Span4Mux_h                 0      2918               RISE  1       
I__433/O                                 Span4Mux_h                 302    3220               RISE  1       
I__437/I                                 LocalMux                   0      3220               RISE  1       
I__437/O                                 LocalMux                   330    3550               RISE  1       
I__443/I                                 InMux                      0      3550               RISE  1       
I__443/O                                 InMux                      259    3809               RISE  1       
U110_ATA.ATA_TACK_RNO_0_LC_17_6_3/in3    LogicCell40_SEQ_MODE_0000  0      3809               RISE  1       
U110_ATA.ATA_TACK_RNO_0_LC_17_6_3/lcout  LogicCell40_SEQ_MODE_0000  316    4125               RISE  1       
I__199/I                                 Odrv12                     0      4125               RISE  1       
I__199/O                                 Odrv12                     491    4616               RISE  1       
I__200/I                                 LocalMux                   0      4616               RISE  1       
I__200/O                                 LocalMux                   330    4945               RISE  1       
I__201/I                                 InMux                      0      4945               RISE  1       
I__201/O                                 InMux                      259    5205               RISE  1       
U110_ATA.ATA_TACK_LC_18_6_1/in3          LogicCell40_SEQ_MODE_1000  0      5205               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__189/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__189/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__190/I                                            GlobalMux                  0      2372               RISE  1       
I__190/O                                            GlobalMux                  154    2527               RISE  1       
I__195/I                                            ClkMux                     0      2527               RISE  1       
I__195/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.1.4::Path details for port: TSn       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : TSn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Setup Time        : 3139


Data Path Delay                5504
+ Setup Time                    470
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 3139

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
TSn                                              U110_TOP                   0      0                  RISE  1       
TSn_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
TSn_ibuf_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
TSn_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
TSn_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__107/I                                         Odrv12                     0      1127               RISE  1       
I__107/O                                         Odrv12                     491    1618               RISE  1       
I__108/I                                         Span12Mux_h                0      1618               RISE  1       
I__108/O                                         Span12Mux_h                491    2109               RISE  1       
I__109/I                                         Sp12to4                    0      2109               RISE  1       
I__109/O                                         Sp12to4                    428    2537               RISE  1       
I__110/I                                         Span4Mux_v                 0      2537               RISE  1       
I__110/O                                         Span4Mux_v                 351    2888               RISE  1       
I__111/I                                         LocalMux                   0      2888               RISE  1       
I__111/O                                         LocalMux                   330    3217               RISE  1       
I__112/I                                         InMux                      0      3217               RISE  1       
I__112/O                                         InMux                      259    3477               RISE  1       
U110_ATA.ATA_START_RNI20BK_LC_17_6_0/in1         LogicCell40_SEQ_MODE_0000  0      3477               RISE  1       
U110_ATA.ATA_START_RNI20BK_LC_17_6_0/lcout       LogicCell40_SEQ_MODE_0000  400    3876               RISE  3       
I__184/I                                         LocalMux                   0      3876               RISE  1       
I__184/O                                         LocalMux                   330    4206               RISE  1       
I__186/I                                         InMux                      0      4206               RISE  1       
I__186/O                                         InMux                      259    4466               RISE  1       
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_17_5_6/in0    LogicCell40_SEQ_MODE_0000  0      4466               RISE  1       
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_17_5_6/lcout  LogicCell40_SEQ_MODE_0000  449    4914               RISE  1       
I__114/I                                         LocalMux                   0      4914               RISE  1       
I__114/O                                         LocalMux                   330    5244               RISE  1       
I__115/I                                         InMux                      0      5244               RISE  1       
I__115/O                                         InMux                      259    5504               RISE  1       
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in0             LogicCell40_SEQ_MODE_1000  0      5504               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__189/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__189/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__190/I                                            GlobalMux                  0      2372               RISE  1       
I__190/O                                            GlobalMux                  154    2527               RISE  1       
I__191/I                                            ClkMux                     0      2527               RISE  1       
I__191/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: DIOR_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOR_PRIn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11052


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7677
---------------------------- ------
Clock To Out Delay            11052

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__189/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__189/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__190/I                                            GlobalMux                  0      2372               RISE  1       
I__190/O                                            GlobalMux                  154    2527               RISE  1       
I__194/I                                            ClkMux                     0      2527               RISE  1       
I__194/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_17_7_3/lcout             LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__458/I                                   LocalMux                   0      3375               RISE  1       
I__458/O                                   LocalMux                   330    3705               RISE  1       
I__461/I                                   InMux                      0      3705               RISE  1       
I__461/O                                   InMux                      259    3964               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/in0    LogicCell40_SEQ_MODE_0000  0      3964               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000  449    4413               RISE  1       
I__161/I                                   Odrv4                      0      4413               RISE  1       
I__161/O                                   Odrv4                      351    4764               RISE  1       
I__162/I                                   Span4Mux_h                 0      4764               RISE  1       
I__162/O                                   Span4Mux_h                 302    5065               RISE  1       
I__163/I                                   Span4Mux_s3_h              0      5065               RISE  1       
I__163/O                                   Span4Mux_s3_h              231    5297               RISE  1       
I__164/I                                   IoSpan4Mux                 0      5297               RISE  1       
I__164/O                                   IoSpan4Mux                 288    5584               RISE  1       
I__165/I                                   IoSpan4Mux                 0      5584               RISE  1       
I__165/O                                   IoSpan4Mux                 288    5872               RISE  1       
I__166/I                                   LocalMux                   0      5872               RISE  1       
I__166/O                                   LocalMux                   330    6202               RISE  1       
I__167/I                                   IoInMux                    0      6202               RISE  1       
I__167/O                                   IoInMux                    259    6461               RISE  1       
DIOR_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6461               RISE  1       
DIOR_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   8698               FALL  1       
DIOR_PRIn_obuf_iopad/DIN                   IO_PAD                     0      8698               FALL  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   11052              FALL  1       
DIOR_PRIn                                  U110_TOP                   0      11052              FALL  1       

6.2.2::Path details for port: DIOR_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOR_SECn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11458


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8083
---------------------------- ------
Clock To Out Delay            11458

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__189/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__189/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__190/I                                            GlobalMux                  0      2372               RISE  1       
I__190/O                                            GlobalMux                  154    2527               RISE  1       
I__194/I                                            ClkMux                     0      2527               RISE  1       
I__194/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_17_7_3/lcout             LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__458/I                                   LocalMux                   0      3375               RISE  1       
I__458/O                                   LocalMux                   330    3705               RISE  1       
I__462/I                                   InMux                      0      3705               RISE  1       
I__462/O                                   InMux                      259    3964               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/in0    LogicCell40_SEQ_MODE_0000  0      3964               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_0000  386    4350               FALL  1       
I__152/I                                   Odrv12                     0      4350               FALL  1       
I__152/O                                   Odrv12                     540    4890               FALL  1       
I__153/I                                   Span12Mux_v                0      4890               FALL  1       
I__153/O                                   Span12Mux_v                540    5430               FALL  1       
I__154/I                                   Sp12to4                    0      5430               FALL  1       
I__154/O                                   Sp12to4                    449    5879               FALL  1       
I__155/I                                   Span4Mux_s0_h              0      5879               FALL  1       
I__155/O                                   Span4Mux_s0_h              140    6019               FALL  1       
I__156/I                                   IoSpan4Mux                 0      6019               FALL  1       
I__156/O                                   IoSpan4Mux                 323    6342               FALL  1       
I__157/I                                   LocalMux                   0      6342               FALL  1       
I__157/O                                   LocalMux                   309    6650               FALL  1       
I__158/I                                   IoInMux                    0      6650               FALL  1       
I__158/O                                   IoInMux                    217    6868               FALL  1       
DIOR_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6868               FALL  1       
DIOR_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   9105               FALL  1       
DIOR_SECn_obuf_iopad/DIN                   IO_PAD                     0      9105               FALL  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   11458              FALL  1       
DIOR_SECn                                  U110_TOP                   0      11458              FALL  1       

6.2.3::Path details for port: DIOW_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOW_PRIn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11017


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7642
---------------------------- ------
Clock To Out Delay            11017

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__189/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__189/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__190/I                                            GlobalMux                  0      2372               RISE  1       
I__190/O                                            GlobalMux                  154    2527               RISE  1       
I__194/I                                            ClkMux                     0      2527               RISE  1       
I__194/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_17_7_3/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__459/I                                 Odrv4                      0      3375               RISE  1       
I__459/O                                 Odrv4                      351    3726               RISE  1       
I__463/I                                 LocalMux                   0      3726               RISE  1       
I__463/O                                 LocalMux                   330    4056               RISE  1       
I__464/I                                 InMux                      0      4056               RISE  1       
I__464/O                                 InMux                      259    4315               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/in3    LogicCell40_SEQ_MODE_0000  0      4315               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/lcout  LogicCell40_SEQ_MODE_0000  316    4631               RISE  1       
I__558/I                                 Odrv4                      0      4631               RISE  1       
I__558/O                                 Odrv4                      351    4981               RISE  1       
I__559/I                                 Span4Mux_v                 0      4981               RISE  1       
I__559/O                                 Span4Mux_v                 351    5332               RISE  1       
I__560/I                                 Span4Mux_h                 0      5332               RISE  1       
I__560/O                                 Span4Mux_h                 302    5634               RISE  1       
I__561/I                                 Span4Mux_s2_h              0      5634               RISE  1       
I__561/O                                 Span4Mux_s2_h              203    5837               RISE  1       
I__562/I                                 LocalMux                   0      5837               RISE  1       
I__562/O                                 LocalMux                   330    6167               RISE  1       
I__563/I                                 IoInMux                    0      6167               RISE  1       
I__563/O                                 IoInMux                    259    6426               RISE  1       
DIOW_PRIn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6426               RISE  1       
DIOW_PRIn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   8663               FALL  1       
DIOW_PRIn_obuf_iopad/DIN                 IO_PAD                     0      8663               FALL  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2353   11017              FALL  1       
DIOW_PRIn                                U110_TOP                   0      11017              FALL  1       

6.2.4::Path details for port: DIOW_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOW_SECn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11564


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8189
---------------------------- ------
Clock To Out Delay            11564

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__189/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__189/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__190/I                                            GlobalMux                  0      2372               RISE  1       
I__190/O                                            GlobalMux                  154    2527               RISE  1       
I__194/I                                            ClkMux                     0      2527               RISE  1       
I__194/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_17_7_3/lcout           LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__459/I                                 Odrv4                      0      3375               RISE  1       
I__459/O                                 Odrv4                      351    3726               RISE  1       
I__463/I                                 LocalMux                   0      3726               RISE  1       
I__463/O                                 LocalMux                   330    4056               RISE  1       
I__465/I                                 InMux                      0      4056               RISE  1       
I__465/O                                 InMux                      259    4315               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/in0    LogicCell40_SEQ_MODE_0000  0      4315               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/lcout  LogicCell40_SEQ_MODE_0000  386    4701               FALL  1       
I__448/I                                 Odrv12                     0      4701               FALL  1       
I__448/O                                 Odrv12                     540    5241               FALL  1       
I__449/I                                 Span12Mux_s9_h             0      5241               FALL  1       
I__449/O                                 Span12Mux_s9_h             435    5676               FALL  1       
I__450/I                                 Sp12to4                    0      5676               FALL  1       
I__450/O                                 Sp12to4                    449    6124               FALL  1       
I__451/I                                 IoSpan4Mux                 0      6124               FALL  1       
I__451/O                                 IoSpan4Mux                 323    6447               FALL  1       
I__452/I                                 LocalMux                   0      6447               FALL  1       
I__452/O                                 LocalMux                   309    6756               FALL  1       
I__453/I                                 IoInMux                    0      6756               FALL  1       
I__453/O                                 IoInMux                    217    6973               FALL  1       
DIOW_SECn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6973               FALL  1       
DIOW_SECn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   9210               FALL  1       
DIOW_SECn_obuf_iopad/DIN                 IO_PAD                     0      9210               FALL  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2353   11564              FALL  1       
DIOW_SECn                                U110_TOP                   0      11564              FALL  1       

6.2.5::Path details for port: TACKn     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : TACKn
Clock Port         : CLK40
Clock Reference    : CLK40:F
Clock to Out Delay : 10146


Launch Clock Path Delay        2477
+ Clock To Q Delay              540
+ Data Path Delay              7129
---------------------------- ------
Clock To Out Delay            10146

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1708   2168               FALL  1       
I__189/I                                            gio2CtrlBuf                0      2168               FALL  1       
I__189/O                                            gio2CtrlBuf                0      2168               FALL  1       
I__190/I                                            GlobalMux                  0      2168               FALL  1       
I__190/O                                            GlobalMux                  77     2245               FALL  1       
I__196/I                                            ClkMux                     0      2245               FALL  1       
I__196/O                                            ClkMux                     231    2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                        0      2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                        0      2477               RISE  3       
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk       LogicCell40_SEQ_MODE_1000  0      2477               RISE  1       

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/lcout  LogicCell40_SEQ_MODE_1000  540    3017               FALL  2       
I__216/I                                         Odrv12                     0      3017               FALL  1       
I__216/O                                         Odrv12                     540    3557               FALL  1       
I__218/I                                         Span12Mux_v                0      3557               FALL  1       
I__218/O                                         Span12Mux_v                540    4097               FALL  1       
I__219/I                                         Sp12to4                    0      4097               FALL  1       
I__219/O                                         Sp12to4                    449    4546               FALL  1       
I__220/I                                         Span4Mux_h                 0      4546               FALL  1       
I__220/O                                         Span4Mux_h                 316    4861               FALL  1       
I__221/I                                         Span4Mux_s1_h              0      4861               FALL  1       
I__221/O                                         Span4Mux_s1_h              168    5029               FALL  1       
I__222/I                                         LocalMux                   0      5029               FALL  1       
I__222/O                                         LocalMux                   309    5338               FALL  1       
I__223/I                                         IoInMux                    0      5338               FALL  1       
I__223/O                                         IoInMux                    217    5555               FALL  1       
TACKn_obuft_preio/DOUT0                          PRE_IO_PIN_TYPE_101001     0      5555               FALL  1       
TACKn_obuft_preio/PADOUT                         PRE_IO_PIN_TYPE_101001     2237   7793               FALL  1       
TACKn_obuft_iopad/DIN                            IO_PAD                     0      7793               FALL  1       
TACKn_obuft_iopad/PACKAGEPIN:out                 IO_PAD                     2353   10146              FALL  1       
TACKn                                            U110_TOP                   0      10146              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: CS0_PRIn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 11009

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                  U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__529/I                                 Odrv12                     0      1207               RISE  1       
I__529/O                                 Odrv12                     491    1698               RISE  1       
I__530/I                                 Span12Mux_h                0      1698               RISE  1       
I__530/O                                 Span12Mux_h                491    2189               RISE  1       
I__532/I                                 Sp12to4                    0      2189               RISE  1       
I__532/O                                 Sp12to4                    428    2617               RISE  1       
I__536/I                                 Span4Mux_h                 0      2617               RISE  1       
I__536/O                                 Span4Mux_h                 302    2918               RISE  1       
I__540/I                                 Span4Mux_v                 0      2918               RISE  1       
I__540/O                                 Span4Mux_v                 351    3269               RISE  1       
I__542/I                                 Span4Mux_v                 0      3269               RISE  1       
I__542/O                                 Span4Mux_v                 351    3620               RISE  1       
I__545/I                                 LocalMux                   0      3620               RISE  1       
I__545/O                                 LocalMux                   330    3949               RISE  1       
I__549/I                                 InMux                      0      3949               RISE  1       
I__549/O                                 InMux                      259    4209               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_18_9_2/in0    LogicCell40_SEQ_MODE_0000  0      4209               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_18_9_2/lcout  LogicCell40_SEQ_MODE_0000  449    4658               RISE  1       
I__360/I                                 Odrv4                      0      4658               RISE  1       
I__360/O                                 Odrv4                      351    5008               RISE  1       
I__361/I                                 Span4Mux_h                 0      5008               RISE  1       
I__361/O                                 Span4Mux_h                 302    5310               RISE  1       
I__362/I                                 Span4Mux_s3_h              0      5310               RISE  1       
I__362/O                                 Span4Mux_s3_h              231    5542               RISE  1       
I__363/I                                 IoSpan4Mux                 0      5542               RISE  1       
I__363/O                                 IoSpan4Mux                 288    5829               RISE  1       
I__364/I                                 LocalMux                   0      5829               RISE  1       
I__364/O                                 LocalMux                   330    6159               RISE  1       
I__365/I                                 IoInMux                    0      6159               RISE  1       
I__365/O                                 IoInMux                    259    6418               RISE  1       
CS0_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      6418               RISE  1       
CS0_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   8655               FALL  1       
CS0_PRIn_obuf_iopad/DIN                  IO_PAD                     0      8655               FALL  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   11009              FALL  1       
CS0_PRIn                                 U110_TOP                   0      11009              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : PCS0
Pad to Pad Delay : 9856

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS0                                     U110_TOP                   0      0                  RISE  1       
PCS0_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
PCS0_ibuf_iopad/DOUT                     IO_PAD                     510    510                RISE  1       
PCS0_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
PCS0_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__366/I                                 Odrv12                     0      1127               RISE  1       
I__366/O                                 Odrv12                     491    1618               RISE  1       
I__367/I                                 Span12Mux_h                0      1618               RISE  1       
I__367/O                                 Span12Mux_h                491    2109               RISE  1       
I__369/I                                 Span12Mux_v                0      2109               RISE  1       
I__369/O                                 Span12Mux_v                491    2600               RISE  1       
I__371/I                                 LocalMux                   0      2600               RISE  1       
I__371/O                                 LocalMux                   330    2930               RISE  1       
I__373/I                                 InMux                      0      2930               RISE  1       
I__373/O                                 InMux                      259    3189               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_18_9_2/in3    LogicCell40_SEQ_MODE_0000  0      3189               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_18_9_2/lcout  LogicCell40_SEQ_MODE_0000  316    3505               RISE  1       
I__360/I                                 Odrv4                      0      3505               RISE  1       
I__360/O                                 Odrv4                      351    3855               RISE  1       
I__361/I                                 Span4Mux_h                 0      3855               RISE  1       
I__361/O                                 Span4Mux_h                 302    4157               RISE  1       
I__362/I                                 Span4Mux_s3_h              0      4157               RISE  1       
I__362/O                                 Span4Mux_s3_h              231    4388               RISE  1       
I__363/I                                 IoSpan4Mux                 0      4388               RISE  1       
I__363/O                                 IoSpan4Mux                 288    4676               RISE  1       
I__364/I                                 LocalMux                   0      4676               RISE  1       
I__364/O                                 LocalMux                   330    5006               RISE  1       
I__365/I                                 IoInMux                    0      5006               RISE  1       
I__365/O                                 IoInMux                    259    5265               RISE  1       
CS0_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      5265               RISE  1       
CS0_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   7502               FALL  1       
CS0_PRIn_obuf_iopad/DIN                  IO_PAD                     0      7502               FALL  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   9856               FALL  1       
CS0_PRIn                                 U110_TOP                   0      9856               FALL  1       

6.3.2::Path details for port: CS0_SECn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 11577

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                  U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__529/I                                 Odrv12                     0      1207               RISE  1       
I__529/O                                 Odrv12                     491    1698               RISE  1       
I__530/I                                 Span12Mux_h                0      1698               RISE  1       
I__530/O                                 Span12Mux_h                491    2189               RISE  1       
I__532/I                                 Sp12to4                    0      2189               RISE  1       
I__532/O                                 Sp12to4                    428    2617               RISE  1       
I__536/I                                 Span4Mux_h                 0      2617               RISE  1       
I__536/O                                 Span4Mux_h                 302    2918               RISE  1       
I__540/I                                 Span4Mux_v                 0      2918               RISE  1       
I__540/O                                 Span4Mux_v                 351    3269               RISE  1       
I__542/I                                 Span4Mux_v                 0      3269               RISE  1       
I__542/O                                 Span4Mux_v                 351    3620               RISE  1       
I__546/I                                 Span4Mux_v                 0      3620               RISE  1       
I__546/O                                 Span4Mux_v                 351    3970               RISE  1       
I__550/I                                 LocalMux                   0      3970               RISE  1       
I__550/O                                 LocalMux                   330    4300               RISE  1       
I__553/I                                 InMux                      0      4300               RISE  1       
I__553/O                                 InMux                      259    4560               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_18_7_6/in3    LogicCell40_SEQ_MODE_0000  0      4560               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_18_7_6/lcout  LogicCell40_SEQ_MODE_0000  288    4847               FALL  1       
I__381/I                                 Odrv4                      0      4847               FALL  1       
I__381/O                                 Odrv4                      372    5219               FALL  1       
I__382/I                                 Span4Mux_h                 0      5219               FALL  1       
I__382/O                                 Span4Mux_h                 316    5534               FALL  1       
I__383/I                                 Span4Mux_v                 0      5534               FALL  1       
I__383/O                                 Span4Mux_v                 372    5906               FALL  1       
I__384/I                                 Span4Mux_s3_h              0      5906               FALL  1       
I__384/O                                 Span4Mux_s3_h              231    6138               FALL  1       
I__385/I                                 IoSpan4Mux                 0      6138               FALL  1       
I__385/O                                 IoSpan4Mux                 323    6460               FALL  1       
I__386/I                                 LocalMux                   0      6460               FALL  1       
I__386/O                                 LocalMux                   309    6769               FALL  1       
I__387/I                                 IoInMux                    0      6769               FALL  1       
I__387/O                                 IoInMux                    217    6986               FALL  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      6986               FALL  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   9224               FALL  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      9224               FALL  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   11577              FALL  1       
CS0_SECn                                 U110_TOP                   0      11577              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : SCS0
Pad to Pad Delay : 10340

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS0                                     U110_TOP                   0      0                  RISE  1       
SCS0_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
SCS0_ibuf_iopad/DOUT                     IO_PAD                     510    510                RISE  1       
SCS0_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SCS0_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__375/I                                 Odrv12                     0      1127               RISE  1       
I__375/O                                 Odrv12                     491    1618               RISE  1       
I__376/I                                 Span12Mux_h                0      1618               RISE  1       
I__376/O                                 Span12Mux_h                491    2109               RISE  1       
I__377/I                                 Span12Mux_v                0      2109               RISE  1       
I__377/O                                 Span12Mux_v                491    2600               RISE  1       
I__378/I                                 LocalMux                   0      2600               RISE  1       
I__378/O                                 LocalMux                   330    2930               RISE  1       
I__379/I                                 InMux                      0      2930               RISE  1       
I__379/O                                 InMux                      259    3189               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_18_7_6/in0    LogicCell40_SEQ_MODE_0000  0      3189               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_18_7_6/lcout  LogicCell40_SEQ_MODE_0000  449    3638               RISE  1       
I__381/I                                 Odrv4                      0      3638               RISE  1       
I__381/O                                 Odrv4                      351    3989               RISE  1       
I__382/I                                 Span4Mux_h                 0      3989               RISE  1       
I__382/O                                 Span4Mux_h                 302    4290               RISE  1       
I__383/I                                 Span4Mux_v                 0      4290               RISE  1       
I__383/O                                 Span4Mux_v                 351    4641               RISE  1       
I__384/I                                 Span4Mux_s3_h              0      4641               RISE  1       
I__384/O                                 Span4Mux_s3_h              231    4872               RISE  1       
I__385/I                                 IoSpan4Mux                 0      4872               RISE  1       
I__385/O                                 IoSpan4Mux                 288    5160               RISE  1       
I__386/I                                 LocalMux                   0      5160               RISE  1       
I__386/O                                 LocalMux                   330    5490               RISE  1       
I__387/I                                 IoInMux                    0      5490               RISE  1       
I__387/O                                 IoInMux                    259    5749               RISE  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      5749               RISE  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   7986               FALL  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      7986               FALL  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   10340              FALL  1       
CS0_SECn                                 U110_TOP                   0      10340              FALL  1       

6.3.3::Path details for port: CS1_PRIn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : PCS1
Pad to Pad Delay : 9954

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS1                                      U110_TOP                   0      0                  RISE  1       
PCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
PCS1_ibuf_iopad/DOUT                      IO_PAD                     510    510                RISE  1       
PCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
PCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__94/I                                   Odrv12                     0      1127               RISE  1       
I__94/O                                   Odrv12                     491    1618               RISE  1       
I__95/I                                   Span12Mux_h                0      1618               RISE  1       
I__95/O                                   Span12Mux_h                491    2109               RISE  1       
I__96/I                                   Span12Mux_v                0      2109               RISE  1       
I__96/O                                   Span12Mux_v                491    2600               RISE  1       
I__98/I                                   LocalMux                   0      2600               RISE  1       
I__98/O                                   LocalMux                   330    2930               RISE  1       
I__100/I                                  InMux                      0      2930               RISE  1       
I__100/O                                  InMux                      259    3189               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_16_10_2/in1    LogicCell40_SEQ_MODE_0000  0      3189               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_16_10_2/lcout  LogicCell40_SEQ_MODE_0000  400    3589               RISE  1       
I__88/I                                   Odrv4                      0      3589               RISE  1       
I__88/O                                   Odrv4                      351    3940               RISE  1       
I__89/I                                   Span4Mux_h                 0      3940               RISE  1       
I__89/O                                   Span4Mux_h                 302    4241               RISE  1       
I__90/I                                   Span4Mux_h                 0      4241               RISE  1       
I__90/O                                   Span4Mux_h                 302    4543               RISE  1       
I__91/I                                   Span4Mux_s3_h              0      4543               RISE  1       
I__91/O                                   Span4Mux_s3_h              231    4774               RISE  1       
I__92/I                                   LocalMux                   0      4774               RISE  1       
I__92/O                                   LocalMux                   330    5104               RISE  1       
I__93/I                                   IoInMux                    0      5104               RISE  1       
I__93/O                                   IoInMux                    259    5363               RISE  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5363               RISE  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   7601               FALL  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      7601               FALL  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   9954               FALL  1       
CS1_PRIn                                  U110_TOP                   0      9954               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 9950

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__529/I                                  Odrv12                     0      1207               RISE  1       
I__529/O                                  Odrv12                     491    1698               RISE  1       
I__530/I                                  Span12Mux_h                0      1698               RISE  1       
I__530/O                                  Span12Mux_h                491    2189               RISE  1       
I__531/I                                  Span12Mux_v                0      2189               RISE  1       
I__531/O                                  Span12Mux_v                491    2680               RISE  1       
I__534/I                                  LocalMux                   0      2680               RISE  1       
I__534/O                                  LocalMux                   330    3010               RISE  1       
I__538/I                                  InMux                      0      3010               RISE  1       
I__538/O                                  InMux                      259    3269               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_16_10_2/in3    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_16_10_2/lcout  LogicCell40_SEQ_MODE_0000  316    3585               RISE  1       
I__88/I                                   Odrv4                      0      3585               RISE  1       
I__88/O                                   Odrv4                      351    3935               RISE  1       
I__89/I                                   Span4Mux_h                 0      3935               RISE  1       
I__89/O                                   Span4Mux_h                 302    4237               RISE  1       
I__90/I                                   Span4Mux_h                 0      4237               RISE  1       
I__90/O                                   Span4Mux_h                 302    4539               RISE  1       
I__91/I                                   Span4Mux_s3_h              0      4539               RISE  1       
I__91/O                                   Span4Mux_s3_h              231    4770               RISE  1       
I__92/I                                   LocalMux                   0      4770               RISE  1       
I__92/O                                   LocalMux                   330    5100               RISE  1       
I__93/I                                   IoInMux                    0      5100               RISE  1       
I__93/O                                   IoInMux                    259    5359               RISE  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5359               RISE  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   7596               FALL  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      7596               FALL  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   9950               FALL  1       
CS1_PRIn                                  U110_TOP                   0      9950               FALL  1       

6.3.4::Path details for port: CS1_SECn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 11787

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__529/I                                  Odrv12                     0      1207               RISE  1       
I__529/O                                  Odrv12                     491    1698               RISE  1       
I__530/I                                  Span12Mux_h                0      1698               RISE  1       
I__530/O                                  Span12Mux_h                491    2189               RISE  1       
I__532/I                                  Sp12to4                    0      2189               RISE  1       
I__532/O                                  Sp12to4                    428    2617               RISE  1       
I__536/I                                  Span4Mux_h                 0      2617               RISE  1       
I__536/O                                  Span4Mux_h                 302    2918               RISE  1       
I__540/I                                  Span4Mux_v                 0      2918               RISE  1       
I__540/O                                  Span4Mux_v                 351    3269               RISE  1       
I__542/I                                  Span4Mux_v                 0      3269               RISE  1       
I__542/O                                  Span4Mux_v                 351    3620               RISE  1       
I__544/I                                  LocalMux                   0      3620               RISE  1       
I__544/O                                  LocalMux                   330    3949               RISE  1       
I__548/I                                  InMux                      0      3949               RISE  1       
I__548/O                                  InMux                      259    4209               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_18_11_5/in3    LogicCell40_SEQ_MODE_0000  0      4209               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_18_11_5/lcout  LogicCell40_SEQ_MODE_0000  288    4496               FALL  1       
I__344/I                                  Odrv12                     0      4496               FALL  1       
I__344/O                                  Odrv12                     540    5037               FALL  1       
I__345/I                                  Span12Mux_v                0      5037               FALL  1       
I__345/O                                  Span12Mux_v                540    5577               FALL  1       
I__346/I                                  Span12Mux_s7_h             0      5577               FALL  1       
I__346/O                                  Span12Mux_s7_h             323    5899               FALL  1       
I__347/I                                  Sp12to4                    0      5899               FALL  1       
I__347/O                                  Sp12to4                    449    6348               FALL  1       
I__348/I                                  IoSpan4Mux                 0      6348               FALL  1       
I__348/O                                  IoSpan4Mux                 323    6671               FALL  1       
I__349/I                                  LocalMux                   0      6671               FALL  1       
I__349/O                                  LocalMux                   309    6979               FALL  1       
I__350/I                                  IoInMux                    0      6979               FALL  1       
I__350/O                                  IoInMux                    217    7197               FALL  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      7197               FALL  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   9434               FALL  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      9434               FALL  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   11787              FALL  1       
CS1_SECn                                  U110_TOP                   0      11787              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : SCS1
Pad to Pad Delay : 11153

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS1                                      U110_TOP                   0      0                  RISE  1       
SCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
SCS1_ibuf_iopad/DOUT                      IO_PAD                     510    510                RISE  1       
SCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__351/I                                  Odrv12                     0      1127               RISE  1       
I__351/O                                  Odrv12                     491    1618               RISE  1       
I__352/I                                  Span12Mux_h                0      1618               RISE  1       
I__352/O                                  Span12Mux_h                491    2109               RISE  1       
I__353/I                                  Sp12to4                    0      2109               RISE  1       
I__353/O                                  Sp12to4                    428    2537               RISE  1       
I__354/I                                  Span4Mux_v                 0      2537               RISE  1       
I__354/O                                  Span4Mux_v                 351    2888               RISE  1       
I__356/I                                  LocalMux                   0      2888               RISE  1       
I__356/O                                  LocalMux                   330    3217               RISE  1       
I__358/I                                  InMux                      0      3217               RISE  1       
I__358/O                                  InMux                      259    3477               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_18_11_5/in0    LogicCell40_SEQ_MODE_0000  0      3477               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_18_11_5/lcout  LogicCell40_SEQ_MODE_0000  386    3862               FALL  1       
I__344/I                                  Odrv12                     0      3862               FALL  1       
I__344/O                                  Odrv12                     540    4402               FALL  1       
I__345/I                                  Span12Mux_v                0      4402               FALL  1       
I__345/O                                  Span12Mux_v                540    4943               FALL  1       
I__346/I                                  Span12Mux_s7_h             0      4943               FALL  1       
I__346/O                                  Span12Mux_s7_h             323    5265               FALL  1       
I__347/I                                  Sp12to4                    0      5265               FALL  1       
I__347/O                                  Sp12to4                    449    5714               FALL  1       
I__348/I                                  IoSpan4Mux                 0      5714               FALL  1       
I__348/O                                  IoSpan4Mux                 323    6037               FALL  1       
I__349/I                                  LocalMux                   0      6037               FALL  1       
I__349/O                                  LocalMux                   309    6345               FALL  1       
I__350/I                                  IoInMux                    0      6345               FALL  1       
I__350/O                                  IoInMux                    217    6563               FALL  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6563               FALL  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   8800               FALL  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      8800               FALL  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   11153              FALL  1       
CS1_SECn                                  U110_TOP                   0      11153              FALL  1       

6.3.5::Path details for port: DIOR_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : PCS0
Pad to Pad Delay : 11441

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS0                                       U110_TOP                   0      0                  RISE  1       
PCS0_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
PCS0_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
PCS0_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
PCS0_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__366/I                                   Odrv12                     0      1127               RISE  1       
I__366/O                                   Odrv12                     491    1618               RISE  1       
I__367/I                                   Span12Mux_h                0      1618               RISE  1       
I__367/O                                   Span12Mux_h                491    2109               RISE  1       
I__368/I                                   Sp12to4                    0      2109               RISE  1       
I__368/O                                   Sp12to4                    428    2537               RISE  1       
I__370/I                                   Span4Mux_v                 0      2537               RISE  1       
I__370/O                                   Span4Mux_v                 351    2888               RISE  1       
I__372/I                                   LocalMux                   0      2888               RISE  1       
I__372/O                                   LocalMux                   330    3217               RISE  1       
I__374/I                                   InMux                      0      3217               RISE  1       
I__374/O                                   InMux                      259    3477               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/in3       LogicCell40_SEQ_MODE_0000  0      3477               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/lcout     LogicCell40_SEQ_MODE_0000  316    3792               RISE  2       
I__315/I                                   LocalMux                   0      3792               RISE  1       
I__315/O                                   LocalMux                   330    4122               RISE  1       
I__317/I                                   InMux                      0      4122               RISE  1       
I__317/O                                   InMux                      259    4381               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/in1    LogicCell40_SEQ_MODE_0000  0      4381               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000  379    4760               FALL  1       
I__161/I                                   Odrv4                      0      4760               FALL  1       
I__161/O                                   Odrv4                      372    5132               FALL  1       
I__162/I                                   Span4Mux_h                 0      5132               FALL  1       
I__162/O                                   Span4Mux_h                 316    5447               FALL  1       
I__163/I                                   Span4Mux_s3_h              0      5447               FALL  1       
I__163/O                                   Span4Mux_s3_h              231    5679               FALL  1       
I__164/I                                   IoSpan4Mux                 0      5679               FALL  1       
I__164/O                                   IoSpan4Mux                 323    6002               FALL  1       
I__165/I                                   IoSpan4Mux                 0      6002               FALL  1       
I__165/O                                   IoSpan4Mux                 323    6324               FALL  1       
I__166/I                                   LocalMux                   0      6324               FALL  1       
I__166/O                                   LocalMux                   309    6633               FALL  1       
I__167/I                                   IoInMux                    0      6633               FALL  1       
I__167/O                                   IoInMux                    217    6850               FALL  1       
DIOR_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6850               FALL  1       
DIOR_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   9087               FALL  1       
DIOR_PRIn_obuf_iopad/DIN                   IO_PAD                     0      9087               FALL  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   11441              FALL  1       
DIOR_PRIn                                  U110_TOP                   0      11441              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 11366

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                    U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                    IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__529/I                                   Odrv12                     0      1207               RISE  1       
I__529/O                                   Odrv12                     491    1698               RISE  1       
I__530/I                                   Span12Mux_h                0      1698               RISE  1       
I__530/O                                   Span12Mux_h                491    2189               RISE  1       
I__531/I                                   Span12Mux_v                0      2189               RISE  1       
I__531/O                                   Span12Mux_v                491    2680               RISE  1       
I__535/I                                   LocalMux                   0      2680               RISE  1       
I__535/O                                   LocalMux                   330    3010               RISE  1       
I__539/I                                   InMux                      0      3010               RISE  1       
I__539/O                                   InMux                      259    3269               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/in0       LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/lcout     LogicCell40_SEQ_MODE_0000  449    3718               RISE  2       
I__315/I                                   LocalMux                   0      3718               RISE  1       
I__315/O                                   LocalMux                   330    4048               RISE  1       
I__317/I                                   InMux                      0      4048               RISE  1       
I__317/O                                   InMux                      259    4307               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/in1    LogicCell40_SEQ_MODE_0000  0      4307               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000  379    4686               FALL  1       
I__161/I                                   Odrv4                      0      4686               FALL  1       
I__161/O                                   Odrv4                      372    5058               FALL  1       
I__162/I                                   Span4Mux_h                 0      5058               FALL  1       
I__162/O                                   Span4Mux_h                 316    5373               FALL  1       
I__163/I                                   Span4Mux_s3_h              0      5373               FALL  1       
I__163/O                                   Span4Mux_s3_h              231    5605               FALL  1       
I__164/I                                   IoSpan4Mux                 0      5605               FALL  1       
I__164/O                                   IoSpan4Mux                 323    5927               FALL  1       
I__165/I                                   IoSpan4Mux                 0      5927               FALL  1       
I__165/O                                   IoSpan4Mux                 323    6250               FALL  1       
I__166/I                                   LocalMux                   0      6250               FALL  1       
I__166/O                                   LocalMux                   309    6558               FALL  1       
I__167/I                                   IoInMux                    0      6558               FALL  1       
I__167/O                                   IoInMux                    217    6776               FALL  1       
DIOR_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6776               FALL  1       
DIOR_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   9013               FALL  1       
DIOR_PRIn_obuf_iopad/DIN                   IO_PAD                     0      9013               FALL  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   11366              FALL  1       
DIOR_PRIn                                  U110_TOP                   0      11366              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : PCS1
Pad to Pad Delay : 11237

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS1                                       U110_TOP                   0      0                  RISE  1       
PCS1_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
PCS1_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
PCS1_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
PCS1_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__94/I                                    Odrv12                     0      1127               RISE  1       
I__94/O                                    Odrv12                     491    1618               RISE  1       
I__95/I                                    Span12Mux_h                0      1618               RISE  1       
I__95/O                                    Span12Mux_h                491    2109               RISE  1       
I__96/I                                    Span12Mux_v                0      2109               RISE  1       
I__96/O                                    Span12Mux_v                491    2600               RISE  1       
I__97/I                                    LocalMux                   0      2600               RISE  1       
I__97/O                                    LocalMux                   330    2930               RISE  1       
I__99/I                                    InMux                      0      2930               RISE  1       
I__99/O                                    InMux                      259    3189               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/in1       LogicCell40_SEQ_MODE_0000  0      3189               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/lcout     LogicCell40_SEQ_MODE_0000  400    3589               RISE  2       
I__315/I                                   LocalMux                   0      3589               RISE  1       
I__315/O                                   LocalMux                   330    3919               RISE  1       
I__317/I                                   InMux                      0      3919               RISE  1       
I__317/O                                   InMux                      259    4178               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/in1    LogicCell40_SEQ_MODE_0000  0      4178               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000  379    4557               FALL  1       
I__161/I                                   Odrv4                      0      4557               FALL  1       
I__161/O                                   Odrv4                      372    4928               FALL  1       
I__162/I                                   Span4Mux_h                 0      4928               FALL  1       
I__162/O                                   Span4Mux_h                 316    5244               FALL  1       
I__163/I                                   Span4Mux_s3_h              0      5244               FALL  1       
I__163/O                                   Span4Mux_s3_h              231    5476               FALL  1       
I__164/I                                   IoSpan4Mux                 0      5476               FALL  1       
I__164/O                                   IoSpan4Mux                 323    5798               FALL  1       
I__165/I                                   IoSpan4Mux                 0      5798               FALL  1       
I__165/O                                   IoSpan4Mux                 323    6121               FALL  1       
I__166/I                                   LocalMux                   0      6121               FALL  1       
I__166/O                                   LocalMux                   309    6429               FALL  1       
I__167/I                                   IoInMux                    0      6429               FALL  1       
I__167/O                                   IoInMux                    217    6647               FALL  1       
DIOR_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6647               FALL  1       
DIOR_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   8884               FALL  1       
DIOR_PRIn_obuf_iopad/DIN                   IO_PAD                     0      8884               FALL  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   11237              FALL  1       
DIOR_PRIn                                  U110_TOP                   0      11237              FALL  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : RnW
Pad to Pad Delay : 11016

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                        U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                        IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__420/I                                   Odrv12                     0      1207               RISE  1       
I__420/O                                   Odrv12                     491    1698               RISE  1       
I__421/I                                   Span12Mux_v                0      1698               RISE  1       
I__421/O                                   Span12Mux_v                491    2189               RISE  1       
I__426/I                                   Span12Mux_h                0      2189               RISE  1       
I__426/O                                   Span12Mux_h                491    2680               RISE  1       
I__431/I                                   Sp12to4                    0      2680               RISE  1       
I__431/O                                   Sp12to4                    428    3108               RISE  1       
I__435/I                                   Span4Mux_v                 0      3108               RISE  1       
I__435/O                                   Span4Mux_v                 351    3459               RISE  1       
I__439/I                                   LocalMux                   0      3459               RISE  1       
I__439/O                                   LocalMux                   330    3788               RISE  1       
I__445/I                                   InMux                      0      3788               RISE  1       
I__445/O                                   InMux                      259    4048               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/in3    LogicCell40_SEQ_MODE_0000  0      4048               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000  288    4335               FALL  1       
I__161/I                                   Odrv4                      0      4335               FALL  1       
I__161/O                                   Odrv4                      372    4707               FALL  1       
I__162/I                                   Span4Mux_h                 0      4707               FALL  1       
I__162/O                                   Span4Mux_h                 316    5023               FALL  1       
I__163/I                                   Span4Mux_s3_h              0      5023               FALL  1       
I__163/O                                   Span4Mux_s3_h              231    5254               FALL  1       
I__164/I                                   IoSpan4Mux                 0      5254               FALL  1       
I__164/O                                   IoSpan4Mux                 323    5577               FALL  1       
I__165/I                                   IoSpan4Mux                 0      5577               FALL  1       
I__165/O                                   IoSpan4Mux                 323    5899               FALL  1       
I__166/I                                   LocalMux                   0      5899               FALL  1       
I__166/O                                   LocalMux                   309    6208               FALL  1       
I__167/I                                   IoInMux                    0      6208               FALL  1       
I__167/O                                   IoInMux                    217    6425               FALL  1       
DIOR_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6425               FALL  1       
DIOR_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   8662               FALL  1       
DIOR_PRIn_obuf_iopad/DIN                   IO_PAD                     0      8662               FALL  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   11016              FALL  1       
DIOR_PRIn                                  U110_TOP                   0      11016              FALL  1       

6.3.6::Path details for port: DIOR_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 12923

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                    U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                    IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__529/I                                   Odrv12                     0      1207               RISE  1       
I__529/O                                   Odrv12                     491    1698               RISE  1       
I__530/I                                   Span12Mux_h                0      1698               RISE  1       
I__530/O                                   Span12Mux_h                491    2189               RISE  1       
I__532/I                                   Sp12to4                    0      2189               RISE  1       
I__532/O                                   Sp12to4                    428    2617               RISE  1       
I__536/I                                   Span4Mux_h                 0      2617               RISE  1       
I__536/O                                   Span4Mux_h                 302    2918               RISE  1       
I__540/I                                   Span4Mux_v                 0      2918               RISE  1       
I__540/O                                   Span4Mux_v                 351    3269               RISE  1       
I__542/I                                   Span4Mux_v                 0      3269               RISE  1       
I__542/O                                   Span4Mux_v                 351    3620               RISE  1       
I__546/I                                   Span4Mux_v                 0      3620               RISE  1       
I__546/O                                   Span4Mux_v                 351    3970               RISE  1       
I__550/I                                   LocalMux                   0      3970               RISE  1       
I__550/O                                   LocalMux                   330    4300               RISE  1       
I__554/I                                   InMux                      0      4300               RISE  1       
I__554/O                                   InMux                      259    4560               RISE  1       
I__557/I                                   CascadeMux                 0      4560               RISE  1       
I__557/O                                   CascadeMux                 0      4560               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/in2       LogicCell40_SEQ_MODE_0000  0      4560               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/lcout     LogicCell40_SEQ_MODE_0000  379    4938               RISE  2       
I__454/I                                   LocalMux                   0      4938               RISE  1       
I__454/O                                   LocalMux                   330    5268               RISE  1       
I__456/I                                   InMux                      0      5268               RISE  1       
I__456/O                                   InMux                      259    5527               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/in3    LogicCell40_SEQ_MODE_0000  0      5527               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_0000  288    5815               FALL  1       
I__152/I                                   Odrv12                     0      5815               FALL  1       
I__152/O                                   Odrv12                     540    6355               FALL  1       
I__153/I                                   Span12Mux_v                0      6355               FALL  1       
I__153/O                                   Span12Mux_v                540    6895               FALL  1       
I__154/I                                   Sp12to4                    0      6895               FALL  1       
I__154/O                                   Sp12to4                    449    7344               FALL  1       
I__155/I                                   Span4Mux_s0_h              0      7344               FALL  1       
I__155/O                                   Span4Mux_s0_h              140    7484               FALL  1       
I__156/I                                   IoSpan4Mux                 0      7484               FALL  1       
I__156/O                                   IoSpan4Mux                 323    7807               FALL  1       
I__157/I                                   LocalMux                   0      7807               FALL  1       
I__157/O                                   LocalMux                   309    8115               FALL  1       
I__158/I                                   IoInMux                    0      8115               FALL  1       
I__158/O                                   IoInMux                    217    8333               FALL  1       
DIOR_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      8333               FALL  1       
DIOR_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   10570              FALL  1       
DIOR_SECn_obuf_iopad/DIN                   IO_PAD                     0      10570              FALL  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   12923              FALL  1       
DIOR_SECn                                  U110_TOP                   0      12923              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : SCS1
Pad to Pad Delay : 11911

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS1                                       U110_TOP                   0      0                  RISE  1       
SCS1_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
SCS1_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
SCS1_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SCS1_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__351/I                                   Odrv12                     0      1127               RISE  1       
I__351/O                                   Odrv12                     491    1618               RISE  1       
I__352/I                                   Span12Mux_h                0      1618               RISE  1       
I__352/O                                   Span12Mux_h                491    2109               RISE  1       
I__353/I                                   Sp12to4                    0      2109               RISE  1       
I__353/O                                   Sp12to4                    428    2537               RISE  1       
I__355/I                                   Span4Mux_v                 0      2537               RISE  1       
I__355/O                                   Span4Mux_v                 351    2888               RISE  1       
I__357/I                                   LocalMux                   0      2888               RISE  1       
I__357/O                                   LocalMux                   330    3217               RISE  1       
I__359/I                                   InMux                      0      3217               RISE  1       
I__359/O                                   InMux                      259    3477               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/in0       LogicCell40_SEQ_MODE_0000  0      3477               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/lcout     LogicCell40_SEQ_MODE_0000  449    3926               RISE  2       
I__454/I                                   LocalMux                   0      3926               RISE  1       
I__454/O                                   LocalMux                   330    4255               RISE  1       
I__456/I                                   InMux                      0      4255               RISE  1       
I__456/O                                   InMux                      259    4515               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/in3    LogicCell40_SEQ_MODE_0000  0      4515               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_0000  288    4802               FALL  1       
I__152/I                                   Odrv12                     0      4802               FALL  1       
I__152/O                                   Odrv12                     540    5342               FALL  1       
I__153/I                                   Span12Mux_v                0      5342               FALL  1       
I__153/O                                   Span12Mux_v                540    5882               FALL  1       
I__154/I                                   Sp12to4                    0      5882               FALL  1       
I__154/O                                   Sp12to4                    449    6331               FALL  1       
I__155/I                                   Span4Mux_s0_h              0      6331               FALL  1       
I__155/O                                   Span4Mux_s0_h              140    6471               FALL  1       
I__156/I                                   IoSpan4Mux                 0      6471               FALL  1       
I__156/O                                   IoSpan4Mux                 323    6794               FALL  1       
I__157/I                                   LocalMux                   0      6794               FALL  1       
I__157/O                                   LocalMux                   309    7103               FALL  1       
I__158/I                                   IoInMux                    0      7103               FALL  1       
I__158/O                                   IoInMux                    217    7320               FALL  1       
DIOR_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      7320               FALL  1       
DIOR_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   9557               FALL  1       
DIOR_SECn_obuf_iopad/DIN                   IO_PAD                     0      9557               FALL  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   11911              FALL  1       
DIOR_SECn                                  U110_TOP                   0      11911              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : RnW
Pad to Pad Delay : 11535

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                        U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                        IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__420/I                                   Odrv12                     0      1207               RISE  1       
I__420/O                                   Odrv12                     491    1698               RISE  1       
I__421/I                                   Span12Mux_v                0      1698               RISE  1       
I__421/O                                   Span12Mux_v                491    2189               RISE  1       
I__426/I                                   Span12Mux_h                0      2189               RISE  1       
I__426/O                                   Span12Mux_h                491    2680               RISE  1       
I__431/I                                   Sp12to4                    0      2680               RISE  1       
I__431/O                                   Sp12to4                    428    3108               RISE  1       
I__435/I                                   Span4Mux_v                 0      3108               RISE  1       
I__435/O                                   Span4Mux_v                 351    3459               RISE  1       
I__439/I                                   LocalMux                   0      3459               RISE  1       
I__439/O                                   LocalMux                   330    3788               RISE  1       
I__446/I                                   InMux                      0      3788               RISE  1       
I__446/O                                   InMux                      259    4048               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/in1    LogicCell40_SEQ_MODE_0000  0      4048               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_0000  379    4426               FALL  1       
I__152/I                                   Odrv12                     0      4426               FALL  1       
I__152/O                                   Odrv12                     540    4966               FALL  1       
I__153/I                                   Span12Mux_v                0      4966               FALL  1       
I__153/O                                   Span12Mux_v                540    5506               FALL  1       
I__154/I                                   Sp12to4                    0      5506               FALL  1       
I__154/O                                   Sp12to4                    449    5955               FALL  1       
I__155/I                                   Span4Mux_s0_h              0      5955               FALL  1       
I__155/O                                   Span4Mux_s0_h              140    6096               FALL  1       
I__156/I                                   IoSpan4Mux                 0      6096               FALL  1       
I__156/O                                   IoSpan4Mux                 323    6418               FALL  1       
I__157/I                                   LocalMux                   0      6418               FALL  1       
I__157/O                                   LocalMux                   309    6727               FALL  1       
I__158/I                                   IoInMux                    0      6727               FALL  1       
I__158/O                                   IoInMux                    217    6944               FALL  1       
DIOR_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6944               FALL  1       
DIOR_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   9181               FALL  1       
DIOR_SECn_obuf_iopad/DIN                   IO_PAD                     0      9181               FALL  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   11535              FALL  1       
DIOR_SECn                                  U110_TOP                   0      11535              FALL  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : SCS0
Pad to Pad Delay : 11490

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS0                                       U110_TOP                   0      0                  RISE  1       
SCS0_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
SCS0_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
SCS0_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SCS0_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__375/I                                   Odrv12                     0      1127               RISE  1       
I__375/O                                   Odrv12                     491    1618               RISE  1       
I__376/I                                   Span12Mux_h                0      1618               RISE  1       
I__376/O                                   Span12Mux_h                491    2109               RISE  1       
I__377/I                                   Span12Mux_v                0      2109               RISE  1       
I__377/O                                   Span12Mux_v                491    2600               RISE  1       
I__378/I                                   LocalMux                   0      2600               RISE  1       
I__378/O                                   LocalMux                   330    2930               RISE  1       
I__380/I                                   InMux                      0      2930               RISE  1       
I__380/O                                   InMux                      259    3189               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/in3       LogicCell40_SEQ_MODE_0000  0      3189               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/lcout     LogicCell40_SEQ_MODE_0000  316    3505               RISE  2       
I__454/I                                   LocalMux                   0      3505               RISE  1       
I__454/O                                   LocalMux                   330    3834               RISE  1       
I__456/I                                   InMux                      0      3834               RISE  1       
I__456/O                                   InMux                      259    4094               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/in3    LogicCell40_SEQ_MODE_0000  0      4094               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_0000  288    4381               FALL  1       
I__152/I                                   Odrv12                     0      4381               FALL  1       
I__152/O                                   Odrv12                     540    4921               FALL  1       
I__153/I                                   Span12Mux_v                0      4921               FALL  1       
I__153/O                                   Span12Mux_v                540    5462               FALL  1       
I__154/I                                   Sp12to4                    0      5462               FALL  1       
I__154/O                                   Sp12to4                    449    5910               FALL  1       
I__155/I                                   Span4Mux_s0_h              0      5910               FALL  1       
I__155/O                                   Span4Mux_s0_h              140    6051               FALL  1       
I__156/I                                   IoSpan4Mux                 0      6051               FALL  1       
I__156/O                                   IoSpan4Mux                 323    6373               FALL  1       
I__157/I                                   LocalMux                   0      6373               FALL  1       
I__157/O                                   LocalMux                   309    6682               FALL  1       
I__158/I                                   IoInMux                    0      6682               FALL  1       
I__158/O                                   IoInMux                    217    6899               FALL  1       
DIOR_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6899               FALL  1       
DIOR_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   9137               FALL  1       
DIOR_SECn_obuf_iopad/DIN                   IO_PAD                     0      9137               FALL  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   11490              FALL  1       
DIOR_SECn                                  U110_TOP                   0      11490              FALL  1       

6.3.7::Path details for port: DIOW_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : PCS0
Pad to Pad Delay : 11518

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS0                                     U110_TOP                   0      0                  RISE  1       
PCS0_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
PCS0_ibuf_iopad/DOUT                     IO_PAD                     510    510                RISE  1       
PCS0_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
PCS0_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__366/I                                 Odrv12                     0      1127               RISE  1       
I__366/O                                 Odrv12                     491    1618               RISE  1       
I__367/I                                 Span12Mux_h                0      1618               RISE  1       
I__367/O                                 Span12Mux_h                491    2109               RISE  1       
I__368/I                                 Sp12to4                    0      2109               RISE  1       
I__368/O                                 Sp12to4                    428    2537               RISE  1       
I__370/I                                 Span4Mux_v                 0      2537               RISE  1       
I__370/O                                 Span4Mux_v                 351    2888               RISE  1       
I__372/I                                 LocalMux                   0      2888               RISE  1       
I__372/O                                 LocalMux                   330    3217               RISE  1       
I__374/I                                 InMux                      0      3217               RISE  1       
I__374/O                                 InMux                      259    3477               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/in3     LogicCell40_SEQ_MODE_0000  0      3477               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/lcout   LogicCell40_SEQ_MODE_0000  316    3792               RISE  2       
I__316/I                                 Odrv4                      0      3792               RISE  1       
I__316/O                                 Odrv4                      351    4143               RISE  1       
I__318/I                                 LocalMux                   0      4143               RISE  1       
I__318/O                                 LocalMux                   330    4473               RISE  1       
I__319/I                                 InMux                      0      4473               RISE  1       
I__319/O                                 InMux                      259    4732               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/in1    LogicCell40_SEQ_MODE_0000  0      4732               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/lcout  LogicCell40_SEQ_MODE_0000  400    5132               RISE  1       
I__558/I                                 Odrv4                      0      5132               RISE  1       
I__558/O                                 Odrv4                      351    5483               RISE  1       
I__559/I                                 Span4Mux_v                 0      5483               RISE  1       
I__559/O                                 Span4Mux_v                 351    5833               RISE  1       
I__560/I                                 Span4Mux_h                 0      5833               RISE  1       
I__560/O                                 Span4Mux_h                 302    6135               RISE  1       
I__561/I                                 Span4Mux_s2_h              0      6135               RISE  1       
I__561/O                                 Span4Mux_s2_h              203    6338               RISE  1       
I__562/I                                 LocalMux                   0      6338               RISE  1       
I__562/O                                 LocalMux                   330    6668               RISE  1       
I__563/I                                 IoInMux                    0      6668               RISE  1       
I__563/O                                 IoInMux                    259    6927               RISE  1       
DIOW_PRIn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6927               RISE  1       
DIOW_PRIn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   9165               FALL  1       
DIOW_PRIn_obuf_iopad/DIN                 IO_PAD                     0      9165               FALL  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2353   11518              FALL  1       
DIOW_PRIn                                U110_TOP                   0      11518              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 11444

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                  U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__529/I                                 Odrv12                     0      1207               RISE  1       
I__529/O                                 Odrv12                     491    1698               RISE  1       
I__530/I                                 Span12Mux_h                0      1698               RISE  1       
I__530/O                                 Span12Mux_h                491    2189               RISE  1       
I__531/I                                 Span12Mux_v                0      2189               RISE  1       
I__531/O                                 Span12Mux_v                491    2680               RISE  1       
I__535/I                                 LocalMux                   0      2680               RISE  1       
I__535/O                                 LocalMux                   330    3010               RISE  1       
I__539/I                                 InMux                      0      3010               RISE  1       
I__539/O                                 InMux                      259    3269               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/in0     LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/lcout   LogicCell40_SEQ_MODE_0000  449    3718               RISE  2       
I__316/I                                 Odrv4                      0      3718               RISE  1       
I__316/O                                 Odrv4                      351    4069               RISE  1       
I__318/I                                 LocalMux                   0      4069               RISE  1       
I__318/O                                 LocalMux                   330    4398               RISE  1       
I__319/I                                 InMux                      0      4398               RISE  1       
I__319/O                                 InMux                      259    4658               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/in1    LogicCell40_SEQ_MODE_0000  0      4658               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/lcout  LogicCell40_SEQ_MODE_0000  400    5058               RISE  1       
I__558/I                                 Odrv4                      0      5058               RISE  1       
I__558/O                                 Odrv4                      351    5408               RISE  1       
I__559/I                                 Span4Mux_v                 0      5408               RISE  1       
I__559/O                                 Span4Mux_v                 351    5759               RISE  1       
I__560/I                                 Span4Mux_h                 0      5759               RISE  1       
I__560/O                                 Span4Mux_h                 302    6060               RISE  1       
I__561/I                                 Span4Mux_s2_h              0      6060               RISE  1       
I__561/O                                 Span4Mux_s2_h              203    6264               RISE  1       
I__562/I                                 LocalMux                   0      6264               RISE  1       
I__562/O                                 LocalMux                   330    6594               RISE  1       
I__563/I                                 IoInMux                    0      6594               RISE  1       
I__563/O                                 IoInMux                    259    6853               RISE  1       
DIOW_PRIn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6853               RISE  1       
DIOW_PRIn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   9090               FALL  1       
DIOW_PRIn_obuf_iopad/DIN                 IO_PAD                     0      9090               FALL  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2353   11444              FALL  1       
DIOW_PRIn                                U110_TOP                   0      11444              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : PCS1
Pad to Pad Delay : 11314

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS1                                     U110_TOP                   0      0                  RISE  1       
PCS1_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
PCS1_ibuf_iopad/DOUT                     IO_PAD                     510    510                RISE  1       
PCS1_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
PCS1_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__94/I                                  Odrv12                     0      1127               RISE  1       
I__94/O                                  Odrv12                     491    1618               RISE  1       
I__95/I                                  Span12Mux_h                0      1618               RISE  1       
I__95/O                                  Span12Mux_h                491    2109               RISE  1       
I__96/I                                  Span12Mux_v                0      2109               RISE  1       
I__96/O                                  Span12Mux_v                491    2600               RISE  1       
I__97/I                                  LocalMux                   0      2600               RISE  1       
I__97/O                                  LocalMux                   330    2930               RISE  1       
I__99/I                                  InMux                      0      2930               RISE  1       
I__99/O                                  InMux                      259    3189               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/in1     LogicCell40_SEQ_MODE_0000  0      3189               RISE  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/lcout   LogicCell40_SEQ_MODE_0000  400    3589               RISE  2       
I__316/I                                 Odrv4                      0      3589               RISE  1       
I__316/O                                 Odrv4                      351    3940               RISE  1       
I__318/I                                 LocalMux                   0      3940               RISE  1       
I__318/O                                 LocalMux                   330    4269               RISE  1       
I__319/I                                 InMux                      0      4269               RISE  1       
I__319/O                                 InMux                      259    4529               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/in1    LogicCell40_SEQ_MODE_0000  0      4529               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/lcout  LogicCell40_SEQ_MODE_0000  400    4928               RISE  1       
I__558/I                                 Odrv4                      0      4928               RISE  1       
I__558/O                                 Odrv4                      351    5279               RISE  1       
I__559/I                                 Span4Mux_v                 0      5279               RISE  1       
I__559/O                                 Span4Mux_v                 351    5630               RISE  1       
I__560/I                                 Span4Mux_h                 0      5630               RISE  1       
I__560/O                                 Span4Mux_h                 302    5931               RISE  1       
I__561/I                                 Span4Mux_s2_h              0      5931               RISE  1       
I__561/O                                 Span4Mux_s2_h              203    6135               RISE  1       
I__562/I                                 LocalMux                   0      6135               RISE  1       
I__562/O                                 LocalMux                   330    6464               RISE  1       
I__563/I                                 IoInMux                    0      6464               RISE  1       
I__563/O                                 IoInMux                    259    6724               RISE  1       
DIOW_PRIn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6724               RISE  1       
DIOW_PRIn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   8961               FALL  1       
DIOW_PRIn_obuf_iopad/DIN                 IO_PAD                     0      8961               FALL  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2353   11314              FALL  1       
DIOW_PRIn                                U110_TOP                   0      11314              FALL  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : RnW
Pad to Pad Delay : 10693

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                      U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                      IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__420/I                                 Odrv12                     0      1207               RISE  1       
I__420/O                                 Odrv12                     491    1698               RISE  1       
I__421/I                                 Span12Mux_v                0      1698               RISE  1       
I__421/O                                 Span12Mux_v                491    2189               RISE  1       
I__423/I                                 Sp12to4                    0      2189               RISE  1       
I__423/O                                 Sp12to4                    428    2617               RISE  1       
I__428/I                                 Span4Mux_h                 0      2617               RISE  1       
I__428/O                                 Span4Mux_h                 302    2918               RISE  1       
I__432/I                                 Span4Mux_v                 0      2918               RISE  1       
I__432/O                                 Span4Mux_v                 351    3269               RISE  1       
I__436/I                                 LocalMux                   0      3269               RISE  1       
I__436/O                                 LocalMux                   330    3599               RISE  1       
I__440/I                                 InMux                      0      3599               RISE  1       
I__440/O                                 InMux                      259    3858               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/in0    LogicCell40_SEQ_MODE_0000  0      3858               RISE  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/lcout  LogicCell40_SEQ_MODE_0000  449    4307               RISE  1       
I__558/I                                 Odrv4                      0      4307               RISE  1       
I__558/O                                 Odrv4                      351    4658               RISE  1       
I__559/I                                 Span4Mux_v                 0      4658               RISE  1       
I__559/O                                 Span4Mux_v                 351    5008               RISE  1       
I__560/I                                 Span4Mux_h                 0      5008               RISE  1       
I__560/O                                 Span4Mux_h                 302    5310               RISE  1       
I__561/I                                 Span4Mux_s2_h              0      5310               RISE  1       
I__561/O                                 Span4Mux_s2_h              203    5513               RISE  1       
I__562/I                                 LocalMux                   0      5513               RISE  1       
I__562/O                                 LocalMux                   330    5843               RISE  1       
I__563/I                                 IoInMux                    0      5843               RISE  1       
I__563/O                                 IoInMux                    259    6103               RISE  1       
DIOW_PRIn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6103               RISE  1       
DIOW_PRIn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   8340               FALL  1       
DIOW_PRIn_obuf_iopad/DIN                 IO_PAD                     0      8340               FALL  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2353   10693              FALL  1       
DIOW_PRIn                                U110_TOP                   0      10693              FALL  1       

6.3.8::Path details for port: DIOW_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 12678

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                  U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__529/I                                 Odrv12                     0      1207               RISE  1       
I__529/O                                 Odrv12                     491    1698               RISE  1       
I__530/I                                 Span12Mux_h                0      1698               RISE  1       
I__530/O                                 Span12Mux_h                491    2189               RISE  1       
I__532/I                                 Sp12to4                    0      2189               RISE  1       
I__532/O                                 Sp12to4                    428    2617               RISE  1       
I__536/I                                 Span4Mux_h                 0      2617               RISE  1       
I__536/O                                 Span4Mux_h                 302    2918               RISE  1       
I__540/I                                 Span4Mux_v                 0      2918               RISE  1       
I__540/O                                 Span4Mux_v                 351    3269               RISE  1       
I__542/I                                 Span4Mux_v                 0      3269               RISE  1       
I__542/O                                 Span4Mux_v                 351    3620               RISE  1       
I__546/I                                 Span4Mux_v                 0      3620               RISE  1       
I__546/O                                 Span4Mux_v                 351    3970               RISE  1       
I__550/I                                 LocalMux                   0      3970               RISE  1       
I__550/O                                 LocalMux                   330    4300               RISE  1       
I__554/I                                 InMux                      0      4300               RISE  1       
I__554/O                                 InMux                      259    4560               RISE  1       
I__557/I                                 CascadeMux                 0      4560               RISE  1       
I__557/O                                 CascadeMux                 0      4560               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/in2     LogicCell40_SEQ_MODE_0000  0      4560               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/lcout   LogicCell40_SEQ_MODE_0000  379    4938               RISE  2       
I__455/I                                 LocalMux                   0      4938               RISE  1       
I__455/O                                 LocalMux                   330    5268               RISE  1       
I__457/I                                 InMux                      0      5268               RISE  1       
I__457/O                                 InMux                      259    5527               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/in3    LogicCell40_SEQ_MODE_0000  0      5527               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/lcout  LogicCell40_SEQ_MODE_0000  288    5815               FALL  1       
I__448/I                                 Odrv12                     0      5815               FALL  1       
I__448/O                                 Odrv12                     540    6355               FALL  1       
I__449/I                                 Span12Mux_s9_h             0      6355               FALL  1       
I__449/O                                 Span12Mux_s9_h             435    6790               FALL  1       
I__450/I                                 Sp12to4                    0      6790               FALL  1       
I__450/O                                 Sp12to4                    449    7239               FALL  1       
I__451/I                                 IoSpan4Mux                 0      7239               FALL  1       
I__451/O                                 IoSpan4Mux                 323    7561               FALL  1       
I__452/I                                 LocalMux                   0      7561               FALL  1       
I__452/O                                 LocalMux                   309    7870               FALL  1       
I__453/I                                 IoInMux                    0      7870               FALL  1       
I__453/O                                 IoInMux                    217    8087               FALL  1       
DIOW_SECn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      8087               FALL  1       
DIOW_SECn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   10325              FALL  1       
DIOW_SECn_obuf_iopad/DIN                 IO_PAD                     0      10325              FALL  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2353   12678              FALL  1       
DIOW_SECn                                U110_TOP                   0      12678              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : SCS1
Pad to Pad Delay : 11665

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS1                                     U110_TOP                   0      0                  RISE  1       
SCS1_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
SCS1_ibuf_iopad/DOUT                     IO_PAD                     510    510                RISE  1       
SCS1_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SCS1_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__351/I                                 Odrv12                     0      1127               RISE  1       
I__351/O                                 Odrv12                     491    1618               RISE  1       
I__352/I                                 Span12Mux_h                0      1618               RISE  1       
I__352/O                                 Span12Mux_h                491    2109               RISE  1       
I__353/I                                 Sp12to4                    0      2109               RISE  1       
I__353/O                                 Sp12to4                    428    2537               RISE  1       
I__355/I                                 Span4Mux_v                 0      2537               RISE  1       
I__355/O                                 Span4Mux_v                 351    2888               RISE  1       
I__357/I                                 LocalMux                   0      2888               RISE  1       
I__357/O                                 LocalMux                   330    3217               RISE  1       
I__359/I                                 InMux                      0      3217               RISE  1       
I__359/O                                 InMux                      259    3477               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/in0     LogicCell40_SEQ_MODE_0000  0      3477               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/lcout   LogicCell40_SEQ_MODE_0000  449    3926               RISE  2       
I__455/I                                 LocalMux                   0      3926               RISE  1       
I__455/O                                 LocalMux                   330    4255               RISE  1       
I__457/I                                 InMux                      0      4255               RISE  1       
I__457/O                                 InMux                      259    4515               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/in3    LogicCell40_SEQ_MODE_0000  0      4515               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/lcout  LogicCell40_SEQ_MODE_0000  288    4802               FALL  1       
I__448/I                                 Odrv12                     0      4802               FALL  1       
I__448/O                                 Odrv12                     540    5342               FALL  1       
I__449/I                                 Span12Mux_s9_h             0      5342               FALL  1       
I__449/O                                 Span12Mux_s9_h             435    5777               FALL  1       
I__450/I                                 Sp12to4                    0      5777               FALL  1       
I__450/O                                 Sp12to4                    449    6226               FALL  1       
I__451/I                                 IoSpan4Mux                 0      6226               FALL  1       
I__451/O                                 IoSpan4Mux                 323    6549               FALL  1       
I__452/I                                 LocalMux                   0      6549               FALL  1       
I__452/O                                 LocalMux                   309    6857               FALL  1       
I__453/I                                 IoInMux                    0      6857               FALL  1       
I__453/O                                 IoInMux                    217    7075               FALL  1       
DIOW_SECn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      7075               FALL  1       
DIOW_SECn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   9312               FALL  1       
DIOW_SECn_obuf_iopad/DIN                 IO_PAD                     0      9312               FALL  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2353   11665              FALL  1       
DIOW_SECn                                U110_TOP                   0      11665              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : SCS0
Pad to Pad Delay : 11244

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS0                                     U110_TOP                   0      0                  RISE  1       
SCS0_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
SCS0_ibuf_iopad/DOUT                     IO_PAD                     510    510                RISE  1       
SCS0_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SCS0_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__375/I                                 Odrv12                     0      1127               RISE  1       
I__375/O                                 Odrv12                     491    1618               RISE  1       
I__376/I                                 Span12Mux_h                0      1618               RISE  1       
I__376/O                                 Span12Mux_h                491    2109               RISE  1       
I__377/I                                 Span12Mux_v                0      2109               RISE  1       
I__377/O                                 Span12Mux_v                491    2600               RISE  1       
I__378/I                                 LocalMux                   0      2600               RISE  1       
I__378/O                                 LocalMux                   330    2930               RISE  1       
I__380/I                                 InMux                      0      2930               RISE  1       
I__380/O                                 InMux                      259    3189               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/in3     LogicCell40_SEQ_MODE_0000  0      3189               RISE  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/lcout   LogicCell40_SEQ_MODE_0000  316    3505               RISE  2       
I__455/I                                 LocalMux                   0      3505               RISE  1       
I__455/O                                 LocalMux                   330    3834               RISE  1       
I__457/I                                 InMux                      0      3834               RISE  1       
I__457/O                                 InMux                      259    4094               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/in3    LogicCell40_SEQ_MODE_0000  0      4094               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/lcout  LogicCell40_SEQ_MODE_0000  288    4381               FALL  1       
I__448/I                                 Odrv12                     0      4381               FALL  1       
I__448/O                                 Odrv12                     540    4921               FALL  1       
I__449/I                                 Span12Mux_s9_h             0      4921               FALL  1       
I__449/O                                 Span12Mux_s9_h             435    5356               FALL  1       
I__450/I                                 Sp12to4                    0      5356               FALL  1       
I__450/O                                 Sp12to4                    449    5805               FALL  1       
I__451/I                                 IoSpan4Mux                 0      5805               FALL  1       
I__451/O                                 IoSpan4Mux                 323    6128               FALL  1       
I__452/I                                 LocalMux                   0      6128               FALL  1       
I__452/O                                 LocalMux                   309    6436               FALL  1       
I__453/I                                 IoInMux                    0      6436               FALL  1       
I__453/O                                 IoInMux                    217    6654               FALL  1       
DIOW_SECn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6654               FALL  1       
DIOW_SECn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   8891               FALL  1       
DIOW_SECn_obuf_iopad/DIN                 IO_PAD                     0      8891               FALL  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2353   11244              FALL  1       
DIOW_SECn                                U110_TOP                   0      11244              FALL  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : RnW
Pad to Pad Delay : 11100

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                      U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                      IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__420/I                                 Odrv12                     0      1207               RISE  1       
I__420/O                                 Odrv12                     491    1698               RISE  1       
I__421/I                                 Span12Mux_v                0      1698               RISE  1       
I__421/O                                 Span12Mux_v                491    2189               RISE  1       
I__423/I                                 Sp12to4                    0      2189               RISE  1       
I__423/O                                 Sp12to4                    428    2617               RISE  1       
I__428/I                                 Span4Mux_h                 0      2617               RISE  1       
I__428/O                                 Span4Mux_h                 302    2918               RISE  1       
I__432/I                                 Span4Mux_v                 0      2918               RISE  1       
I__432/O                                 Span4Mux_v                 351    3269               RISE  1       
I__436/I                                 LocalMux                   0      3269               RISE  1       
I__436/O                                 LocalMux                   330    3599               RISE  1       
I__441/I                                 InMux                      0      3599               RISE  1       
I__441/O                                 InMux                      259    3858               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/in1    LogicCell40_SEQ_MODE_0000  0      3858               RISE  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/lcout  LogicCell40_SEQ_MODE_0000  379    4237               FALL  1       
I__448/I                                 Odrv12                     0      4237               FALL  1       
I__448/O                                 Odrv12                     540    4777               FALL  1       
I__449/I                                 Span12Mux_s9_h             0      4777               FALL  1       
I__449/O                                 Span12Mux_s9_h             435    5212               FALL  1       
I__450/I                                 Sp12to4                    0      5212               FALL  1       
I__450/O                                 Sp12to4                    449    5661               FALL  1       
I__451/I                                 IoSpan4Mux                 0      5661               FALL  1       
I__451/O                                 IoSpan4Mux                 323    5983               FALL  1       
I__452/I                                 LocalMux                   0      5983               FALL  1       
I__452/O                                 LocalMux                   309    6292               FALL  1       
I__453/I                                 IoInMux                    0      6292               FALL  1       
I__453/O                                 IoInMux                    217    6509               FALL  1       
DIOW_SECn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6509               FALL  1       
DIOW_SECn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   8747               FALL  1       
DIOW_SECn_obuf_iopad/DIN                 IO_PAD                     0      8747               FALL  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2353   11100              FALL  1       
DIOW_SECn                                U110_TOP                   0      11100              FALL  1       

6.3.9::Path details for port: IDEDIR    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEDIR
Input Port       : RnW
Pad to Pad Delay : 9375

Pad to Pad Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                               U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT               IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__420/I                          Odrv12                     0      1207               RISE  1       
I__420/O                          Odrv12                     491    1698               RISE  1       
I__421/I                          Span12Mux_v                0      1698               RISE  1       
I__421/O                          Span12Mux_v                491    2189               RISE  1       
I__422/I                          LocalMux                   0      2189               RISE  1       
I__422/O                          LocalMux                   330    2519               RISE  1       
I__427/I                          InMux                      0      2519               RISE  1       
I__427/O                          InMux                      259    2778               RISE  1       
IDEDIR_obuf_RNO_LC_24_6_2/in3     LogicCell40_SEQ_MODE_0000  0      2778               RISE  1       
IDEDIR_obuf_RNO_LC_24_6_2/lcout   LogicCell40_SEQ_MODE_0000  316    3094               RISE  1       
I__414/I                          Odrv4                      0      3094               RISE  1       
I__414/O                          Odrv4                      351    3444               RISE  1       
I__415/I                          Span4Mux_s1_h              0      3444               RISE  1       
I__415/O                          Span4Mux_s1_h              175    3620               RISE  1       
I__416/I                          IoSpan4Mux                 0      3620               RISE  1       
I__416/O                          IoSpan4Mux                 288    3907               RISE  1       
I__417/I                          IoSpan4Mux                 0      3907               RISE  1       
I__417/O                          IoSpan4Mux                 288    4195               RISE  1       
I__418/I                          LocalMux                   0      4195               RISE  1       
I__418/O                          LocalMux                   330    4525               RISE  1       
I__419/I                          IoInMux                    0      4525               RISE  1       
I__419/O                          IoInMux                    259    4784               RISE  1       
IDEDIR_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4784               RISE  1       
IDEDIR_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7021               FALL  1       
IDEDIR_obuf_iopad/DIN             IO_PAD                     0      7021               FALL  1       
IDEDIR_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   9375               FALL  1       
IDEDIR                            U110_TOP                   0      9375               FALL  1       

6.3.10::Path details for port: IDEHRENn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : ATA_ENn
Pad to Pad Delay : 11626

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                      U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                      IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__529/I                                     Odrv12                     0      1207               RISE  1       
I__529/O                                     Odrv12                     491    1698               RISE  1       
I__530/I                                     Span12Mux_h                0      1698               RISE  1       
I__530/O                                     Span12Mux_h                491    2189               RISE  1       
I__532/I                                     Sp12to4                    0      2189               RISE  1       
I__532/O                                     Sp12to4                    428    2617               RISE  1       
I__536/I                                     Span4Mux_h                 0      2617               RISE  1       
I__536/O                                     Span4Mux_h                 302    2918               RISE  1       
I__540/I                                     Span4Mux_v                 0      2918               RISE  1       
I__540/O                                     Span4Mux_v                 351    3269               RISE  1       
I__542/I                                     Span4Mux_v                 0      3269               RISE  1       
I__542/O                                     Span4Mux_v                 351    3620               RISE  1       
I__546/I                                     Span4Mux_v                 0      3620               RISE  1       
I__546/O                                     Span4Mux_v                 351    3970               RISE  1       
I__550/I                                     LocalMux                   0      3970               RISE  1       
I__550/O                                     LocalMux                   330    4300               RISE  1       
I__555/I                                     InMux                      0      4300               RISE  1       
I__555/O                                     InMux                      259    4560               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_18_7_5/in0    LogicCell40_SEQ_MODE_0000  0      4560               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_18_7_5/lcout  LogicCell40_SEQ_MODE_0000  449    5008               RISE  1       
I__388/I                                     Odrv12                     0      5008               RISE  1       
I__388/O                                     Odrv12                     491    5499               RISE  1       
I__389/I                                     Sp12to4                    0      5499               RISE  1       
I__389/O                                     Sp12to4                    428    5927               RISE  1       
I__390/I                                     Span4Mux_s3_h              0      5927               RISE  1       
I__390/O                                     Span4Mux_s3_h              231    6159               RISE  1       
I__391/I                                     IoSpan4Mux                 0      6159               RISE  1       
I__391/O                                     IoSpan4Mux                 288    6446               RISE  1       
I__392/I                                     LocalMux                   0      6446               RISE  1       
I__392/O                                     LocalMux                   330    6776               RISE  1       
I__393/I                                     IoInMux                    0      6776               RISE  1       
I__393/O                                     IoInMux                    259    7035               RISE  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      7035               RISE  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   9273               FALL  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      9273               FALL  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2353   11626              FALL  1       
IDEHRENn                                     U110_TOP                   0      11626              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : RnW
Pad to Pad Delay : 11093

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                          U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                          IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__420/I                                     Odrv12                     0      1207               RISE  1       
I__420/O                                     Odrv12                     491    1698               RISE  1       
I__421/I                                     Span12Mux_v                0      1698               RISE  1       
I__421/O                                     Span12Mux_v                491    2189               RISE  1       
I__425/I                                     Span12Mux_s4_h             0      2189               RISE  1       
I__425/O                                     Span12Mux_s4_h             196    2385               RISE  1       
I__430/I                                     Sp12to4                    0      2385               RISE  1       
I__430/O                                     Sp12to4                    428    2813               RISE  1       
I__434/I                                     Span4Mux_h                 0      2813               RISE  1       
I__434/O                                     Span4Mux_h                 302    3115               RISE  1       
I__438/I                                     Span4Mux_v                 0      3115               RISE  1       
I__438/O                                     Span4Mux_v                 351    3466               RISE  1       
I__444/I                                     LocalMux                   0      3466               RISE  1       
I__444/O                                     LocalMux                   330    3795               RISE  1       
I__447/I                                     InMux                      0      3795               RISE  1       
I__447/O                                     InMux                      259    4055               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_18_7_5/in1    LogicCell40_SEQ_MODE_0000  0      4055               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_18_7_5/lcout  LogicCell40_SEQ_MODE_0000  379    4433               FALL  1       
I__388/I                                     Odrv12                     0      4433               FALL  1       
I__388/O                                     Odrv12                     540    4973               FALL  1       
I__389/I                                     Sp12to4                    0      4973               FALL  1       
I__389/O                                     Sp12to4                    449    5422               FALL  1       
I__390/I                                     Span4Mux_s3_h              0      5422               FALL  1       
I__390/O                                     Span4Mux_s3_h              231    5654               FALL  1       
I__391/I                                     IoSpan4Mux                 0      5654               FALL  1       
I__391/O                                     IoSpan4Mux                 323    5976               FALL  1       
I__392/I                                     LocalMux                   0      5976               FALL  1       
I__392/O                                     LocalMux                   309    6285               FALL  1       
I__393/I                                     IoInMux                    0      6285               FALL  1       
I__393/O                                     IoInMux                    217    6502               FALL  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      6502               FALL  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   8740               FALL  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      8740               FALL  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2353   11093              FALL  1       
IDEHRENn                                     U110_TOP                   0      11093              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : RESETn
Pad to Pad Delay : 10725

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                       U110_TOP                   0      0                  RISE  1       
RESETn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
RESETn_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
RESETn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
RESETn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__485/I                                     Odrv12                     0      1127               RISE  1       
I__485/O                                     Odrv12                     491    1618               RISE  1       
I__486/I                                     Span12Mux_h                0      1618               RISE  1       
I__486/O                                     Span12Mux_h                491    2109               RISE  1       
I__489/I                                     Sp12to4                    0      2109               RISE  1       
I__489/O                                     Sp12to4                    428    2537               RISE  1       
I__492/I                                     Span4Mux_h                 0      2537               RISE  1       
I__492/O                                     Span4Mux_h                 302    2838               RISE  1       
I__495/I                                     Span4Mux_v                 0      2838               RISE  1       
I__495/O                                     Span4Mux_v                 351    3189               RISE  1       
I__500/I                                     LocalMux                   0      3189               RISE  1       
I__500/O                                     LocalMux                   330    3519               RISE  1       
I__505/I                                     InMux                      0      3519               RISE  1       
I__505/O                                     InMux                      259    3778               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_18_7_5/in3    LogicCell40_SEQ_MODE_0000  0      3778               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_18_7_5/lcout  LogicCell40_SEQ_MODE_0000  288    4066               FALL  1       
I__388/I                                     Odrv12                     0      4066               FALL  1       
I__388/O                                     Odrv12                     540    4606               FALL  1       
I__389/I                                     Sp12to4                    0      4606               FALL  1       
I__389/O                                     Sp12to4                    449    5055               FALL  1       
I__390/I                                     Span4Mux_s3_h              0      5055               FALL  1       
I__390/O                                     Span4Mux_s3_h              231    5286               FALL  1       
I__391/I                                     IoSpan4Mux                 0      5286               FALL  1       
I__391/O                                     IoSpan4Mux                 323    5609               FALL  1       
I__392/I                                     LocalMux                   0      5609               FALL  1       
I__392/O                                     LocalMux                   309    5917               FALL  1       
I__393/I                                     IoInMux                    0      5917               FALL  1       
I__393/O                                     IoInMux                    217    6135               FALL  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      6135               FALL  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   8372               FALL  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      8372               FALL  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2353   10725              FALL  1       
IDEHRENn                                     U110_TOP                   0      10725              FALL  1       

6.3.11::Path details for port: IDEHWENn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : ATA_ENn
Pad to Pad Delay : 11724

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                      U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                      IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__529/I                                     Odrv12                     0      1207               RISE  1       
I__529/O                                     Odrv12                     491    1698               RISE  1       
I__530/I                                     Span12Mux_h                0      1698               RISE  1       
I__530/O                                     Span12Mux_h                491    2189               RISE  1       
I__532/I                                     Sp12to4                    0      2189               RISE  1       
I__532/O                                     Sp12to4                    428    2617               RISE  1       
I__536/I                                     Span4Mux_h                 0      2617               RISE  1       
I__536/O                                     Span4Mux_h                 302    2918               RISE  1       
I__540/I                                     Span4Mux_v                 0      2918               RISE  1       
I__540/O                                     Span4Mux_v                 351    3269               RISE  1       
I__542/I                                     Span4Mux_v                 0      3269               RISE  1       
I__542/O                                     Span4Mux_v                 351    3620               RISE  1       
I__546/I                                     Span4Mux_v                 0      3620               RISE  1       
I__546/O                                     Span4Mux_v                 351    3970               RISE  1       
I__551/I                                     LocalMux                   0      3970               RISE  1       
I__551/O                                     LocalMux                   330    4300               RISE  1       
I__556/I                                     InMux                      0      4300               RISE  1       
I__556/O                                     InMux                      259    4560               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_19_7_4/in1    LogicCell40_SEQ_MODE_0000  0      4560               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_19_7_4/lcout  LogicCell40_SEQ_MODE_0000  400    4959               RISE  1       
I__522/I                                     Odrv4                      0      4959               RISE  1       
I__522/O                                     Odrv4                      351    5310               RISE  1       
I__523/I                                     Span4Mux_v                 0      5310               RISE  1       
I__523/O                                     Span4Mux_v                 351    5661               RISE  1       
I__524/I                                     Span4Mux_v                 0      5661               RISE  1       
I__524/O                                     Span4Mux_v                 351    6011               RISE  1       
I__525/I                                     Span4Mux_h                 0      6011               RISE  1       
I__525/O                                     Span4Mux_h                 302    6313               RISE  1       
I__526/I                                     Span4Mux_s3_h              0      6313               RISE  1       
I__526/O                                     Span4Mux_s3_h              231    6544               RISE  1       
I__527/I                                     LocalMux                   0      6544               RISE  1       
I__527/O                                     LocalMux                   330    6874               RISE  1       
I__528/I                                     IoInMux                    0      6874               RISE  1       
I__528/O                                     IoInMux                    259    7134               RISE  1       
IDEHWENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      7134               RISE  1       
IDEHWENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   9371               FALL  1       
IDEHWENn_obuf_iopad/DIN                      IO_PAD                     0      9371               FALL  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2353   11724              FALL  1       
IDEHWENn                                     U110_TOP                   0      11724              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : RnW
Pad to Pad Delay : 11072

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                          U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                          IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__420/I                                     Odrv12                     0      1207               RISE  1       
I__420/O                                     Odrv12                     491    1698               RISE  1       
I__421/I                                     Span12Mux_v                0      1698               RISE  1       
I__421/O                                     Span12Mux_v                491    2189               RISE  1       
I__423/I                                     Sp12to4                    0      2189               RISE  1       
I__423/O                                     Sp12to4                    428    2617               RISE  1       
I__428/I                                     Span4Mux_h                 0      2617               RISE  1       
I__428/O                                     Span4Mux_h                 302    2918               RISE  1       
I__432/I                                     Span4Mux_v                 0      2918               RISE  1       
I__432/O                                     Span4Mux_v                 351    3269               RISE  1       
I__436/I                                     LocalMux                   0      3269               RISE  1       
I__436/O                                     LocalMux                   330    3599               RISE  1       
I__442/I                                     InMux                      0      3599               RISE  1       
I__442/O                                     InMux                      259    3858               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_19_7_4/in0    LogicCell40_SEQ_MODE_0000  0      3858               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_19_7_4/lcout  LogicCell40_SEQ_MODE_0000  449    4307               RISE  1       
I__522/I                                     Odrv4                      0      4307               RISE  1       
I__522/O                                     Odrv4                      351    4658               RISE  1       
I__523/I                                     Span4Mux_v                 0      4658               RISE  1       
I__523/O                                     Span4Mux_v                 351    5008               RISE  1       
I__524/I                                     Span4Mux_v                 0      5008               RISE  1       
I__524/O                                     Span4Mux_v                 351    5359               RISE  1       
I__525/I                                     Span4Mux_h                 0      5359               RISE  1       
I__525/O                                     Span4Mux_h                 302    5661               RISE  1       
I__526/I                                     Span4Mux_s3_h              0      5661               RISE  1       
I__526/O                                     Span4Mux_s3_h              231    5892               RISE  1       
I__527/I                                     LocalMux                   0      5892               RISE  1       
I__527/O                                     LocalMux                   330    6222               RISE  1       
I__528/I                                     IoInMux                    0      6222               RISE  1       
I__528/O                                     IoInMux                    259    6481               RISE  1       
IDEHWENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      6481               RISE  1       
IDEHWENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   8719               FALL  1       
IDEHWENn_obuf_iopad/DIN                      IO_PAD                     0      8719               FALL  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2353   11072              FALL  1       
IDEHWENn                                     U110_TOP                   0      11072              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : RESETn
Pad to Pad Delay : 10859

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                       U110_TOP                   0      0                  RISE  1       
RESETn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
RESETn_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
RESETn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
RESETn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__485/I                                     Odrv12                     0      1127               RISE  1       
I__485/O                                     Odrv12                     491    1618               RISE  1       
I__486/I                                     Span12Mux_h                0      1618               RISE  1       
I__486/O                                     Span12Mux_h                491    2109               RISE  1       
I__489/I                                     Sp12to4                    0      2109               RISE  1       
I__489/O                                     Sp12to4                    428    2537               RISE  1       
I__492/I                                     Span4Mux_h                 0      2537               RISE  1       
I__492/O                                     Span4Mux_h                 302    2838               RISE  1       
I__495/I                                     Span4Mux_v                 0      2838               RISE  1       
I__495/O                                     Span4Mux_v                 351    3189               RISE  1       
I__502/I                                     LocalMux                   0      3189               RISE  1       
I__502/O                                     LocalMux                   330    3519               RISE  1       
I__510/I                                     InMux                      0      3519               RISE  1       
I__510/O                                     InMux                      259    3778               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_19_7_4/in3    LogicCell40_SEQ_MODE_0000  0      3778               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_19_7_4/lcout  LogicCell40_SEQ_MODE_0000  316    4094               RISE  1       
I__522/I                                     Odrv4                      0      4094               RISE  1       
I__522/O                                     Odrv4                      351    4445               RISE  1       
I__523/I                                     Span4Mux_v                 0      4445               RISE  1       
I__523/O                                     Span4Mux_v                 351    4795               RISE  1       
I__524/I                                     Span4Mux_v                 0      4795               RISE  1       
I__524/O                                     Span4Mux_v                 351    5146               RISE  1       
I__525/I                                     Span4Mux_h                 0      5146               RISE  1       
I__525/O                                     Span4Mux_h                 302    5447               RISE  1       
I__526/I                                     Span4Mux_s3_h              0      5447               RISE  1       
I__526/O                                     Span4Mux_s3_h              231    5679               RISE  1       
I__527/I                                     LocalMux                   0      5679               RISE  1       
I__527/O                                     LocalMux                   330    6009               RISE  1       
I__528/I                                     IoInMux                    0      6009               RISE  1       
I__528/O                                     IoInMux                    259    6268               RISE  1       
IDEHWENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      6268               RISE  1       
IDEHWENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   8505               FALL  1       
IDEHWENn_obuf_iopad/DIN                      IO_PAD                     0      8505               FALL  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2353   10859              FALL  1       
IDEHWENn                                     U110_TOP                   0      10859              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: ATA_ENn   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : ATA_ENn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Hold Time         : -2250


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -5085
---------------------------- ------
Hold Time                     -2250

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                     U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__529/I                                    Odrv12                     0      1003               FALL  1       
I__529/O                                    Odrv12                     540    1543               FALL  1       
I__530/I                                    Span12Mux_h                0      1543               FALL  1       
I__530/O                                    Span12Mux_h                540    2083               FALL  1       
I__533/I                                    Sp12to4                    0      2083               FALL  1       
I__533/O                                    Sp12to4                    449    2532               FALL  1       
I__537/I                                    Span4Mux_v                 0      2532               FALL  1       
I__537/O                                    Span4Mux_v                 372    2904               FALL  1       
I__541/I                                    Span4Mux_v                 0      2904               FALL  1       
I__541/O                                    Span4Mux_v                 372    3275               FALL  1       
I__543/I                                    Span4Mux_v                 0      3275               FALL  1       
I__543/O                                    Span4Mux_v                 372    3647               FALL  1       
I__547/I                                    LocalMux                   0      3647               FALL  1       
I__547/O                                    LocalMux                   309    3956               FALL  1       
I__552/I                                    InMux                      0      3956               FALL  1       
I__552/O                                    InMux                      217    4173               FALL  1       
U110_ATA.ATA_START_RNI20BK_LC_17_6_0/in0    LogicCell40_SEQ_MODE_0000  0      4173               FALL  1       
U110_ATA.ATA_START_RNI20BK_LC_17_6_0/lcout  LogicCell40_SEQ_MODE_0000  386    4559               FALL  3       
I__185/I                                    LocalMux                   0      4559               FALL  1       
I__185/O                                    LocalMux                   309    4867               FALL  1       
I__188/I                                    InMux                      0      4867               FALL  1       
I__188/O                                    InMux                      217    5085               FALL  1       
U110_ATA.ATA_START_LC_17_6_2/in3            LogicCell40_SEQ_MODE_1000  0      5085               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__189/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__189/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__190/I                                            GlobalMux                  0      2372               RISE  1       
I__190/O                                            GlobalMux                  154    2527               RISE  1       
I__192/I                                            ClkMux                     0      2527               RISE  1       
I__192/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.ATA_START_LC_17_6_2/clk                    LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.4.2::Path details for port: RESETn    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESETn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Hold Time         : -515


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -3350
---------------------------- ------
Hold Time                      -515

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                            U110_TOP                   0      0                  FALL  1       
RESETn_ibuf_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
RESETn_ibuf_iopad/DOUT            IO_PAD                     460    460                FALL  1       
RESETn_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RESETn_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__485/I                          Odrv12                     0      923                FALL  1       
I__485/O                          Odrv12                     540    1463               FALL  1       
I__486/I                          Span12Mux_h                0      1463               FALL  1       
I__486/O                          Span12Mux_h                540    2003               FALL  1       
I__487/I                          Sp12to4                    0      2003               FALL  1       
I__487/O                          Sp12to4                    449    2452               FALL  1       
I__490/I                          Span4Mux_v                 0      2452               FALL  1       
I__490/O                          Span4Mux_v                 372    2824               FALL  1       
I__493/I                          LocalMux                   0      2824               FALL  1       
I__493/O                          LocalMux                   309    3132               FALL  1       
I__496/I                          InMux                      0      3132               FALL  1       
I__496/O                          InMux                      217    3350               FALL  1       
U110_ATA.ATA_CYCLE_LC_17_6_7/in0  LogicCell40_SEQ_MODE_1000  0      3350               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__189/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__189/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__190/I                                            GlobalMux                  0      2372               RISE  1       
I__190/O                                            GlobalMux                  154    2527               RISE  1       
I__192/I                                            ClkMux                     0      2527               RISE  1       
I__192/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.ATA_CYCLE_LC_17_6_7/clk                    LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESETn
Clock Port        : CLK40
Clock Reference   : CLK40:F
Hold Time         : -1188


Capture Clock Path Delay       2477
+ Hold  Time                      0
- Data Path Delay             -3665
---------------------------- ------
Hold Time                     -1188

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                             U110_TOP                   0      0                  FALL  1       
RESETn_ibuf_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
RESETn_ibuf_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
RESETn_ibuf_preio/PADIN                            PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RESETn_ibuf_preio/DIN0                             PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__485/I                                           Odrv12                     0      923                FALL  1       
I__485/O                                           Odrv12                     540    1463               FALL  1       
I__486/I                                           Span12Mux_h                0      1463               FALL  1       
I__486/O                                           Span12Mux_h                540    2003               FALL  1       
I__489/I                                           Sp12to4                    0      2003               FALL  1       
I__489/O                                           Sp12to4                    449    2452               FALL  1       
I__492/I                                           Span4Mux_h                 0      2452               FALL  1       
I__492/O                                           Span4Mux_h                 316    2767               FALL  1       
I__495/I                                           Span4Mux_v                 0      2767               FALL  1       
I__495/O                                           Span4Mux_v                 372    3139               FALL  1       
I__500/I                                           LocalMux                   0      3139               FALL  1       
I__500/O                                           LocalMux                   309    3448               FALL  1       
I__506/I                                           InMux                      0      3448               FALL  1       
I__506/O                                           InMux                      217    3665               FALL  1       
I__512/I                                           CascadeMux                 0      3665               FALL  1       
I__512/O                                           CascadeMux                 0      3665               FALL  1       
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/in2  LogicCell40_SEQ_MODE_1000  0      3665               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1708   2168               FALL  1       
I__189/I                                            gio2CtrlBuf                0      2168               FALL  1       
I__189/O                                            gio2CtrlBuf                0      2168               FALL  1       
I__190/I                                            GlobalMux                  0      2168               FALL  1       
I__190/O                                            GlobalMux                  77     2245               FALL  1       
I__196/I                                            ClkMux                     0      2245               FALL  1       
I__196/O                                            ClkMux                     231    2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                        0      2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                        0      2477               RISE  3       
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk   LogicCell40_SEQ_MODE_1000  0      2477               RISE  1       

6.4.3::Path details for port: RnW       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RnW
Clock Port        : CLK40
Clock Reference   : CLK40:R
Hold Time         : -2208


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -5043
---------------------------- ------
Hold Time                     -2208

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                      U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                      IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__420/I                                 Odrv12                     0      1003               FALL  1       
I__420/O                                 Odrv12                     540    1543               FALL  1       
I__421/I                                 Span12Mux_v                0      1543               FALL  1       
I__421/O                                 Span12Mux_v                540    2083               FALL  1       
I__424/I                                 Sp12to4                    0      2083               FALL  1       
I__424/O                                 Sp12to4                    449    2532               FALL  1       
I__429/I                                 Span4Mux_h                 0      2532               FALL  1       
I__429/O                                 Span4Mux_h                 316    2847               FALL  1       
I__433/I                                 Span4Mux_h                 0      2847               FALL  1       
I__433/O                                 Span4Mux_h                 316    3163               FALL  1       
I__437/I                                 LocalMux                   0      3163               FALL  1       
I__437/O                                 LocalMux                   309    3472               FALL  1       
I__443/I                                 InMux                      0      3472               FALL  1       
I__443/O                                 InMux                      217    3689               FALL  1       
U110_ATA.ATA_TACK_RNO_0_LC_17_6_3/in3    LogicCell40_SEQ_MODE_0000  0      3689               FALL  1       
U110_ATA.ATA_TACK_RNO_0_LC_17_6_3/lcout  LogicCell40_SEQ_MODE_0000  288    3977               FALL  1       
I__199/I                                 Odrv12                     0      3977               FALL  1       
I__199/O                                 Odrv12                     540    4517               FALL  1       
I__200/I                                 LocalMux                   0      4517               FALL  1       
I__200/O                                 LocalMux                   309    4825               FALL  1       
I__201/I                                 InMux                      0      4825               FALL  1       
I__201/O                                 InMux                      217    5043               FALL  1       
U110_ATA.ATA_TACK_LC_18_6_1/in3          LogicCell40_SEQ_MODE_1000  0      5043               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__189/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__189/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__190/I                                            GlobalMux                  0      2372               RISE  1       
I__190/O                                            GlobalMux                  154    2527               RISE  1       
I__195/I                                            ClkMux                     0      2527               RISE  1       
I__195/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.4.4::Path details for port: TSn       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : TSn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Hold Time         : -1419


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -4254
---------------------------- ------
Hold Time                     -1419

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
TSn                                         U110_TOP                   0      0                  FALL  1       
TSn_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
TSn_ibuf_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
TSn_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
TSn_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__107/I                                    Odrv12                     0      923                FALL  1       
I__107/O                                    Odrv12                     540    1463               FALL  1       
I__108/I                                    Span12Mux_h                0      1463               FALL  1       
I__108/O                                    Span12Mux_h                540    2003               FALL  1       
I__109/I                                    Sp12to4                    0      2003               FALL  1       
I__109/O                                    Sp12to4                    449    2452               FALL  1       
I__110/I                                    Span4Mux_v                 0      2452               FALL  1       
I__110/O                                    Span4Mux_v                 372    2824               FALL  1       
I__111/I                                    LocalMux                   0      2824               FALL  1       
I__111/O                                    LocalMux                   309    3132               FALL  1       
I__112/I                                    InMux                      0      3132               FALL  1       
I__112/O                                    InMux                      217    3350               FALL  1       
U110_ATA.ATA_START_RNI20BK_LC_17_6_0/in1    LogicCell40_SEQ_MODE_0000  0      3350               FALL  1       
U110_ATA.ATA_START_RNI20BK_LC_17_6_0/lcout  LogicCell40_SEQ_MODE_0000  379    3728               FALL  3       
I__185/I                                    LocalMux                   0      3728               FALL  1       
I__185/O                                    LocalMux                   309    4037               FALL  1       
I__188/I                                    InMux                      0      4037               FALL  1       
I__188/O                                    InMux                      217    4254               FALL  1       
U110_ATA.ATA_START_LC_17_6_2/in3            LogicCell40_SEQ_MODE_1000  0      4254               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__189/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__189/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__190/I                                            GlobalMux                  0      2372               RISE  1       
I__190/O                                            GlobalMux                  154    2527               RISE  1       
I__192/I                                            ClkMux                     0      2527               RISE  1       
I__192/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.ATA_START_LC_17_6_2/clk                    LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: DIOR_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOR_PRIn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 10674


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7299
---------------------------- ------
Clock To Out Delay            10674

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__189/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__189/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__190/I                                            GlobalMux                  0      2372               RISE  1       
I__190/O                                            GlobalMux                  154    2527               RISE  1       
I__194/I                                            ClkMux                     0      2527               RISE  1       
I__194/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_17_7_3/lcout             LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__458/I                                   LocalMux                   0      3375               FALL  1       
I__458/O                                   LocalMux                   309    3684               FALL  1       
I__461/I                                   InMux                      0      3684               FALL  1       
I__461/O                                   InMux                      217    3901               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/in0    LogicCell40_SEQ_MODE_0000  0      3901               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000  386    4287               FALL  1       
I__161/I                                   Odrv4                      0      4287               FALL  1       
I__161/O                                   Odrv4                      372    4659               FALL  1       
I__162/I                                   Span4Mux_h                 0      4659               FALL  1       
I__162/O                                   Span4Mux_h                 316    4974               FALL  1       
I__163/I                                   Span4Mux_s3_h              0      4974               FALL  1       
I__163/O                                   Span4Mux_s3_h              231    5206               FALL  1       
I__164/I                                   IoSpan4Mux                 0      5206               FALL  1       
I__164/O                                   IoSpan4Mux                 323    5528               FALL  1       
I__165/I                                   IoSpan4Mux                 0      5528               FALL  1       
I__165/O                                   IoSpan4Mux                 323    5851               FALL  1       
I__166/I                                   LocalMux                   0      5851               FALL  1       
I__166/O                                   LocalMux                   309    6160               FALL  1       
I__167/I                                   IoInMux                    0      6160               FALL  1       
I__167/O                                   IoInMux                    217    6377               FALL  1       
DIOR_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6377               FALL  1       
DIOR_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   8383               RISE  1       
DIOR_PRIn_obuf_iopad/DIN                   IO_PAD                     0      8383               RISE  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   10674              RISE  1       
DIOR_PRIn                                  U110_TOP                   0      10674              RISE  1       

6.5.2::Path details for port: DIOR_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOR_SECn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11081


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7706
---------------------------- ------
Clock To Out Delay            11081

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__189/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__189/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__190/I                                            GlobalMux                  0      2372               RISE  1       
I__190/O                                            GlobalMux                  154    2527               RISE  1       
I__194/I                                            ClkMux                     0      2527               RISE  1       
I__194/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_17_7_3/lcout             LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__458/I                                   LocalMux                   0      3375               FALL  1       
I__458/O                                   LocalMux                   309    3684               FALL  1       
I__462/I                                   InMux                      0      3684               FALL  1       
I__462/O                                   InMux                      217    3901               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/in0    LogicCell40_SEQ_MODE_0000  0      3901               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_0000  449    4350               RISE  1       
I__152/I                                   Odrv12                     0      4350               RISE  1       
I__152/O                                   Odrv12                     491    4841               RISE  1       
I__153/I                                   Span12Mux_v                0      4841               RISE  1       
I__153/O                                   Span12Mux_v                491    5332               RISE  1       
I__154/I                                   Sp12to4                    0      5332               RISE  1       
I__154/O                                   Sp12to4                    428    5760               RISE  1       
I__155/I                                   Span4Mux_s0_h              0      5760               RISE  1       
I__155/O                                   Span4Mux_s0_h              147    5907               RISE  1       
I__156/I                                   IoSpan4Mux                 0      5907               RISE  1       
I__156/O                                   IoSpan4Mux                 288    6195               RISE  1       
I__157/I                                   LocalMux                   0      6195               RISE  1       
I__157/O                                   LocalMux                   330    6524               RISE  1       
I__158/I                                   IoInMux                    0      6524               RISE  1       
I__158/O                                   IoInMux                    259    6784               RISE  1       
DIOR_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6784               RISE  1       
DIOR_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   8790               RISE  1       
DIOR_SECn_obuf_iopad/DIN                   IO_PAD                     0      8790               RISE  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   11081              RISE  1       
DIOR_SECn                                  U110_TOP                   0      11081              RISE  1       

6.5.3::Path details for port: DIOW_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOW_PRIn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 10646


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7271
---------------------------- ------
Clock To Out Delay            10646

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__189/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__189/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__190/I                                            GlobalMux                  0      2372               RISE  1       
I__190/O                                            GlobalMux                  154    2527               RISE  1       
I__194/I                                            ClkMux                     0      2527               RISE  1       
I__194/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_17_7_3/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__459/I                                 Odrv4                      0      3375               FALL  1       
I__459/O                                 Odrv4                      372    3747               FALL  1       
I__463/I                                 LocalMux                   0      3747               FALL  1       
I__463/O                                 LocalMux                   309    4056               FALL  1       
I__464/I                                 InMux                      0      4056               FALL  1       
I__464/O                                 InMux                      217    4273               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/in3    LogicCell40_SEQ_MODE_0000  0      4273               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/lcout  LogicCell40_SEQ_MODE_0000  288    4560               FALL  1       
I__558/I                                 Odrv4                      0      4560               FALL  1       
I__558/O                                 Odrv4                      372    4932               FALL  1       
I__559/I                                 Span4Mux_v                 0      4932               FALL  1       
I__559/O                                 Span4Mux_v                 372    5304               FALL  1       
I__560/I                                 Span4Mux_h                 0      5304               FALL  1       
I__560/O                                 Span4Mux_h                 316    5620               FALL  1       
I__561/I                                 Span4Mux_s2_h              0      5620               FALL  1       
I__561/O                                 Span4Mux_s2_h              203    5823               FALL  1       
I__562/I                                 LocalMux                   0      5823               FALL  1       
I__562/O                                 LocalMux                   309    6131               FALL  1       
I__563/I                                 IoInMux                    0      6131               FALL  1       
I__563/O                                 IoInMux                    217    6349               FALL  1       
DIOW_PRIn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6349               FALL  1       
DIOW_PRIn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   8355               RISE  1       
DIOW_PRIn_obuf_iopad/DIN                 IO_PAD                     0      8355               RISE  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2292   10646              RISE  1       
DIOW_PRIn                                U110_TOP                   0      10646              RISE  1       

6.5.4::Path details for port: DIOW_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOW_SECn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11207


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7832
---------------------------- ------
Clock To Out Delay            11207

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__189/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__189/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__190/I                                            GlobalMux                  0      2372               RISE  1       
I__190/O                                            GlobalMux                  154    2527               RISE  1       
I__194/I                                            ClkMux                     0      2527               RISE  1       
I__194/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_17_7_3/lcout           LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__459/I                                 Odrv4                      0      3375               FALL  1       
I__459/O                                 Odrv4                      372    3747               FALL  1       
I__463/I                                 LocalMux                   0      3747               FALL  1       
I__463/O                                 LocalMux                   309    4056               FALL  1       
I__465/I                                 InMux                      0      4056               FALL  1       
I__465/O                                 InMux                      217    4273               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/in0    LogicCell40_SEQ_MODE_0000  0      4273               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/lcout  LogicCell40_SEQ_MODE_0000  449    4722               RISE  1       
I__448/I                                 Odrv12                     0      4722               RISE  1       
I__448/O                                 Odrv12                     491    5213               RISE  1       
I__449/I                                 Span12Mux_s9_h             0      5213               RISE  1       
I__449/O                                 Span12Mux_s9_h             393    5605               RISE  1       
I__450/I                                 Sp12to4                    0      5605               RISE  1       
I__450/O                                 Sp12to4                    428    6033               RISE  1       
I__451/I                                 IoSpan4Mux                 0      6033               RISE  1       
I__451/O                                 IoSpan4Mux                 288    6321               RISE  1       
I__452/I                                 LocalMux                   0      6321               RISE  1       
I__452/O                                 LocalMux                   330    6650               RISE  1       
I__453/I                                 IoInMux                    0      6650               RISE  1       
I__453/O                                 IoInMux                    259    6910               RISE  1       
DIOW_SECn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6910               RISE  1       
DIOW_SECn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   8916               RISE  1       
DIOW_SECn_obuf_iopad/DIN                 IO_PAD                     0      8916               RISE  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2292   11207              RISE  1       
DIOW_SECn                                U110_TOP                   0      11207              RISE  1       

6.5.5::Path details for port: TACKn     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : TACKn
Clock Port         : CLK40
Clock Reference    : CLK40:F
Clock to Out Delay : 8808


Launch Clock Path Delay        2477
+ Clock To Q Delay              540
+ Data Path Delay              5791
---------------------------- ------
Clock To Out Delay             8808

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                                    U110_TOP                   0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                0      460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                1708   2168               FALL  1       
I__189/I                                                 gio2CtrlBuf                0      2168               FALL  1       
I__189/O                                                 gio2CtrlBuf                0      2168               FALL  1       
I__190/I                                                 GlobalMux                  0      2168               FALL  1       
I__190/O                                                 GlobalMux                  77     2245               FALL  1       
I__197/I                                                 ClkMux                     0      2245               FALL  1       
I__197/O                                                 ClkMux                     231    2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                        0      2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                        0      2477               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001  0      2477               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/lcout  LogicCell40_SEQ_MODE_1001  540    3017               FALL  1       
I__411/I                                                   Odrv12                     0      3017               FALL  1       
I__411/O                                                   Odrv12                     540    3557               FALL  1       
I__412/I                                                   LocalMux                   0      3557               FALL  1       
I__412/O                                                   LocalMux                   309    3865               FALL  1       
I__413/I                                                   InMux                      0      3865               FALL  1       
I__413/O                                                   InMux                      217    4083               FALL  1       
TACKn_obuft_RNO_LC_24_6_6/in0                              LogicCell40_SEQ_MODE_0000  0      4083               FALL  1       
TACKn_obuft_RNO_LC_24_6_6/lcout                            LogicCell40_SEQ_MODE_0000  386    4468               FALL  1       
I__405/I                                                   Odrv4                      0      4468               FALL  1       
I__405/O                                                   Odrv4                      372    4840               FALL  1       
I__406/I                                                   Span4Mux_v                 0      4840               FALL  1       
I__406/O                                                   Span4Mux_v                 372    5212               FALL  1       
I__407/I                                                   Span4Mux_v                 0      5212               FALL  1       
I__407/O                                                   Span4Mux_v                 372    5584               FALL  1       
I__408/I                                                   Span4Mux_s3_h              0      5584               FALL  1       
I__408/O                                                   Span4Mux_s3_h              231    5815               FALL  1       
I__409/I                                                   LocalMux                   0      5815               FALL  1       
I__409/O                                                   LocalMux                   309    6124               FALL  1       
I__410/I                                                   IoInMux                    0      6124               FALL  1       
I__410/O                                                   IoInMux                    217    6341               FALL  1       
TACKn_obuft_preio/OUTPUTENABLE                             PRE_IO_PIN_TYPE_101001     0      6341               FALL  1       
TACKn_obuft_preio/PADOEN                                   PRE_IO_PIN_TYPE_101001     175    6516               RISE  1       
TACKn_obuft_iopad/OE                                       IO_PAD                     0      6516               RISE  1       
TACKn_obuft_iopad/PACKAGEPIN:out                           IO_PAD                     2292   8808               RISE  1       
TACKn                                                      U110_TOP                   0      8808               RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: CS0_PRIn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : PCS0
Pad to Pad Delay : 9421

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS0                                     U110_TOP                   0      0                  FALL  1       
PCS0_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
PCS0_ibuf_iopad/DOUT                     IO_PAD                     460    460                FALL  1       
PCS0_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
PCS0_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__366/I                                 Odrv12                     0      923                FALL  1       
I__366/O                                 Odrv12                     540    1463               FALL  1       
I__367/I                                 Span12Mux_h                0      1463               FALL  1       
I__367/O                                 Span12Mux_h                540    2003               FALL  1       
I__369/I                                 Span12Mux_v                0      2003               FALL  1       
I__369/O                                 Span12Mux_v                540    2543               FALL  1       
I__371/I                                 LocalMux                   0      2543               FALL  1       
I__371/O                                 LocalMux                   309    2852               FALL  1       
I__373/I                                 InMux                      0      2852               FALL  1       
I__373/O                                 InMux                      217    3069               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_18_9_2/in3    LogicCell40_SEQ_MODE_0000  0      3069               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_18_9_2/lcout  LogicCell40_SEQ_MODE_0000  288    3357               FALL  1       
I__360/I                                 Odrv4                      0      3357               FALL  1       
I__360/O                                 Odrv4                      372    3728               FALL  1       
I__361/I                                 Span4Mux_h                 0      3728               FALL  1       
I__361/O                                 Span4Mux_h                 316    4044               FALL  1       
I__362/I                                 Span4Mux_s3_h              0      4044               FALL  1       
I__362/O                                 Span4Mux_s3_h              231    4275               FALL  1       
I__363/I                                 IoSpan4Mux                 0      4275               FALL  1       
I__363/O                                 IoSpan4Mux                 323    4598               FALL  1       
I__364/I                                 LocalMux                   0      4598               FALL  1       
I__364/O                                 LocalMux                   309    4907               FALL  1       
I__365/I                                 IoInMux                    0      4907               FALL  1       
I__365/O                                 IoInMux                    217    5124               FALL  1       
CS0_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      5124               FALL  1       
CS0_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   7130               RISE  1       
CS0_PRIn_obuf_iopad/DIN                  IO_PAD                     0      7130               RISE  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   9421               RISE  1       
CS0_PRIn                                 U110_TOP                   0      9421               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 10567

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                  U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                  IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__529/I                                 Odrv12                     0      1003               FALL  1       
I__529/O                                 Odrv12                     540    1543               FALL  1       
I__530/I                                 Span12Mux_h                0      1543               FALL  1       
I__530/O                                 Span12Mux_h                540    2083               FALL  1       
I__532/I                                 Sp12to4                    0      2083               FALL  1       
I__532/O                                 Sp12to4                    449    2532               FALL  1       
I__536/I                                 Span4Mux_h                 0      2532               FALL  1       
I__536/O                                 Span4Mux_h                 316    2847               FALL  1       
I__540/I                                 Span4Mux_v                 0      2847               FALL  1       
I__540/O                                 Span4Mux_v                 372    3219               FALL  1       
I__542/I                                 Span4Mux_v                 0      3219               FALL  1       
I__542/O                                 Span4Mux_v                 372    3591               FALL  1       
I__545/I                                 LocalMux                   0      3591               FALL  1       
I__545/O                                 LocalMux                   309    3899               FALL  1       
I__549/I                                 InMux                      0      3899               FALL  1       
I__549/O                                 InMux                      217    4117               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_18_9_2/in0    LogicCell40_SEQ_MODE_0000  0      4117               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_18_9_2/lcout  LogicCell40_SEQ_MODE_0000  386    4503               FALL  1       
I__360/I                                 Odrv4                      0      4503               FALL  1       
I__360/O                                 Odrv4                      372    4874               FALL  1       
I__361/I                                 Span4Mux_h                 0      4874               FALL  1       
I__361/O                                 Span4Mux_h                 316    5190               FALL  1       
I__362/I                                 Span4Mux_s3_h              0      5190               FALL  1       
I__362/O                                 Span4Mux_s3_h              231    5421               FALL  1       
I__363/I                                 IoSpan4Mux                 0      5421               FALL  1       
I__363/O                                 IoSpan4Mux                 323    5744               FALL  1       
I__364/I                                 LocalMux                   0      5744               FALL  1       
I__364/O                                 LocalMux                   309    6053               FALL  1       
I__365/I                                 IoInMux                    0      6053               FALL  1       
I__365/O                                 IoInMux                    217    6270               FALL  1       
CS0_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      6270               FALL  1       
CS0_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   8276               RISE  1       
CS0_PRIn_obuf_iopad/DIN                  IO_PAD                     0      8276               RISE  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   10567              RISE  1       
CS0_PRIn                                 U110_TOP                   0      10567              RISE  1       

6.6.2::Path details for port: CS0_SECn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : SCS0
Pad to Pad Delay : 9891

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS0                                     U110_TOP                   0      0                  FALL  1       
SCS0_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
SCS0_ibuf_iopad/DOUT                     IO_PAD                     460    460                FALL  1       
SCS0_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SCS0_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__375/I                                 Odrv12                     0      923                FALL  1       
I__375/O                                 Odrv12                     540    1463               FALL  1       
I__376/I                                 Span12Mux_h                0      1463               FALL  1       
I__376/O                                 Span12Mux_h                540    2003               FALL  1       
I__377/I                                 Span12Mux_v                0      2003               FALL  1       
I__377/O                                 Span12Mux_v                540    2543               FALL  1       
I__378/I                                 LocalMux                   0      2543               FALL  1       
I__378/O                                 LocalMux                   309    2852               FALL  1       
I__379/I                                 InMux                      0      2852               FALL  1       
I__379/O                                 InMux                      217    3069               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_18_7_6/in0    LogicCell40_SEQ_MODE_0000  0      3069               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_18_7_6/lcout  LogicCell40_SEQ_MODE_0000  386    3455               FALL  1       
I__381/I                                 Odrv4                      0      3455               FALL  1       
I__381/O                                 Odrv4                      372    3826               FALL  1       
I__382/I                                 Span4Mux_h                 0      3826               FALL  1       
I__382/O                                 Span4Mux_h                 316    4142               FALL  1       
I__383/I                                 Span4Mux_v                 0      4142               FALL  1       
I__383/O                                 Span4Mux_v                 372    4514               FALL  1       
I__384/I                                 Span4Mux_s3_h              0      4514               FALL  1       
I__384/O                                 Span4Mux_s3_h              231    4745               FALL  1       
I__385/I                                 IoSpan4Mux                 0      4745               FALL  1       
I__385/O                                 IoSpan4Mux                 323    5068               FALL  1       
I__386/I                                 LocalMux                   0      5068               FALL  1       
I__386/O                                 LocalMux                   309    5376               FALL  1       
I__387/I                                 IoInMux                    0      5376               FALL  1       
I__387/O                                 IoInMux                    217    5594               FALL  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      5594               FALL  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   7600               RISE  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      7600               RISE  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   9891               RISE  1       
CS0_SECn                                 U110_TOP                   0      9891               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 11213

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                  U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                  IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__529/I                                 Odrv12                     0      1003               FALL  1       
I__529/O                                 Odrv12                     540    1543               FALL  1       
I__530/I                                 Span12Mux_h                0      1543               FALL  1       
I__530/O                                 Span12Mux_h                540    2083               FALL  1       
I__532/I                                 Sp12to4                    0      2083               FALL  1       
I__532/O                                 Sp12to4                    449    2532               FALL  1       
I__536/I                                 Span4Mux_h                 0      2532               FALL  1       
I__536/O                                 Span4Mux_h                 316    2847               FALL  1       
I__540/I                                 Span4Mux_v                 0      2847               FALL  1       
I__540/O                                 Span4Mux_v                 372    3219               FALL  1       
I__542/I                                 Span4Mux_v                 0      3219               FALL  1       
I__542/O                                 Span4Mux_v                 372    3591               FALL  1       
I__546/I                                 Span4Mux_v                 0      3591               FALL  1       
I__546/O                                 Span4Mux_v                 372    3963               FALL  1       
I__550/I                                 LocalMux                   0      3963               FALL  1       
I__550/O                                 LocalMux                   309    4271               FALL  1       
I__553/I                                 InMux                      0      4271               FALL  1       
I__553/O                                 InMux                      217    4489               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_18_7_6/in3    LogicCell40_SEQ_MODE_0000  0      4489               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_18_7_6/lcout  LogicCell40_SEQ_MODE_0000  288    4776               FALL  1       
I__381/I                                 Odrv4                      0      4776               FALL  1       
I__381/O                                 Odrv4                      372    5148               FALL  1       
I__382/I                                 Span4Mux_h                 0      5148               FALL  1       
I__382/O                                 Span4Mux_h                 316    5463               FALL  1       
I__383/I                                 Span4Mux_v                 0      5463               FALL  1       
I__383/O                                 Span4Mux_v                 372    5835               FALL  1       
I__384/I                                 Span4Mux_s3_h              0      5835               FALL  1       
I__384/O                                 Span4Mux_s3_h              231    6067               FALL  1       
I__385/I                                 IoSpan4Mux                 0      6067               FALL  1       
I__385/O                                 IoSpan4Mux                 323    6389               FALL  1       
I__386/I                                 LocalMux                   0      6389               FALL  1       
I__386/O                                 LocalMux                   309    6698               FALL  1       
I__387/I                                 IoInMux                    0      6698               FALL  1       
I__387/O                                 IoInMux                    217    6915               FALL  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      6915               FALL  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   8921               RISE  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      8921               RISE  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   11213              RISE  1       
CS0_SECn                                 U110_TOP                   0      11213              RISE  1       

6.6.3::Path details for port: CS1_PRIn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 9494

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__529/I                                  Odrv12                     0      1003               FALL  1       
I__529/O                                  Odrv12                     540    1543               FALL  1       
I__530/I                                  Span12Mux_h                0      1543               FALL  1       
I__530/O                                  Span12Mux_h                540    2083               FALL  1       
I__531/I                                  Span12Mux_v                0      2083               FALL  1       
I__531/O                                  Span12Mux_v                540    2623               FALL  1       
I__534/I                                  LocalMux                   0      2623               FALL  1       
I__534/O                                  LocalMux                   309    2932               FALL  1       
I__538/I                                  InMux                      0      2932               FALL  1       
I__538/O                                  InMux                      217    3149               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_16_10_2/in3    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_16_10_2/lcout  LogicCell40_SEQ_MODE_0000  288    3437               FALL  1       
I__88/I                                   Odrv4                      0      3437               FALL  1       
I__88/O                                   Odrv4                      372    3808               FALL  1       
I__89/I                                   Span4Mux_h                 0      3808               FALL  1       
I__89/O                                   Span4Mux_h                 316    4124               FALL  1       
I__90/I                                   Span4Mux_h                 0      4124               FALL  1       
I__90/O                                   Span4Mux_h                 316    4439               FALL  1       
I__91/I                                   Span4Mux_s3_h              0      4439               FALL  1       
I__91/O                                   Span4Mux_s3_h              231    4671               FALL  1       
I__92/I                                   LocalMux                   0      4671               FALL  1       
I__92/O                                   LocalMux                   309    4980               FALL  1       
I__93/I                                   IoInMux                    0      4980               FALL  1       
I__93/O                                   IoInMux                    217    5197               FALL  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5197               FALL  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   7203               RISE  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      7203               RISE  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   9494               RISE  1       
CS1_PRIn                                  U110_TOP                   0      9494               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : PCS1
Pad to Pad Delay : 9505

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS1                                      U110_TOP                   0      0                  FALL  1       
PCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
PCS1_ibuf_iopad/DOUT                      IO_PAD                     460    460                FALL  1       
PCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
PCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__94/I                                   Odrv12                     0      923                FALL  1       
I__94/O                                   Odrv12                     540    1463               FALL  1       
I__95/I                                   Span12Mux_h                0      1463               FALL  1       
I__95/O                                   Span12Mux_h                540    2003               FALL  1       
I__96/I                                   Span12Mux_v                0      2003               FALL  1       
I__96/O                                   Span12Mux_v                540    2543               FALL  1       
I__98/I                                   LocalMux                   0      2543               FALL  1       
I__98/O                                   LocalMux                   309    2852               FALL  1       
I__100/I                                  InMux                      0      2852               FALL  1       
I__100/O                                  InMux                      217    3069               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_16_10_2/in1    LogicCell40_SEQ_MODE_0000  0      3069               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_16_10_2/lcout  LogicCell40_SEQ_MODE_0000  379    3448               FALL  1       
I__88/I                                   Odrv4                      0      3448               FALL  1       
I__88/O                                   Odrv4                      372    3819               FALL  1       
I__89/I                                   Span4Mux_h                 0      3819               FALL  1       
I__89/O                                   Span4Mux_h                 316    4135               FALL  1       
I__90/I                                   Span4Mux_h                 0      4135               FALL  1       
I__90/O                                   Span4Mux_h                 316    4451               FALL  1       
I__91/I                                   Span4Mux_s3_h              0      4451               FALL  1       
I__91/O                                   Span4Mux_s3_h              231    4682               FALL  1       
I__92/I                                   LocalMux                   0      4682               FALL  1       
I__92/O                                   LocalMux                   309    4991               FALL  1       
I__93/I                                   IoInMux                    0      4991               FALL  1       
I__93/O                                   IoInMux                    217    5208               FALL  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5208               FALL  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   7214               RISE  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      7214               RISE  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   9505               RISE  1       
CS1_PRIn                                  U110_TOP                   0      9505               RISE  1       

6.6.4::Path details for port: CS1_SECn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : SCS1
Pad to Pad Delay : 10670

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS1                                      U110_TOP                   0      0                  FALL  1       
SCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
SCS1_ibuf_iopad/DOUT                      IO_PAD                     460    460                FALL  1       
SCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__351/I                                  Odrv12                     0      923                FALL  1       
I__351/O                                  Odrv12                     540    1463               FALL  1       
I__352/I                                  Span12Mux_h                0      1463               FALL  1       
I__352/O                                  Span12Mux_h                540    2003               FALL  1       
I__353/I                                  Sp12to4                    0      2003               FALL  1       
I__353/O                                  Sp12to4                    449    2452               FALL  1       
I__354/I                                  Span4Mux_v                 0      2452               FALL  1       
I__354/O                                  Span4Mux_v                 372    2824               FALL  1       
I__356/I                                  LocalMux                   0      2824               FALL  1       
I__356/O                                  LocalMux                   309    3132               FALL  1       
I__358/I                                  InMux                      0      3132               FALL  1       
I__358/O                                  InMux                      217    3350               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_18_11_5/in0    LogicCell40_SEQ_MODE_0000  0      3350               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_18_11_5/lcout  LogicCell40_SEQ_MODE_0000  449    3798               RISE  1       
I__344/I                                  Odrv12                     0      3798               RISE  1       
I__344/O                                  Odrv12                     491    4289               RISE  1       
I__345/I                                  Span12Mux_v                0      4289               RISE  1       
I__345/O                                  Span12Mux_v                491    4780               RISE  1       
I__346/I                                  Span12Mux_s7_h             0      4780               RISE  1       
I__346/O                                  Span12Mux_s7_h             288    5068               RISE  1       
I__347/I                                  Sp12to4                    0      5068               RISE  1       
I__347/O                                  Sp12to4                    428    5496               RISE  1       
I__348/I                                  IoSpan4Mux                 0      5496               RISE  1       
I__348/O                                  IoSpan4Mux                 288    5783               RISE  1       
I__349/I                                  LocalMux                   0      5783               RISE  1       
I__349/O                                  LocalMux                   330    6113               RISE  1       
I__350/I                                  IoInMux                    0      6113               RISE  1       
I__350/O                                  IoInMux                    259    6372               RISE  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6372               RISE  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   8378               RISE  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      8378               RISE  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   10670              RISE  1       
CS1_SECn                                  U110_TOP                   0      10670              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 11304

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__529/I                                  Odrv12                     0      1003               FALL  1       
I__529/O                                  Odrv12                     540    1543               FALL  1       
I__530/I                                  Span12Mux_h                0      1543               FALL  1       
I__530/O                                  Span12Mux_h                540    2083               FALL  1       
I__532/I                                  Sp12to4                    0      2083               FALL  1       
I__532/O                                  Sp12to4                    449    2532               FALL  1       
I__536/I                                  Span4Mux_h                 0      2532               FALL  1       
I__536/O                                  Span4Mux_h                 316    2847               FALL  1       
I__540/I                                  Span4Mux_v                 0      2847               FALL  1       
I__540/O                                  Span4Mux_v                 372    3219               FALL  1       
I__542/I                                  Span4Mux_v                 0      3219               FALL  1       
I__542/O                                  Span4Mux_v                 372    3591               FALL  1       
I__544/I                                  LocalMux                   0      3591               FALL  1       
I__544/O                                  LocalMux                   309    3899               FALL  1       
I__548/I                                  InMux                      0      3899               FALL  1       
I__548/O                                  InMux                      217    4117               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_18_11_5/in3    LogicCell40_SEQ_MODE_0000  0      4117               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_18_11_5/lcout  LogicCell40_SEQ_MODE_0000  316    4432               RISE  1       
I__344/I                                  Odrv12                     0      4432               RISE  1       
I__344/O                                  Odrv12                     491    4923               RISE  1       
I__345/I                                  Span12Mux_v                0      4923               RISE  1       
I__345/O                                  Span12Mux_v                491    5414               RISE  1       
I__346/I                                  Span12Mux_s7_h             0      5414               RISE  1       
I__346/O                                  Span12Mux_s7_h             288    5702               RISE  1       
I__347/I                                  Sp12to4                    0      5702               RISE  1       
I__347/O                                  Sp12to4                    428    6130               RISE  1       
I__348/I                                  IoSpan4Mux                 0      6130               RISE  1       
I__348/O                                  IoSpan4Mux                 288    6417               RISE  1       
I__349/I                                  LocalMux                   0      6417               RISE  1       
I__349/O                                  LocalMux                   330    6747               RISE  1       
I__350/I                                  IoInMux                    0      6747               RISE  1       
I__350/O                                  IoInMux                    259    7006               RISE  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      7006               RISE  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   9012               RISE  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      9012               RISE  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   11304              RISE  1       
CS1_SECn                                  U110_TOP                   0      11304              RISE  1       

6.6.5::Path details for port: DIOR_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : RnW
Pad to Pad Delay : 10630

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                        U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                        IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__420/I                                   Odrv12                     0      1003               FALL  1       
I__420/O                                   Odrv12                     540    1543               FALL  1       
I__421/I                                   Span12Mux_v                0      1543               FALL  1       
I__421/O                                   Span12Mux_v                540    2083               FALL  1       
I__426/I                                   Span12Mux_h                0      2083               FALL  1       
I__426/O                                   Span12Mux_h                540    2623               FALL  1       
I__431/I                                   Sp12to4                    0      2623               FALL  1       
I__431/O                                   Sp12to4                    449    3072               FALL  1       
I__435/I                                   Span4Mux_v                 0      3072               FALL  1       
I__435/O                                   Span4Mux_v                 372    3444               FALL  1       
I__439/I                                   LocalMux                   0      3444               FALL  1       
I__439/O                                   LocalMux                   309    3752               FALL  1       
I__445/I                                   InMux                      0      3752               FALL  1       
I__445/O                                   InMux                      217    3970               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/in3    LogicCell40_SEQ_MODE_0000  0      3970               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000  316    4285               RISE  1       
I__161/I                                   Odrv4                      0      4285               RISE  1       
I__161/O                                   Odrv4                      351    4636               RISE  1       
I__162/I                                   Span4Mux_h                 0      4636               RISE  1       
I__162/O                                   Span4Mux_h                 302    4937               RISE  1       
I__163/I                                   Span4Mux_s3_h              0      4937               RISE  1       
I__163/O                                   Span4Mux_s3_h              231    5169               RISE  1       
I__164/I                                   IoSpan4Mux                 0      5169               RISE  1       
I__164/O                                   IoSpan4Mux                 288    5456               RISE  1       
I__165/I                                   IoSpan4Mux                 0      5456               RISE  1       
I__165/O                                   IoSpan4Mux                 288    5744               RISE  1       
I__166/I                                   LocalMux                   0      5744               RISE  1       
I__166/O                                   LocalMux                   330    6074               RISE  1       
I__167/I                                   IoInMux                    0      6074               RISE  1       
I__167/O                                   IoInMux                    259    6333               RISE  1       
DIOR_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6333               RISE  1       
DIOR_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   8339               RISE  1       
DIOR_PRIn_obuf_iopad/DIN                   IO_PAD                     0      8339               RISE  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   10630              RISE  1       
DIOR_PRIn                                  U110_TOP                   0      10630              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : PCS1
Pad to Pad Delay : 10719

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS1                                       U110_TOP                   0      0                  FALL  1       
PCS1_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
PCS1_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
PCS1_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
PCS1_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__94/I                                    Odrv12                     0      923                FALL  1       
I__94/O                                    Odrv12                     540    1463               FALL  1       
I__95/I                                    Span12Mux_h                0      1463               FALL  1       
I__95/O                                    Span12Mux_h                540    2003               FALL  1       
I__96/I                                    Span12Mux_v                0      2003               FALL  1       
I__96/O                                    Span12Mux_v                540    2543               FALL  1       
I__97/I                                    LocalMux                   0      2543               FALL  1       
I__97/O                                    LocalMux                   309    2852               FALL  1       
I__99/I                                    InMux                      0      2852               FALL  1       
I__99/O                                    InMux                      217    3069               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/in1       LogicCell40_SEQ_MODE_0000  0      3069               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/lcout     LogicCell40_SEQ_MODE_0000  379    3448               FALL  2       
I__315/I                                   LocalMux                   0      3448               FALL  1       
I__315/O                                   LocalMux                   309    3756               FALL  1       
I__317/I                                   InMux                      0      3756               FALL  1       
I__317/O                                   InMux                      217    3974               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/in1    LogicCell40_SEQ_MODE_0000  0      3974               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000  400    4374               RISE  1       
I__161/I                                   Odrv4                      0      4374               RISE  1       
I__161/O                                   Odrv4                      351    4724               RISE  1       
I__162/I                                   Span4Mux_h                 0      4724               RISE  1       
I__162/O                                   Span4Mux_h                 302    5026               RISE  1       
I__163/I                                   Span4Mux_s3_h              0      5026               RISE  1       
I__163/O                                   Span4Mux_s3_h              231    5257               RISE  1       
I__164/I                                   IoSpan4Mux                 0      5257               RISE  1       
I__164/O                                   IoSpan4Mux                 288    5545               RISE  1       
I__165/I                                   IoSpan4Mux                 0      5545               RISE  1       
I__165/O                                   IoSpan4Mux                 288    5832               RISE  1       
I__166/I                                   LocalMux                   0      5832               RISE  1       
I__166/O                                   LocalMux                   330    6162               RISE  1       
I__167/I                                   IoInMux                    0      6162               RISE  1       
I__167/O                                   IoInMux                    259    6421               RISE  1       
DIOR_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6421               RISE  1       
DIOR_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   8427               RISE  1       
DIOR_PRIn_obuf_iopad/DIN                   IO_PAD                     0      8427               RISE  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   10719              RISE  1       
DIOR_PRIn                                  U110_TOP                   0      10719              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 10806

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                    U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                    IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__529/I                                   Odrv12                     0      1003               FALL  1       
I__529/O                                   Odrv12                     540    1543               FALL  1       
I__530/I                                   Span12Mux_h                0      1543               FALL  1       
I__530/O                                   Span12Mux_h                540    2083               FALL  1       
I__531/I                                   Span12Mux_v                0      2083               FALL  1       
I__531/O                                   Span12Mux_v                540    2623               FALL  1       
I__535/I                                   LocalMux                   0      2623               FALL  1       
I__535/O                                   LocalMux                   309    2932               FALL  1       
I__539/I                                   InMux                      0      2932               FALL  1       
I__539/O                                   InMux                      217    3149               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/in0       LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/lcout     LogicCell40_SEQ_MODE_0000  386    3535               FALL  2       
I__315/I                                   LocalMux                   0      3535               FALL  1       
I__315/O                                   LocalMux                   309    3843               FALL  1       
I__317/I                                   InMux                      0      3843               FALL  1       
I__317/O                                   InMux                      217    4061               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/in1    LogicCell40_SEQ_MODE_0000  0      4061               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000  400    4461               RISE  1       
I__161/I                                   Odrv4                      0      4461               RISE  1       
I__161/O                                   Odrv4                      351    4811               RISE  1       
I__162/I                                   Span4Mux_h                 0      4811               RISE  1       
I__162/O                                   Span4Mux_h                 302    5113               RISE  1       
I__163/I                                   Span4Mux_s3_h              0      5113               RISE  1       
I__163/O                                   Span4Mux_s3_h              231    5344               RISE  1       
I__164/I                                   IoSpan4Mux                 0      5344               RISE  1       
I__164/O                                   IoSpan4Mux                 288    5632               RISE  1       
I__165/I                                   IoSpan4Mux                 0      5632               RISE  1       
I__165/O                                   IoSpan4Mux                 288    5919               RISE  1       
I__166/I                                   LocalMux                   0      5919               RISE  1       
I__166/O                                   LocalMux                   330    6249               RISE  1       
I__167/I                                   IoInMux                    0      6249               RISE  1       
I__167/O                                   IoInMux                    259    6508               RISE  1       
DIOR_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6508               RISE  1       
DIOR_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   8514               RISE  1       
DIOR_PRIn_obuf_iopad/DIN                   IO_PAD                     0      8514               RISE  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   10806              RISE  1       
DIOR_PRIn                                  U110_TOP                   0      10806              RISE  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : PCS0
Pad to Pad Delay : 10908

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS0                                       U110_TOP                   0      0                  FALL  1       
PCS0_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
PCS0_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
PCS0_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
PCS0_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__366/I                                   Odrv12                     0      923                FALL  1       
I__366/O                                   Odrv12                     540    1463               FALL  1       
I__367/I                                   Span12Mux_h                0      1463               FALL  1       
I__367/O                                   Span12Mux_h                540    2003               FALL  1       
I__368/I                                   Sp12to4                    0      2003               FALL  1       
I__368/O                                   Sp12to4                    449    2452               FALL  1       
I__370/I                                   Span4Mux_v                 0      2452               FALL  1       
I__370/O                                   Span4Mux_v                 372    2824               FALL  1       
I__372/I                                   LocalMux                   0      2824               FALL  1       
I__372/O                                   LocalMux                   309    3132               FALL  1       
I__374/I                                   InMux                      0      3132               FALL  1       
I__374/O                                   InMux                      217    3350               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/in3       LogicCell40_SEQ_MODE_0000  0      3350               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/lcout     LogicCell40_SEQ_MODE_0000  288    3637               FALL  2       
I__315/I                                   LocalMux                   0      3637               FALL  1       
I__315/O                                   LocalMux                   309    3946               FALL  1       
I__317/I                                   InMux                      0      3946               FALL  1       
I__317/O                                   InMux                      217    4163               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/in1    LogicCell40_SEQ_MODE_0000  0      4163               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000  400    4563               RISE  1       
I__161/I                                   Odrv4                      0      4563               RISE  1       
I__161/O                                   Odrv4                      351    4914               RISE  1       
I__162/I                                   Span4Mux_h                 0      4914               RISE  1       
I__162/O                                   Span4Mux_h                 302    5215               RISE  1       
I__163/I                                   Span4Mux_s3_h              0      5215               RISE  1       
I__163/O                                   Span4Mux_s3_h              231    5447               RISE  1       
I__164/I                                   IoSpan4Mux                 0      5447               RISE  1       
I__164/O                                   IoSpan4Mux                 288    5734               RISE  1       
I__165/I                                   IoSpan4Mux                 0      5734               RISE  1       
I__165/O                                   IoSpan4Mux                 288    6022               RISE  1       
I__166/I                                   LocalMux                   0      6022               RISE  1       
I__166/O                                   LocalMux                   330    6351               RISE  1       
I__167/I                                   IoInMux                    0      6351               RISE  1       
I__167/O                                   IoInMux                    259    6611               RISE  1       
DIOR_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6611               RISE  1       
DIOR_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   8617               RISE  1       
DIOR_PRIn_obuf_iopad/DIN                   IO_PAD                     0      8617               RISE  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   10908              RISE  1       
DIOR_PRIn                                  U110_TOP                   0      10908              RISE  1       

6.6.6::Path details for port: DIOR_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : SCS0
Pad to Pad Delay : 10929

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS0                                       U110_TOP                   0      0                  FALL  1       
SCS0_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
SCS0_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
SCS0_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SCS0_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__375/I                                   Odrv12                     0      923                FALL  1       
I__375/O                                   Odrv12                     540    1463               FALL  1       
I__376/I                                   Span12Mux_h                0      1463               FALL  1       
I__376/O                                   Span12Mux_h                540    2003               FALL  1       
I__377/I                                   Span12Mux_v                0      2003               FALL  1       
I__377/O                                   Span12Mux_v                540    2543               FALL  1       
I__378/I                                   LocalMux                   0      2543               FALL  1       
I__378/O                                   LocalMux                   309    2852               FALL  1       
I__380/I                                   InMux                      0      2852               FALL  1       
I__380/O                                   InMux                      217    3069               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/in3       LogicCell40_SEQ_MODE_0000  0      3069               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/lcout     LogicCell40_SEQ_MODE_0000  288    3357               FALL  2       
I__454/I                                   LocalMux                   0      3357               FALL  1       
I__454/O                                   LocalMux                   309    3665               FALL  1       
I__456/I                                   InMux                      0      3665               FALL  1       
I__456/O                                   InMux                      217    3883               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/in3    LogicCell40_SEQ_MODE_0000  0      3883               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_0000  316    4198               RISE  1       
I__152/I                                   Odrv12                     0      4198               RISE  1       
I__152/O                                   Odrv12                     491    4689               RISE  1       
I__153/I                                   Span12Mux_v                0      4689               RISE  1       
I__153/O                                   Span12Mux_v                491    5180               RISE  1       
I__154/I                                   Sp12to4                    0      5180               RISE  1       
I__154/O                                   Sp12to4                    428    5608               RISE  1       
I__155/I                                   Span4Mux_s0_h              0      5608               RISE  1       
I__155/O                                   Span4Mux_s0_h              147    5755               RISE  1       
I__156/I                                   IoSpan4Mux                 0      5755               RISE  1       
I__156/O                                   IoSpan4Mux                 288    6043               RISE  1       
I__157/I                                   LocalMux                   0      6043               RISE  1       
I__157/O                                   LocalMux                   330    6372               RISE  1       
I__158/I                                   IoInMux                    0      6372               RISE  1       
I__158/O                                   IoInMux                    259    6632               RISE  1       
DIOR_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6632               RISE  1       
DIOR_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   8638               RISE  1       
DIOR_SECn_obuf_iopad/DIN                   IO_PAD                     0      8638               RISE  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   10929              RISE  1       
DIOR_SECn                                  U110_TOP                   0      10929              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : RnW
Pad to Pad Delay : 11100

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                        U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                        IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__420/I                                   Odrv12                     0      1003               FALL  1       
I__420/O                                   Odrv12                     540    1543               FALL  1       
I__421/I                                   Span12Mux_v                0      1543               FALL  1       
I__421/O                                   Span12Mux_v                540    2083               FALL  1       
I__426/I                                   Span12Mux_h                0      2083               FALL  1       
I__426/O                                   Span12Mux_h                540    2623               FALL  1       
I__431/I                                   Sp12to4                    0      2623               FALL  1       
I__431/O                                   Sp12to4                    449    3072               FALL  1       
I__435/I                                   Span4Mux_v                 0      3072               FALL  1       
I__435/O                                   Span4Mux_v                 372    3444               FALL  1       
I__439/I                                   LocalMux                   0      3444               FALL  1       
I__439/O                                   LocalMux                   309    3752               FALL  1       
I__446/I                                   InMux                      0      3752               FALL  1       
I__446/O                                   InMux                      217    3970               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/in1    LogicCell40_SEQ_MODE_0000  0      3970               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_0000  400    4369               RISE  1       
I__152/I                                   Odrv12                     0      4369               RISE  1       
I__152/O                                   Odrv12                     491    4860               RISE  1       
I__153/I                                   Span12Mux_v                0      4860               RISE  1       
I__153/O                                   Span12Mux_v                491    5351               RISE  1       
I__154/I                                   Sp12to4                    0      5351               RISE  1       
I__154/O                                   Sp12to4                    428    5779               RISE  1       
I__155/I                                   Span4Mux_s0_h              0      5779               RISE  1       
I__155/O                                   Span4Mux_s0_h              147    5926               RISE  1       
I__156/I                                   IoSpan4Mux                 0      5926               RISE  1       
I__156/O                                   IoSpan4Mux                 288    6214               RISE  1       
I__157/I                                   LocalMux                   0      6214               RISE  1       
I__157/O                                   LocalMux                   330    6544               RISE  1       
I__158/I                                   IoInMux                    0      6544               RISE  1       
I__158/O                                   IoInMux                    259    6803               RISE  1       
DIOR_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6803               RISE  1       
DIOR_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   8809               RISE  1       
DIOR_SECn_obuf_iopad/DIN                   IO_PAD                     0      8809               RISE  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   11100              RISE  1       
DIOR_SECn                                  U110_TOP                   0      11100              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : SCS1
Pad to Pad Delay : 11308

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS1                                       U110_TOP                   0      0                  FALL  1       
SCS1_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
SCS1_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
SCS1_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SCS1_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__351/I                                   Odrv12                     0      923                FALL  1       
I__351/O                                   Odrv12                     540    1463               FALL  1       
I__352/I                                   Span12Mux_h                0      1463               FALL  1       
I__352/O                                   Span12Mux_h                540    2003               FALL  1       
I__353/I                                   Sp12to4                    0      2003               FALL  1       
I__353/O                                   Sp12to4                    449    2452               FALL  1       
I__355/I                                   Span4Mux_v                 0      2452               FALL  1       
I__355/O                                   Span4Mux_v                 372    2824               FALL  1       
I__357/I                                   LocalMux                   0      2824               FALL  1       
I__357/O                                   LocalMux                   309    3132               FALL  1       
I__359/I                                   InMux                      0      3132               FALL  1       
I__359/O                                   InMux                      217    3350               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/in0       LogicCell40_SEQ_MODE_0000  0      3350               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/lcout     LogicCell40_SEQ_MODE_0000  386    3735               FALL  2       
I__454/I                                   LocalMux                   0      3735               FALL  1       
I__454/O                                   LocalMux                   309    4044               FALL  1       
I__456/I                                   InMux                      0      4044               FALL  1       
I__456/O                                   InMux                      217    4261               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/in3    LogicCell40_SEQ_MODE_0000  0      4261               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_0000  316    4577               RISE  1       
I__152/I                                   Odrv12                     0      4577               RISE  1       
I__152/O                                   Odrv12                     491    5068               RISE  1       
I__153/I                                   Span12Mux_v                0      5068               RISE  1       
I__153/O                                   Span12Mux_v                491    5559               RISE  1       
I__154/I                                   Sp12to4                    0      5559               RISE  1       
I__154/O                                   Sp12to4                    428    5987               RISE  1       
I__155/I                                   Span4Mux_s0_h              0      5987               RISE  1       
I__155/O                                   Span4Mux_s0_h              147    6134               RISE  1       
I__156/I                                   IoSpan4Mux                 0      6134               RISE  1       
I__156/O                                   IoSpan4Mux                 288    6421               RISE  1       
I__157/I                                   LocalMux                   0      6421               RISE  1       
I__157/O                                   LocalMux                   330    6751               RISE  1       
I__158/I                                   IoInMux                    0      6751               RISE  1       
I__158/O                                   IoInMux                    259    7011               RISE  1       
DIOR_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      7011               RISE  1       
DIOR_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   9016               RISE  1       
DIOR_SECn_obuf_iopad/DIN                   IO_PAD                     0      9016               RISE  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   11308              RISE  1       
DIOR_SECn                                  U110_TOP                   0      11308              RISE  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 12412

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                    U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                    IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__529/I                                   Odrv12                     0      1003               FALL  1       
I__529/O                                   Odrv12                     540    1543               FALL  1       
I__530/I                                   Span12Mux_h                0      1543               FALL  1       
I__530/O                                   Span12Mux_h                540    2083               FALL  1       
I__532/I                                   Sp12to4                    0      2083               FALL  1       
I__532/O                                   Sp12to4                    449    2532               FALL  1       
I__536/I                                   Span4Mux_h                 0      2532               FALL  1       
I__536/O                                   Span4Mux_h                 316    2847               FALL  1       
I__540/I                                   Span4Mux_v                 0      2847               FALL  1       
I__540/O                                   Span4Mux_v                 372    3219               FALL  1       
I__542/I                                   Span4Mux_v                 0      3219               FALL  1       
I__542/O                                   Span4Mux_v                 372    3591               FALL  1       
I__546/I                                   Span4Mux_v                 0      3591               FALL  1       
I__546/O                                   Span4Mux_v                 372    3963               FALL  1       
I__550/I                                   LocalMux                   0      3963               FALL  1       
I__550/O                                   LocalMux                   309    4271               FALL  1       
I__554/I                                   InMux                      0      4271               FALL  1       
I__554/O                                   InMux                      217    4489               FALL  1       
I__557/I                                   CascadeMux                 0      4489               FALL  1       
I__557/O                                   CascadeMux                 0      4489               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/in2       LogicCell40_SEQ_MODE_0000  0      4489               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/lcout     LogicCell40_SEQ_MODE_0000  351    4839               FALL  2       
I__454/I                                   LocalMux                   0      4839               FALL  1       
I__454/O                                   LocalMux                   309    5148               FALL  1       
I__456/I                                   InMux                      0      5148               FALL  1       
I__456/O                                   InMux                      217    5365               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/in3    LogicCell40_SEQ_MODE_0000  0      5365               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_0000  316    5681               RISE  1       
I__152/I                                   Odrv12                     0      5681               RISE  1       
I__152/O                                   Odrv12                     491    6172               RISE  1       
I__153/I                                   Span12Mux_v                0      6172               RISE  1       
I__153/O                                   Span12Mux_v                491    6663               RISE  1       
I__154/I                                   Sp12to4                    0      6663               RISE  1       
I__154/O                                   Sp12to4                    428    7091               RISE  1       
I__155/I                                   Span4Mux_s0_h              0      7091               RISE  1       
I__155/O                                   Span4Mux_s0_h              147    7238               RISE  1       
I__156/I                                   IoSpan4Mux                 0      7238               RISE  1       
I__156/O                                   IoSpan4Mux                 288    7525               RISE  1       
I__157/I                                   LocalMux                   0      7525               RISE  1       
I__157/O                                   LocalMux                   330    7855               RISE  1       
I__158/I                                   IoInMux                    0      7855               RISE  1       
I__158/O                                   IoInMux                    259    8115               RISE  1       
DIOR_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      8115               RISE  1       
DIOR_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   10120              RISE  1       
DIOR_SECn_obuf_iopad/DIN                   IO_PAD                     0      10120              RISE  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   12412              RISE  1       
DIOR_SECn                                  U110_TOP                   0      12412              RISE  1       

6.6.7::Path details for port: DIOW_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : RnW
Pad to Pad Delay : 10217

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                      U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                      IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__420/I                                 Odrv12                     0      1003               FALL  1       
I__420/O                                 Odrv12                     540    1543               FALL  1       
I__421/I                                 Span12Mux_v                0      1543               FALL  1       
I__421/O                                 Span12Mux_v                540    2083               FALL  1       
I__423/I                                 Sp12to4                    0      2083               FALL  1       
I__423/O                                 Sp12to4                    449    2532               FALL  1       
I__428/I                                 Span4Mux_h                 0      2532               FALL  1       
I__428/O                                 Span4Mux_h                 316    2847               FALL  1       
I__432/I                                 Span4Mux_v                 0      2847               FALL  1       
I__432/O                                 Span4Mux_v                 372    3219               FALL  1       
I__436/I                                 LocalMux                   0      3219               FALL  1       
I__436/O                                 LocalMux                   309    3528               FALL  1       
I__440/I                                 InMux                      0      3528               FALL  1       
I__440/O                                 InMux                      217    3745               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/in0    LogicCell40_SEQ_MODE_0000  0      3745               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/lcout  LogicCell40_SEQ_MODE_0000  386    4131               FALL  1       
I__558/I                                 Odrv4                      0      4131               FALL  1       
I__558/O                                 Odrv4                      372    4503               FALL  1       
I__559/I                                 Span4Mux_v                 0      4503               FALL  1       
I__559/O                                 Span4Mux_v                 372    4874               FALL  1       
I__560/I                                 Span4Mux_h                 0      4874               FALL  1       
I__560/O                                 Span4Mux_h                 316    5190               FALL  1       
I__561/I                                 Span4Mux_s2_h              0      5190               FALL  1       
I__561/O                                 Span4Mux_s2_h              203    5393               FALL  1       
I__562/I                                 LocalMux                   0      5393               FALL  1       
I__562/O                                 LocalMux                   309    5702               FALL  1       
I__563/I                                 IoInMux                    0      5702               FALL  1       
I__563/O                                 IoInMux                    217    5919               FALL  1       
DIOW_PRIn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      5919               FALL  1       
DIOW_PRIn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   7925               RISE  1       
DIOW_PRIn_obuf_iopad/DIN                 IO_PAD                     0      7925               RISE  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2292   10217              RISE  1       
DIOW_PRIn                                U110_TOP                   0      10217              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : PCS1
Pad to Pad Delay : 10810

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS1                                     U110_TOP                   0      0                  FALL  1       
PCS1_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
PCS1_ibuf_iopad/DOUT                     IO_PAD                     460    460                FALL  1       
PCS1_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
PCS1_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__94/I                                  Odrv12                     0      923                FALL  1       
I__94/O                                  Odrv12                     540    1463               FALL  1       
I__95/I                                  Span12Mux_h                0      1463               FALL  1       
I__95/O                                  Span12Mux_h                540    2003               FALL  1       
I__96/I                                  Span12Mux_v                0      2003               FALL  1       
I__96/O                                  Span12Mux_v                540    2543               FALL  1       
I__97/I                                  LocalMux                   0      2543               FALL  1       
I__97/O                                  LocalMux                   309    2852               FALL  1       
I__99/I                                  InMux                      0      2852               FALL  1       
I__99/O                                  InMux                      217    3069               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/in1     LogicCell40_SEQ_MODE_0000  0      3069               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/lcout   LogicCell40_SEQ_MODE_0000  379    3448               FALL  2       
I__316/I                                 Odrv4                      0      3448               FALL  1       
I__316/O                                 Odrv4                      372    3819               FALL  1       
I__318/I                                 LocalMux                   0      3819               FALL  1       
I__318/O                                 LocalMux                   309    4128               FALL  1       
I__319/I                                 InMux                      0      4128               FALL  1       
I__319/O                                 InMux                      217    4345               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/in1    LogicCell40_SEQ_MODE_0000  0      4345               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/lcout  LogicCell40_SEQ_MODE_0000  379    4724               FALL  1       
I__558/I                                 Odrv4                      0      4724               FALL  1       
I__558/O                                 Odrv4                      372    5096               FALL  1       
I__559/I                                 Span4Mux_v                 0      5096               FALL  1       
I__559/O                                 Span4Mux_v                 372    5468               FALL  1       
I__560/I                                 Span4Mux_h                 0      5468               FALL  1       
I__560/O                                 Span4Mux_h                 316    5783               FALL  1       
I__561/I                                 Span4Mux_s2_h              0      5783               FALL  1       
I__561/O                                 Span4Mux_s2_h              203    5987               FALL  1       
I__562/I                                 LocalMux                   0      5987               FALL  1       
I__562/O                                 LocalMux                   309    6295               FALL  1       
I__563/I                                 IoInMux                    0      6295               FALL  1       
I__563/O                                 IoInMux                    217    6513               FALL  1       
DIOW_PRIn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6513               FALL  1       
DIOW_PRIn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   8518               RISE  1       
DIOW_PRIn_obuf_iopad/DIN                 IO_PAD                     0      8518               RISE  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2292   10810              RISE  1       
DIOW_PRIn                                U110_TOP                   0      10810              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 10897

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                  U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                  IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__529/I                                 Odrv12                     0      1003               FALL  1       
I__529/O                                 Odrv12                     540    1543               FALL  1       
I__530/I                                 Span12Mux_h                0      1543               FALL  1       
I__530/O                                 Span12Mux_h                540    2083               FALL  1       
I__531/I                                 Span12Mux_v                0      2083               FALL  1       
I__531/O                                 Span12Mux_v                540    2623               FALL  1       
I__535/I                                 LocalMux                   0      2623               FALL  1       
I__535/O                                 LocalMux                   309    2932               FALL  1       
I__539/I                                 InMux                      0      2932               FALL  1       
I__539/O                                 InMux                      217    3149               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/in0     LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/lcout   LogicCell40_SEQ_MODE_0000  386    3535               FALL  2       
I__316/I                                 Odrv4                      0      3535               FALL  1       
I__316/O                                 Odrv4                      372    3906               FALL  1       
I__318/I                                 LocalMux                   0      3906               FALL  1       
I__318/O                                 LocalMux                   309    4215               FALL  1       
I__319/I                                 InMux                      0      4215               FALL  1       
I__319/O                                 InMux                      217    4432               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/in1    LogicCell40_SEQ_MODE_0000  0      4432               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/lcout  LogicCell40_SEQ_MODE_0000  379    4811               FALL  1       
I__558/I                                 Odrv4                      0      4811               FALL  1       
I__558/O                                 Odrv4                      372    5183               FALL  1       
I__559/I                                 Span4Mux_v                 0      5183               FALL  1       
I__559/O                                 Span4Mux_v                 372    5555               FALL  1       
I__560/I                                 Span4Mux_h                 0      5555               FALL  1       
I__560/O                                 Span4Mux_h                 316    5870               FALL  1       
I__561/I                                 Span4Mux_s2_h              0      5870               FALL  1       
I__561/O                                 Span4Mux_s2_h              203    6074               FALL  1       
I__562/I                                 LocalMux                   0      6074               FALL  1       
I__562/O                                 LocalMux                   309    6382               FALL  1       
I__563/I                                 IoInMux                    0      6382               FALL  1       
I__563/O                                 IoInMux                    217    6600               FALL  1       
DIOW_PRIn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6600               FALL  1       
DIOW_PRIn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   8605               RISE  1       
DIOW_PRIn_obuf_iopad/DIN                 IO_PAD                     0      8605               RISE  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2292   10897              RISE  1       
DIOW_PRIn                                U110_TOP                   0      10897              RISE  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : PCS0
Pad to Pad Delay : 10999

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
PCS0                                     U110_TOP                   0      0                  FALL  1       
PCS0_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
PCS0_ibuf_iopad/DOUT                     IO_PAD                     460    460                FALL  1       
PCS0_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
PCS0_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__366/I                                 Odrv12                     0      923                FALL  1       
I__366/O                                 Odrv12                     540    1463               FALL  1       
I__367/I                                 Span12Mux_h                0      1463               FALL  1       
I__367/O                                 Span12Mux_h                540    2003               FALL  1       
I__368/I                                 Sp12to4                    0      2003               FALL  1       
I__368/O                                 Sp12to4                    449    2452               FALL  1       
I__370/I                                 Span4Mux_v                 0      2452               FALL  1       
I__370/O                                 Span4Mux_v                 372    2824               FALL  1       
I__372/I                                 LocalMux                   0      2824               FALL  1       
I__372/O                                 LocalMux                   309    3132               FALL  1       
I__374/I                                 InMux                      0      3132               FALL  1       
I__374/O                                 InMux                      217    3350               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/in3     LogicCell40_SEQ_MODE_0000  0      3350               FALL  1       
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/lcout   LogicCell40_SEQ_MODE_0000  288    3637               FALL  2       
I__316/I                                 Odrv4                      0      3637               FALL  1       
I__316/O                                 Odrv4                      372    4009               FALL  1       
I__318/I                                 LocalMux                   0      4009               FALL  1       
I__318/O                                 LocalMux                   309    4317               FALL  1       
I__319/I                                 InMux                      0      4317               FALL  1       
I__319/O                                 InMux                      217    4535               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/in1    LogicCell40_SEQ_MODE_0000  0      4535               FALL  1       
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/lcout  LogicCell40_SEQ_MODE_0000  379    4914               FALL  1       
I__558/I                                 Odrv4                      0      4914               FALL  1       
I__558/O                                 Odrv4                      372    5285               FALL  1       
I__559/I                                 Span4Mux_v                 0      5285               FALL  1       
I__559/O                                 Span4Mux_v                 372    5657               FALL  1       
I__560/I                                 Span4Mux_h                 0      5657               FALL  1       
I__560/O                                 Span4Mux_h                 316    5973               FALL  1       
I__561/I                                 Span4Mux_s2_h              0      5973               FALL  1       
I__561/O                                 Span4Mux_s2_h              203    6176               FALL  1       
I__562/I                                 LocalMux                   0      6176               FALL  1       
I__562/O                                 LocalMux                   309    6485               FALL  1       
I__563/I                                 IoInMux                    0      6485               FALL  1       
I__563/O                                 IoInMux                    217    6702               FALL  1       
DIOW_PRIn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6702               FALL  1       
DIOW_PRIn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   8708               RISE  1       
DIOW_PRIn_obuf_iopad/DIN                 IO_PAD                     0      8708               RISE  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2292   10999              RISE  1       
DIOW_PRIn                                U110_TOP                   0      10999              RISE  1       

6.6.8::Path details for port: DIOW_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : RnW
Pad to Pad Delay : 10630

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                      U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                      IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__420/I                                 Odrv12                     0      1003               FALL  1       
I__420/O                                 Odrv12                     540    1543               FALL  1       
I__421/I                                 Span12Mux_v                0      1543               FALL  1       
I__421/O                                 Span12Mux_v                540    2083               FALL  1       
I__423/I                                 Sp12to4                    0      2083               FALL  1       
I__423/O                                 Sp12to4                    449    2532               FALL  1       
I__428/I                                 Span4Mux_h                 0      2532               FALL  1       
I__428/O                                 Span4Mux_h                 316    2847               FALL  1       
I__432/I                                 Span4Mux_v                 0      2847               FALL  1       
I__432/O                                 Span4Mux_v                 372    3219               FALL  1       
I__436/I                                 LocalMux                   0      3219               FALL  1       
I__436/O                                 LocalMux                   309    3528               FALL  1       
I__441/I                                 InMux                      0      3528               FALL  1       
I__441/O                                 InMux                      217    3745               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/in1    LogicCell40_SEQ_MODE_0000  0      3745               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/lcout  LogicCell40_SEQ_MODE_0000  400    4145               RISE  1       
I__448/I                                 Odrv12                     0      4145               RISE  1       
I__448/O                                 Odrv12                     491    4636               RISE  1       
I__449/I                                 Span12Mux_s9_h             0      4636               RISE  1       
I__449/O                                 Span12Mux_s9_h             393    5029               RISE  1       
I__450/I                                 Sp12to4                    0      5029               RISE  1       
I__450/O                                 Sp12to4                    428    5456               RISE  1       
I__451/I                                 IoSpan4Mux                 0      5456               RISE  1       
I__451/O                                 IoSpan4Mux                 288    5744               RISE  1       
I__452/I                                 LocalMux                   0      5744               RISE  1       
I__452/O                                 LocalMux                   330    6074               RISE  1       
I__453/I                                 IoInMux                    0      6074               RISE  1       
I__453/O                                 IoInMux                    259    6333               RISE  1       
DIOW_SECn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6333               RISE  1       
DIOW_SECn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   8339               RISE  1       
DIOW_SECn_obuf_iopad/DIN                 IO_PAD                     0      8339               RISE  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2292   10630              RISE  1       
DIOW_SECn                                U110_TOP                   0      10630              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : SCS0
Pad to Pad Delay : 10684

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS0                                     U110_TOP                   0      0                  FALL  1       
SCS0_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
SCS0_ibuf_iopad/DOUT                     IO_PAD                     460    460                FALL  1       
SCS0_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SCS0_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__375/I                                 Odrv12                     0      923                FALL  1       
I__375/O                                 Odrv12                     540    1463               FALL  1       
I__376/I                                 Span12Mux_h                0      1463               FALL  1       
I__376/O                                 Span12Mux_h                540    2003               FALL  1       
I__377/I                                 Span12Mux_v                0      2003               FALL  1       
I__377/O                                 Span12Mux_v                540    2543               FALL  1       
I__378/I                                 LocalMux                   0      2543               FALL  1       
I__378/O                                 LocalMux                   309    2852               FALL  1       
I__380/I                                 InMux                      0      2852               FALL  1       
I__380/O                                 InMux                      217    3069               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/in3     LogicCell40_SEQ_MODE_0000  0      3069               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/lcout   LogicCell40_SEQ_MODE_0000  288    3357               FALL  2       
I__455/I                                 LocalMux                   0      3357               FALL  1       
I__455/O                                 LocalMux                   309    3665               FALL  1       
I__457/I                                 InMux                      0      3665               FALL  1       
I__457/O                                 InMux                      217    3883               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/in3    LogicCell40_SEQ_MODE_0000  0      3883               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/lcout  LogicCell40_SEQ_MODE_0000  316    4198               RISE  1       
I__448/I                                 Odrv12                     0      4198               RISE  1       
I__448/O                                 Odrv12                     491    4689               RISE  1       
I__449/I                                 Span12Mux_s9_h             0      4689               RISE  1       
I__449/O                                 Span12Mux_s9_h             393    5082               RISE  1       
I__450/I                                 Sp12to4                    0      5082               RISE  1       
I__450/O                                 Sp12to4                    428    5510               RISE  1       
I__451/I                                 IoSpan4Mux                 0      5510               RISE  1       
I__451/O                                 IoSpan4Mux                 288    5797               RISE  1       
I__452/I                                 LocalMux                   0      5797               RISE  1       
I__452/O                                 LocalMux                   330    6127               RISE  1       
I__453/I                                 IoInMux                    0      6127               RISE  1       
I__453/O                                 IoInMux                    259    6386               RISE  1       
DIOW_SECn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6386               RISE  1       
DIOW_SECn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   8392               RISE  1       
DIOW_SECn_obuf_iopad/DIN                 IO_PAD                     0      8392               RISE  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2292   10684              RISE  1       
DIOW_SECn                                U110_TOP                   0      10684              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : SCS1
Pad to Pad Delay : 11062

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
SCS1                                     U110_TOP                   0      0                  FALL  1       
SCS1_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
SCS1_ibuf_iopad/DOUT                     IO_PAD                     460    460                FALL  1       
SCS1_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SCS1_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__351/I                                 Odrv12                     0      923                FALL  1       
I__351/O                                 Odrv12                     540    1463               FALL  1       
I__352/I                                 Span12Mux_h                0      1463               FALL  1       
I__352/O                                 Span12Mux_h                540    2003               FALL  1       
I__353/I                                 Sp12to4                    0      2003               FALL  1       
I__353/O                                 Sp12to4                    449    2452               FALL  1       
I__355/I                                 Span4Mux_v                 0      2452               FALL  1       
I__355/O                                 Span4Mux_v                 372    2824               FALL  1       
I__357/I                                 LocalMux                   0      2824               FALL  1       
I__357/O                                 LocalMux                   309    3132               FALL  1       
I__359/I                                 InMux                      0      3132               FALL  1       
I__359/O                                 InMux                      217    3350               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/in0     LogicCell40_SEQ_MODE_0000  0      3350               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/lcout   LogicCell40_SEQ_MODE_0000  386    3735               FALL  2       
I__455/I                                 LocalMux                   0      3735               FALL  1       
I__455/O                                 LocalMux                   309    4044               FALL  1       
I__457/I                                 InMux                      0      4044               FALL  1       
I__457/O                                 InMux                      217    4261               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/in3    LogicCell40_SEQ_MODE_0000  0      4261               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/lcout  LogicCell40_SEQ_MODE_0000  316    4577               RISE  1       
I__448/I                                 Odrv12                     0      4577               RISE  1       
I__448/O                                 Odrv12                     491    5068               RISE  1       
I__449/I                                 Span12Mux_s9_h             0      5068               RISE  1       
I__449/O                                 Span12Mux_s9_h             393    5461               RISE  1       
I__450/I                                 Sp12to4                    0      5461               RISE  1       
I__450/O                                 Sp12to4                    428    5888               RISE  1       
I__451/I                                 IoSpan4Mux                 0      5888               RISE  1       
I__451/O                                 IoSpan4Mux                 288    6176               RISE  1       
I__452/I                                 LocalMux                   0      6176               RISE  1       
I__452/O                                 LocalMux                   330    6506               RISE  1       
I__453/I                                 IoInMux                    0      6506               RISE  1       
I__453/O                                 IoInMux                    259    6765               RISE  1       
DIOW_SECn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6765               RISE  1       
DIOW_SECn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   8771               RISE  1       
DIOW_SECn_obuf_iopad/DIN                 IO_PAD                     0      8771               RISE  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2292   11062              RISE  1       
DIOW_SECn                                U110_TOP                   0      11062              RISE  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 12166

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                  U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                  IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__529/I                                 Odrv12                     0      1003               FALL  1       
I__529/O                                 Odrv12                     540    1543               FALL  1       
I__530/I                                 Span12Mux_h                0      1543               FALL  1       
I__530/O                                 Span12Mux_h                540    2083               FALL  1       
I__532/I                                 Sp12to4                    0      2083               FALL  1       
I__532/O                                 Sp12to4                    449    2532               FALL  1       
I__536/I                                 Span4Mux_h                 0      2532               FALL  1       
I__536/O                                 Span4Mux_h                 316    2847               FALL  1       
I__540/I                                 Span4Mux_v                 0      2847               FALL  1       
I__540/O                                 Span4Mux_v                 372    3219               FALL  1       
I__542/I                                 Span4Mux_v                 0      3219               FALL  1       
I__542/O                                 Span4Mux_v                 372    3591               FALL  1       
I__546/I                                 Span4Mux_v                 0      3591               FALL  1       
I__546/O                                 Span4Mux_v                 372    3963               FALL  1       
I__550/I                                 LocalMux                   0      3963               FALL  1       
I__550/O                                 LocalMux                   309    4271               FALL  1       
I__554/I                                 InMux                      0      4271               FALL  1       
I__554/O                                 InMux                      217    4489               FALL  1       
I__557/I                                 CascadeMux                 0      4489               FALL  1       
I__557/O                                 CascadeMux                 0      4489               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/in2     LogicCell40_SEQ_MODE_0000  0      4489               FALL  1       
U110_ATA.un2_DIOR_SECn_LC_18_7_7/lcout   LogicCell40_SEQ_MODE_0000  351    4839               FALL  2       
I__455/I                                 LocalMux                   0      4839               FALL  1       
I__455/O                                 LocalMux                   309    5148               FALL  1       
I__457/I                                 InMux                      0      5148               FALL  1       
I__457/O                                 InMux                      217    5365               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/in3    LogicCell40_SEQ_MODE_0000  0      5365               FALL  1       
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/lcout  LogicCell40_SEQ_MODE_0000  316    5681               RISE  1       
I__448/I                                 Odrv12                     0      5681               RISE  1       
I__448/O                                 Odrv12                     491    6172               RISE  1       
I__449/I                                 Span12Mux_s9_h             0      6172               RISE  1       
I__449/O                                 Span12Mux_s9_h             393    6565               RISE  1       
I__450/I                                 Sp12to4                    0      6565               RISE  1       
I__450/O                                 Sp12to4                    428    6992               RISE  1       
I__451/I                                 IoSpan4Mux                 0      6992               RISE  1       
I__451/O                                 IoSpan4Mux                 288    7280               RISE  1       
I__452/I                                 LocalMux                   0      7280               RISE  1       
I__452/O                                 LocalMux                   330    7610               RISE  1       
I__453/I                                 IoInMux                    0      7610               RISE  1       
I__453/O                                 IoInMux                    259    7869               RISE  1       
DIOW_SECn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      7869               RISE  1       
DIOW_SECn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   9875               RISE  1       
DIOW_SECn_obuf_iopad/DIN                 IO_PAD                     0      9875               RISE  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2292   12166              RISE  1       
DIOW_SECn                                U110_TOP                   0      12166              RISE  1       

6.6.9::Path details for port: IDEDIR    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEDIR
Input Port       : RnW
Pad to Pad Delay : 8905

Pad to Pad Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                               U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT               IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__420/I                          Odrv12                     0      1003               FALL  1       
I__420/O                          Odrv12                     540    1543               FALL  1       
I__421/I                          Span12Mux_v                0      1543               FALL  1       
I__421/O                          Span12Mux_v                540    2083               FALL  1       
I__422/I                          LocalMux                   0      2083               FALL  1       
I__422/O                          LocalMux                   309    2392               FALL  1       
I__427/I                          InMux                      0      2392               FALL  1       
I__427/O                          InMux                      217    2609               FALL  1       
IDEDIR_obuf_RNO_LC_24_6_2/in3     LogicCell40_SEQ_MODE_0000  0      2609               FALL  1       
IDEDIR_obuf_RNO_LC_24_6_2/lcout   LogicCell40_SEQ_MODE_0000  288    2897               FALL  1       
I__414/I                          Odrv4                      0      2897               FALL  1       
I__414/O                          Odrv4                      372    3268               FALL  1       
I__415/I                          Span4Mux_s1_h              0      3268               FALL  1       
I__415/O                          Span4Mux_s1_h              168    3437               FALL  1       
I__416/I                          IoSpan4Mux                 0      3437               FALL  1       
I__416/O                          IoSpan4Mux                 323    3759               FALL  1       
I__417/I                          IoSpan4Mux                 0      3759               FALL  1       
I__417/O                          IoSpan4Mux                 323    4082               FALL  1       
I__418/I                          LocalMux                   0      4082               FALL  1       
I__418/O                          LocalMux                   309    4390               FALL  1       
I__419/I                          IoInMux                    0      4390               FALL  1       
I__419/O                          IoInMux                    217    4608               FALL  1       
IDEDIR_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4608               FALL  1       
IDEDIR_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6614               RISE  1       
IDEDIR_obuf_iopad/DIN             IO_PAD                     0      6614               RISE  1       
IDEDIR_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8905               RISE  1       
IDEDIR                            U110_TOP                   0      8905               RISE  1       

6.6.10::Path details for port: IDEHRENn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : RESETn
Pad to Pad Delay : 10305

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                       U110_TOP                   0      0                  FALL  1       
RESETn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
RESETn_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
RESETn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RESETn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__485/I                                     Odrv12                     0      923                FALL  1       
I__485/O                                     Odrv12                     540    1463               FALL  1       
I__486/I                                     Span12Mux_h                0      1463               FALL  1       
I__486/O                                     Span12Mux_h                540    2003               FALL  1       
I__489/I                                     Sp12to4                    0      2003               FALL  1       
I__489/O                                     Sp12to4                    449    2452               FALL  1       
I__492/I                                     Span4Mux_h                 0      2452               FALL  1       
I__492/O                                     Span4Mux_h                 316    2767               FALL  1       
I__495/I                                     Span4Mux_v                 0      2767               FALL  1       
I__495/O                                     Span4Mux_v                 372    3139               FALL  1       
I__500/I                                     LocalMux                   0      3139               FALL  1       
I__500/O                                     LocalMux                   309    3448               FALL  1       
I__505/I                                     InMux                      0      3448               FALL  1       
I__505/O                                     InMux                      217    3665               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_18_7_5/in3    LogicCell40_SEQ_MODE_0000  0      3665               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_18_7_5/lcout  LogicCell40_SEQ_MODE_0000  316    3981               RISE  1       
I__388/I                                     Odrv12                     0      3981               RISE  1       
I__388/O                                     Odrv12                     491    4472               RISE  1       
I__389/I                                     Sp12to4                    0      4472               RISE  1       
I__389/O                                     Sp12to4                    428    4900               RISE  1       
I__390/I                                     Span4Mux_s3_h              0      4900               RISE  1       
I__390/O                                     Span4Mux_s3_h              231    5131               RISE  1       
I__391/I                                     IoSpan4Mux                 0      5131               RISE  1       
I__391/O                                     IoSpan4Mux                 288    5419               RISE  1       
I__392/I                                     LocalMux                   0      5419               RISE  1       
I__392/O                                     LocalMux                   330    5748               RISE  1       
I__393/I                                     IoInMux                    0      5748               RISE  1       
I__393/O                                     IoInMux                    259    6008               RISE  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      6008               RISE  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2006   8013               RISE  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      8013               RISE  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2292   10305              RISE  1       
IDEHRENn                                     U110_TOP                   0      10305              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : RnW
Pad to Pad Delay : 10687

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                          U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                          IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__420/I                                     Odrv12                     0      1003               FALL  1       
I__420/O                                     Odrv12                     540    1543               FALL  1       
I__421/I                                     Span12Mux_v                0      1543               FALL  1       
I__421/O                                     Span12Mux_v                540    2083               FALL  1       
I__425/I                                     Span12Mux_s4_h             0      2083               FALL  1       
I__425/O                                     Span12Mux_s4_h             217    2300               FALL  1       
I__430/I                                     Sp12to4                    0      2300               FALL  1       
I__430/O                                     Sp12to4                    449    2749               FALL  1       
I__434/I                                     Span4Mux_h                 0      2749               FALL  1       
I__434/O                                     Span4Mux_h                 316    3065               FALL  1       
I__438/I                                     Span4Mux_v                 0      3065               FALL  1       
I__438/O                                     Span4Mux_v                 372    3437               FALL  1       
I__444/I                                     LocalMux                   0      3437               FALL  1       
I__444/O                                     LocalMux                   309    3745               FALL  1       
I__447/I                                     InMux                      0      3745               FALL  1       
I__447/O                                     InMux                      217    3963               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_18_7_5/in1    LogicCell40_SEQ_MODE_0000  0      3963               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_18_7_5/lcout  LogicCell40_SEQ_MODE_0000  400    4362               RISE  1       
I__388/I                                     Odrv12                     0      4362               RISE  1       
I__388/O                                     Odrv12                     491    4853               RISE  1       
I__389/I                                     Sp12to4                    0      4853               RISE  1       
I__389/O                                     Sp12to4                    428    5281               RISE  1       
I__390/I                                     Span4Mux_s3_h              0      5281               RISE  1       
I__390/O                                     Span4Mux_s3_h              231    5513               RISE  1       
I__391/I                                     IoSpan4Mux                 0      5513               RISE  1       
I__391/O                                     IoSpan4Mux                 288    5800               RISE  1       
I__392/I                                     LocalMux                   0      5800               RISE  1       
I__392/O                                     LocalMux                   330    6130               RISE  1       
I__393/I                                     IoInMux                    0      6130               RISE  1       
I__393/O                                     IoInMux                    259    6389               RISE  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      6389               RISE  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2006   8395               RISE  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      8395               RISE  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2292   10687              RISE  1       
IDEHRENn                                     U110_TOP                   0      10687              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : ATA_ENn
Pad to Pad Delay : 11241

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                      U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                      IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__529/I                                     Odrv12                     0      1003               FALL  1       
I__529/O                                     Odrv12                     540    1543               FALL  1       
I__530/I                                     Span12Mux_h                0      1543               FALL  1       
I__530/O                                     Span12Mux_h                540    2083               FALL  1       
I__532/I                                     Sp12to4                    0      2083               FALL  1       
I__532/O                                     Sp12to4                    449    2532               FALL  1       
I__536/I                                     Span4Mux_h                 0      2532               FALL  1       
I__536/O                                     Span4Mux_h                 316    2847               FALL  1       
I__540/I                                     Span4Mux_v                 0      2847               FALL  1       
I__540/O                                     Span4Mux_v                 372    3219               FALL  1       
I__542/I                                     Span4Mux_v                 0      3219               FALL  1       
I__542/O                                     Span4Mux_v                 372    3591               FALL  1       
I__546/I                                     Span4Mux_v                 0      3591               FALL  1       
I__546/O                                     Span4Mux_v                 372    3963               FALL  1       
I__550/I                                     LocalMux                   0      3963               FALL  1       
I__550/O                                     LocalMux                   309    4271               FALL  1       
I__555/I                                     InMux                      0      4271               FALL  1       
I__555/O                                     InMux                      217    4489               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_18_7_5/in0    LogicCell40_SEQ_MODE_0000  0      4489               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_18_7_5/lcout  LogicCell40_SEQ_MODE_0000  386    4874               FALL  1       
I__388/I                                     Odrv12                     0      4874               FALL  1       
I__388/O                                     Odrv12                     540    5414               FALL  1       
I__389/I                                     Sp12to4                    0      5414               FALL  1       
I__389/O                                     Sp12to4                    449    5863               FALL  1       
I__390/I                                     Span4Mux_s3_h              0      5863               FALL  1       
I__390/O                                     Span4Mux_s3_h              231    6095               FALL  1       
I__391/I                                     IoSpan4Mux                 0      6095               FALL  1       
I__391/O                                     IoSpan4Mux                 323    6417               FALL  1       
I__392/I                                     LocalMux                   0      6417               FALL  1       
I__392/O                                     LocalMux                   309    6726               FALL  1       
I__393/I                                     IoInMux                    0      6726               FALL  1       
I__393/O                                     IoInMux                    217    6943               FALL  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      6943               FALL  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2006   8949               RISE  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      8949               RISE  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2292   11241              RISE  1       
IDEHRENn                                     U110_TOP                   0      11241              RISE  1       

6.6.11::Path details for port: IDEHWENn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : RESETn
Pad to Pad Delay : 10438

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                       U110_TOP                   0      0                  FALL  1       
RESETn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
RESETn_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
RESETn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RESETn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__485/I                                     Odrv12                     0      923                FALL  1       
I__485/O                                     Odrv12                     540    1463               FALL  1       
I__486/I                                     Span12Mux_h                0      1463               FALL  1       
I__486/O                                     Span12Mux_h                540    2003               FALL  1       
I__489/I                                     Sp12to4                    0      2003               FALL  1       
I__489/O                                     Sp12to4                    449    2452               FALL  1       
I__492/I                                     Span4Mux_h                 0      2452               FALL  1       
I__492/O                                     Span4Mux_h                 316    2767               FALL  1       
I__495/I                                     Span4Mux_v                 0      2767               FALL  1       
I__495/O                                     Span4Mux_v                 372    3139               FALL  1       
I__502/I                                     LocalMux                   0      3139               FALL  1       
I__502/O                                     LocalMux                   309    3448               FALL  1       
I__510/I                                     InMux                      0      3448               FALL  1       
I__510/O                                     InMux                      217    3665               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_19_7_4/in3    LogicCell40_SEQ_MODE_0000  0      3665               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_19_7_4/lcout  LogicCell40_SEQ_MODE_0000  288    3953               FALL  1       
I__522/I                                     Odrv4                      0      3953               FALL  1       
I__522/O                                     Odrv4                      372    4324               FALL  1       
I__523/I                                     Span4Mux_v                 0      4324               FALL  1       
I__523/O                                     Span4Mux_v                 372    4696               FALL  1       
I__524/I                                     Span4Mux_v                 0      4696               FALL  1       
I__524/O                                     Span4Mux_v                 372    5068               FALL  1       
I__525/I                                     Span4Mux_h                 0      5068               FALL  1       
I__525/O                                     Span4Mux_h                 316    5383               FALL  1       
I__526/I                                     Span4Mux_s3_h              0      5383               FALL  1       
I__526/O                                     Span4Mux_s3_h              231    5615               FALL  1       
I__527/I                                     LocalMux                   0      5615               FALL  1       
I__527/O                                     LocalMux                   309    5923               FALL  1       
I__528/I                                     IoInMux                    0      5923               FALL  1       
I__528/O                                     IoInMux                    217    6141               FALL  1       
IDEHWENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      6141               FALL  1       
IDEHWENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2006   8147               RISE  1       
IDEHWENn_obuf_iopad/DIN                      IO_PAD                     0      8147               RISE  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2292   10438              RISE  1       
IDEHWENn                                     U110_TOP                   0      10438              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : RnW
Pad to Pad Delay : 10616

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                          U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                          IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__420/I                                     Odrv12                     0      1003               FALL  1       
I__420/O                                     Odrv12                     540    1543               FALL  1       
I__421/I                                     Span12Mux_v                0      1543               FALL  1       
I__421/O                                     Span12Mux_v                540    2083               FALL  1       
I__423/I                                     Sp12to4                    0      2083               FALL  1       
I__423/O                                     Sp12to4                    449    2532               FALL  1       
I__428/I                                     Span4Mux_h                 0      2532               FALL  1       
I__428/O                                     Span4Mux_h                 316    2847               FALL  1       
I__432/I                                     Span4Mux_v                 0      2847               FALL  1       
I__432/O                                     Span4Mux_v                 372    3219               FALL  1       
I__436/I                                     LocalMux                   0      3219               FALL  1       
I__436/O                                     LocalMux                   309    3528               FALL  1       
I__442/I                                     InMux                      0      3528               FALL  1       
I__442/O                                     InMux                      217    3745               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_19_7_4/in0    LogicCell40_SEQ_MODE_0000  0      3745               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_19_7_4/lcout  LogicCell40_SEQ_MODE_0000  386    4131               FALL  1       
I__522/I                                     Odrv4                      0      4131               FALL  1       
I__522/O                                     Odrv4                      372    4503               FALL  1       
I__523/I                                     Span4Mux_v                 0      4503               FALL  1       
I__523/O                                     Span4Mux_v                 372    4874               FALL  1       
I__524/I                                     Span4Mux_v                 0      4874               FALL  1       
I__524/O                                     Span4Mux_v                 372    5246               FALL  1       
I__525/I                                     Span4Mux_h                 0      5246               FALL  1       
I__525/O                                     Span4Mux_h                 316    5562               FALL  1       
I__526/I                                     Span4Mux_s3_h              0      5562               FALL  1       
I__526/O                                     Span4Mux_s3_h              231    5793               FALL  1       
I__527/I                                     LocalMux                   0      5793               FALL  1       
I__527/O                                     LocalMux                   309    6102               FALL  1       
I__528/I                                     IoInMux                    0      6102               FALL  1       
I__528/O                                     IoInMux                    217    6319               FALL  1       
IDEHWENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      6319               FALL  1       
IDEHWENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2006   8325               RISE  1       
IDEHWENn_obuf_iopad/DIN                      IO_PAD                     0      8325               RISE  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2292   10616              RISE  1       
IDEHWENn                                     U110_TOP                   0      10616              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : ATA_ENn
Pad to Pad Delay : 11353

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                      U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                      IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__529/I                                     Odrv12                     0      1003               FALL  1       
I__529/O                                     Odrv12                     540    1543               FALL  1       
I__530/I                                     Span12Mux_h                0      1543               FALL  1       
I__530/O                                     Span12Mux_h                540    2083               FALL  1       
I__532/I                                     Sp12to4                    0      2083               FALL  1       
I__532/O                                     Sp12to4                    449    2532               FALL  1       
I__536/I                                     Span4Mux_h                 0      2532               FALL  1       
I__536/O                                     Span4Mux_h                 316    2847               FALL  1       
I__540/I                                     Span4Mux_v                 0      2847               FALL  1       
I__540/O                                     Span4Mux_v                 372    3219               FALL  1       
I__542/I                                     Span4Mux_v                 0      3219               FALL  1       
I__542/O                                     Span4Mux_v                 372    3591               FALL  1       
I__546/I                                     Span4Mux_v                 0      3591               FALL  1       
I__546/O                                     Span4Mux_v                 372    3963               FALL  1       
I__551/I                                     LocalMux                   0      3963               FALL  1       
I__551/O                                     LocalMux                   309    4271               FALL  1       
I__556/I                                     InMux                      0      4271               FALL  1       
I__556/O                                     InMux                      217    4489               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_19_7_4/in1    LogicCell40_SEQ_MODE_0000  0      4489               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_19_7_4/lcout  LogicCell40_SEQ_MODE_0000  379    4867               FALL  1       
I__522/I                                     Odrv4                      0      4867               FALL  1       
I__522/O                                     Odrv4                      372    5239               FALL  1       
I__523/I                                     Span4Mux_v                 0      5239               FALL  1       
I__523/O                                     Span4Mux_v                 372    5611               FALL  1       
I__524/I                                     Span4Mux_v                 0      5611               FALL  1       
I__524/O                                     Span4Mux_v                 372    5982               FALL  1       
I__525/I                                     Span4Mux_h                 0      5982               FALL  1       
I__525/O                                     Span4Mux_h                 316    6298               FALL  1       
I__526/I                                     Span4Mux_s3_h              0      6298               FALL  1       
I__526/O                                     Span4Mux_s3_h              231    6529               FALL  1       
I__527/I                                     LocalMux                   0      6529               FALL  1       
I__527/O                                     LocalMux                   309    6838               FALL  1       
I__528/I                                     IoInMux                    0      6838               FALL  1       
I__528/O                                     IoInMux                    217    7056               FALL  1       
IDEHWENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      7056               FALL  1       
IDEHWENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2006   9061               RISE  1       
IDEHWENn_obuf_iopad/DIN                      IO_PAD                     0      9061               RISE  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2292   11353              RISE  1       
IDEHWENn                                     U110_TOP                   0      11353              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/ce
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk
Setup Constraint : 12500p
Path slack       : 9077p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           14977

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2525
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_1/lcout                                LogicCell40_SEQ_MODE_1000    540              3375   9077  RISE       6
I__475/I                                                         LocalMux                       0              3375   9077  RISE       1
I__475/O                                                         LocalMux                     330              3705   9077  RISE       1
I__479/I                                                         InMux                          0              3705   9077  RISE       1
I__479/O                                                         InMux                        259              3964   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_1_LC_18_6_4/in3    LogicCell40_SEQ_MODE_0000      0              3964   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_1_LC_18_6_4/ltout  LogicCell40_SEQ_MODE_0000    274              4238   9077  FALL       1
I__309/I                                                         CascadeMux                     0              4238   9077  FALL       1
I__309/O                                                         CascadeMux                     0              4238   9077  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_18_6_5/in2    LogicCell40_SEQ_MODE_0000      0              4238   9077  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_18_6_5/lcout  LogicCell40_SEQ_MODE_0000    379              4617   9077  RISE       1
I__341/I                                                         Odrv4                          0              4617   9077  RISE       1
I__341/O                                                         Odrv4                        351              4967   9077  RISE       1
I__342/I                                                         LocalMux                       0              4967   9077  RISE       1
I__342/O                                                         LocalMux                     330              5297   9077  RISE       1
I__343/I                                                         CEMux                          0              5297   9077  RISE       1
I__343/O                                                         CEMux                        603              5900   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/ce           LogicCell40_SEQ_MODE_1001      0              5900   9077  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                                 GlobalMux                      0              2168  FALL       1
I__190/O                                                 GlobalMux                     77              2245  FALL       1
I__197/I                                                 ClkMux                         0              2245  FALL       1
I__197/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk
Setup Constraint : 12500p
Path slack       : 10311p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           14654

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_1/lcout                      LogicCell40_SEQ_MODE_1000    540              3375   9077  RISE       6
I__476/I                                               LocalMux                       0              3375  10311  RISE       1
I__476/O                                               LocalMux                     330              3705  10311  RISE       1
I__481/I                                               InMux                          0              3705  10311  RISE       1
I__481/O                                               InMux                        259              3964  10311  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_RNO_0_LC_18_7_2/in1    LogicCell40_SEQ_MODE_0000      0              3964  10311  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_RNO_0_LC_18_7_2/ltout  LogicCell40_SEQ_MODE_0000    379              4343  10311  FALL       1
I__224/I                                               CascadeMux                     0              4343  10311  FALL       1
I__224/O                                               CascadeMux                     0              4343  10311  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/in2          LogicCell40_SEQ_MODE_1000      0              4343  10311  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk
Setup Constraint : 12500p
Path slack       : 10613p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           14577

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_1/lcout                        LogicCell40_SEQ_MODE_1000    540              3375   9077  RISE       6
I__478/I                                                 LocalMux                       0              3375  10612  RISE       1
I__478/O                                                 LocalMux                     330              3705  10612  RISE       1
I__484/I                                                 InMux                          0              3705  10612  RISE       1
I__484/O                                                 InMux                        259              3964  10612  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/in1  LogicCell40_SEQ_MODE_1001      0              3964  10612  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                                 GlobalMux                      0              2168  FALL       1
I__190/O                                                 GlobalMux                     77              2245  FALL       1
I__197/I                                                 ClkMux                         0              2245  FALL       1
I__197/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk
Setup Constraint : 12500p
Path slack       : 10613p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           14577

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_1/lcout                  LogicCell40_SEQ_MODE_1000    540              3375   9077  RISE       6
I__476/I                                           LocalMux                       0              3375  10311  RISE       1
I__476/O                                           LocalMux                     330              3705  10311  RISE       1
I__482/I                                           InMux                          0              3705  10612  RISE       1
I__482/O                                           InMux                        259              3964  10612  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/in1  LogicCell40_SEQ_MODE_1000      0              3964  10612  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk
Setup Constraint : 12500p
Path slack       : 10739p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           14703

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_1/lcout             LogicCell40_SEQ_MODE_1000    540              3375   9077  RISE       6
I__477/I                                      LocalMux                       0              3375  10739  RISE       1
I__477/O                                      LocalMux                     330              3705  10739  RISE       1
I__483/I                                      InMux                          0              3705  10739  RISE       1
I__483/O                                      InMux                        259              3964  10739  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/in3  LogicCell40_SEQ_MODE_1000      0              3964  10739  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__198/I                                            ClkMux                         0              2245  FALL       1
I__198/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk
Setup Constraint : 25000p
Path slack       : 20133p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  20133  RISE       3
I__304/I                                                          LocalMux                       0              3375  20133  RISE       1
I__304/O                                                          LocalMux                     330              3705  20133  RISE       1
I__306/I                                                          InMux                          0              3705  20133  RISE       1
I__306/O                                                          InMux                        259              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/in0                     LogicCell40_SEQ_MODE_0000      0              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/lcout                   LogicCell40_SEQ_MODE_0000    449              4413  20133  RISE       7
I__278/I                                                          LocalMux                       0              4413  20133  RISE       1
I__278/O                                                          LocalMux                     330              4743  20133  RISE       1
I__281/I                                                          InMux                          0              4743  20133  RISE       1
I__281/O                                                          InMux                        259              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/in3                     LogicCell40_SEQ_MODE_0000      0              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/lcout                   LogicCell40_SEQ_MODE_0000    316              5318  20133  RISE       2
I__123/I                                                          LocalMux                       0              5318  20133  RISE       1
I__123/O                                                          LocalMux                     330              5648  20133  RISE       1
I__125/I                                                          InMux                          0              5648  20133  RISE       1
I__125/O                                                          InMux                        259              5907  20133  RISE       1
I__127/I                                                          CascadeMux                     0              5907  20133  RISE       1
I__127/O                                                          CascadeMux                     0              5907  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/in2                        LogicCell40_SEQ_MODE_0000      0              5907  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6139  20133  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/carryin   LogicCell40_SEQ_MODE_0000      0              6139  20133  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/carryout  LogicCell40_SEQ_MODE_0000    126              6265  20133  RISE       2
I__212/I                                                          InMux                          0              6265  20133  RISE       1
I__212/O                                                          InMux                        259              6524  20133  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/in3       LogicCell40_SEQ_MODE_0000      0              6524  20133  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/lcout     LogicCell40_SEQ_MODE_0000    316              6840  20133  RISE       1
I__213/I                                                          LocalMux                       0              6840  20133  RISE       1
I__213/O                                                          LocalMux                     330              7169  20133  RISE       1
I__214/I                                                          InMux                          0              7169  20133  RISE       1
I__214/O                                                          InMux                        259              7429  20133  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in3                              LogicCell40_SEQ_MODE_1000      0              7429  20133  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk
Setup Constraint : 25000p
Path slack       : 20132p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7303
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout                         LogicCell40_SEQ_MODE_1000    540              3375  20133  RISE       3
I__304/I                                                       LocalMux                       0              3375  20133  RISE       1
I__304/O                                                       LocalMux                     330              3705  20133  RISE       1
I__306/I                                                       InMux                          0              3705  20133  RISE       1
I__306/O                                                       InMux                        259              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/in0                  LogicCell40_SEQ_MODE_0000      0              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/lcout                LogicCell40_SEQ_MODE_0000    449              4413  20133  RISE       7
I__278/I                                                       LocalMux                       0              4413  20133  RISE       1
I__278/O                                                       LocalMux                     330              4743  20133  RISE       1
I__281/I                                                       InMux                          0              4743  20133  RISE       1
I__281/O                                                       InMux                        259              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/in3                  LogicCell40_SEQ_MODE_0000      0              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/lcout                LogicCell40_SEQ_MODE_0000    316              5318  20133  RISE       2
I__123/I                                                       LocalMux                       0              5318  20133  RISE       1
I__123/O                                                       LocalMux                     330              5648  20133  RISE       1
I__125/I                                                       InMux                          0              5648  20133  RISE       1
I__125/O                                                       InMux                        259              5907  20133  RISE       1
I__127/I                                                       CascadeMux                     0              5907  20133  RISE       1
I__127/O                                                       CascadeMux                     0              5907  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/in2                     LogicCell40_SEQ_MODE_0000      0              5907  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/carryout                LogicCell40_SEQ_MODE_0000    231              6139  20133  RISE       2
I__118/I                                                       InMux                          0              6139  20133  RISE       1
I__118/O                                                       InMux                        259              6398  20133  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/in3    LogicCell40_SEQ_MODE_0000      0              6398  20133  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/lcout  LogicCell40_SEQ_MODE_0000    316              6714  20133  RISE       1
I__119/I                                                       LocalMux                       0              6714  20133  RISE       1
I__119/O                                                       LocalMux                     330              7043  20133  RISE       1
I__120/I                                                       InMux                          0              7043  20133  RISE       1
I__120/O                                                       InMux                        259              7303  20133  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/in1                           LogicCell40_SEQ_MODE_1000      0              7303  20133  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_7_LC_18_5_7/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_18_5_7/clk
Setup Constraint : 25000p
Path slack       : 20407p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7155
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  20133  RISE       3
I__304/I                                                          LocalMux                       0              3375  20133  RISE       1
I__304/O                                                          LocalMux                     330              3705  20133  RISE       1
I__306/I                                                          InMux                          0              3705  20133  RISE       1
I__306/O                                                          InMux                        259              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/in0                     LogicCell40_SEQ_MODE_0000      0              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/lcout                   LogicCell40_SEQ_MODE_0000    449              4413  20133  RISE       7
I__278/I                                                          LocalMux                       0              4413  20133  RISE       1
I__278/O                                                          LocalMux                     330              4743  20133  RISE       1
I__281/I                                                          InMux                          0              4743  20133  RISE       1
I__281/O                                                          InMux                        259              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/in3                     LogicCell40_SEQ_MODE_0000      0              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/lcout                   LogicCell40_SEQ_MODE_0000    316              5318  20133  RISE       2
I__123/I                                                          LocalMux                       0              5318  20133  RISE       1
I__123/O                                                          LocalMux                     330              5648  20133  RISE       1
I__125/I                                                          InMux                          0              5648  20133  RISE       1
I__125/O                                                          InMux                        259              5907  20133  RISE       1
I__127/I                                                          CascadeMux                     0              5907  20133  RISE       1
I__127/O                                                          CascadeMux                     0              5907  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/in2                        LogicCell40_SEQ_MODE_0000      0              5907  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6139  20133  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/carryin   LogicCell40_SEQ_MODE_0000      0              6139  20133  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/carryout  LogicCell40_SEQ_MODE_0000    126              6265  20133  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/carryin   LogicCell40_SEQ_MODE_0000      0              6265  20406  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/carryout  LogicCell40_SEQ_MODE_0000    126              6391  20406  RISE       2
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/carryin                          LogicCell40_SEQ_MODE_1000      0              6391  20406  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/carryout                         LogicCell40_SEQ_MODE_1000    126              6517  20406  RISE       2
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/carryin                          LogicCell40_SEQ_MODE_1000      0              6517  20406  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/carryout                         LogicCell40_SEQ_MODE_1000    126              6643  20406  RISE       2
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/carryin                          LogicCell40_SEQ_MODE_1000      0              6643  20406  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/carryout                         LogicCell40_SEQ_MODE_1000    126              6770  20406  RISE       2
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/carryin                          LogicCell40_SEQ_MODE_1000      0              6770  20406  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/carryout                         LogicCell40_SEQ_MODE_1000    126              6896  20406  RISE       1
I__207/I                                                          InMux                          0              6896  20406  RISE       1
I__207/O                                                          InMux                        259              7155  20406  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_18_5_7/in3                              LogicCell40_SEQ_MODE_1000      0              7155  20406  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_18_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk
Setup Constraint : 25000p
Path slack       : 20533p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3654
-------------------------------------   ---- 
End-of-path arrival time (ps)           7029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  20133  RISE       3
I__304/I                                                          LocalMux                       0              3375  20133  RISE       1
I__304/O                                                          LocalMux                     330              3705  20133  RISE       1
I__306/I                                                          InMux                          0              3705  20133  RISE       1
I__306/O                                                          InMux                        259              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/in0                     LogicCell40_SEQ_MODE_0000      0              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/lcout                   LogicCell40_SEQ_MODE_0000    449              4413  20133  RISE       7
I__278/I                                                          LocalMux                       0              4413  20133  RISE       1
I__278/O                                                          LocalMux                     330              4743  20133  RISE       1
I__281/I                                                          InMux                          0              4743  20133  RISE       1
I__281/O                                                          InMux                        259              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/in3                     LogicCell40_SEQ_MODE_0000      0              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/lcout                   LogicCell40_SEQ_MODE_0000    316              5318  20133  RISE       2
I__123/I                                                          LocalMux                       0              5318  20133  RISE       1
I__123/O                                                          LocalMux                     330              5648  20133  RISE       1
I__125/I                                                          InMux                          0              5648  20133  RISE       1
I__125/O                                                          InMux                        259              5907  20133  RISE       1
I__127/I                                                          CascadeMux                     0              5907  20133  RISE       1
I__127/O                                                          CascadeMux                     0              5907  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/in2                        LogicCell40_SEQ_MODE_0000      0              5907  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6139  20133  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/carryin   LogicCell40_SEQ_MODE_0000      0              6139  20133  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/carryout  LogicCell40_SEQ_MODE_0000    126              6265  20133  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/carryin   LogicCell40_SEQ_MODE_0000      0              6265  20406  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/carryout  LogicCell40_SEQ_MODE_0000    126              6391  20406  RISE       2
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/carryin                          LogicCell40_SEQ_MODE_1000      0              6391  20406  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/carryout                         LogicCell40_SEQ_MODE_1000    126              6517  20406  RISE       2
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/carryin                          LogicCell40_SEQ_MODE_1000      0              6517  20406  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/carryout                         LogicCell40_SEQ_MODE_1000    126              6643  20406  RISE       2
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/carryin                          LogicCell40_SEQ_MODE_1000      0              6643  20406  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/carryout                         LogicCell40_SEQ_MODE_1000    126              6770  20406  RISE       2
I__208/I                                                          InMux                          0              6770  20532  RISE       1
I__208/O                                                          InMux                        259              7029  20532  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/in3                              LogicCell40_SEQ_MODE_1000      0              7029  20532  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_5_LC_18_5_5/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_18_5_5/clk
Setup Constraint : 25000p
Path slack       : 20659p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  20133  RISE       3
I__304/I                                                          LocalMux                       0              3375  20133  RISE       1
I__304/O                                                          LocalMux                     330              3705  20133  RISE       1
I__306/I                                                          InMux                          0              3705  20133  RISE       1
I__306/O                                                          InMux                        259              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/in0                     LogicCell40_SEQ_MODE_0000      0              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/lcout                   LogicCell40_SEQ_MODE_0000    449              4413  20133  RISE       7
I__278/I                                                          LocalMux                       0              4413  20133  RISE       1
I__278/O                                                          LocalMux                     330              4743  20133  RISE       1
I__281/I                                                          InMux                          0              4743  20133  RISE       1
I__281/O                                                          InMux                        259              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/in3                     LogicCell40_SEQ_MODE_0000      0              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/lcout                   LogicCell40_SEQ_MODE_0000    316              5318  20133  RISE       2
I__123/I                                                          LocalMux                       0              5318  20133  RISE       1
I__123/O                                                          LocalMux                     330              5648  20133  RISE       1
I__125/I                                                          InMux                          0              5648  20133  RISE       1
I__125/O                                                          InMux                        259              5907  20133  RISE       1
I__127/I                                                          CascadeMux                     0              5907  20133  RISE       1
I__127/O                                                          CascadeMux                     0              5907  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/in2                        LogicCell40_SEQ_MODE_0000      0              5907  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6139  20133  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/carryin   LogicCell40_SEQ_MODE_0000      0              6139  20133  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/carryout  LogicCell40_SEQ_MODE_0000    126              6265  20133  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/carryin   LogicCell40_SEQ_MODE_0000      0              6265  20406  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/carryout  LogicCell40_SEQ_MODE_0000    126              6391  20406  RISE       2
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/carryin                          LogicCell40_SEQ_MODE_1000      0              6391  20406  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/carryout                         LogicCell40_SEQ_MODE_1000    126              6517  20406  RISE       2
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/carryin                          LogicCell40_SEQ_MODE_1000      0              6517  20406  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/carryout                         LogicCell40_SEQ_MODE_1000    126              6643  20406  RISE       2
I__209/I                                                          InMux                          0              6643  20659  RISE       1
I__209/O                                                          InMux                        259              6903  20659  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/in3                              LogicCell40_SEQ_MODE_1000      0              6903  20659  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk
Setup Constraint : 25000p
Path slack       : 20750p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3437
-------------------------------------   ---- 
End-of-path arrival time (ps)           6812
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout           LogicCell40_SEQ_MODE_1000    540              3375  20133  RISE       3
I__304/I                                         LocalMux                       0              3375  20133  RISE       1
I__304/O                                         LocalMux                     330              3705  20133  RISE       1
I__306/I                                         InMux                          0              3705  20133  RISE       1
I__306/O                                         InMux                        259              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/in0    LogicCell40_SEQ_MODE_0000      0              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413  20133  RISE       7
I__278/I                                         LocalMux                       0              4413  20133  RISE       1
I__278/O                                         LocalMux                     330              4743  20133  RISE       1
I__281/I                                         InMux                          0              4743  20133  RISE       1
I__281/O                                         InMux                        259              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/in3    LogicCell40_SEQ_MODE_0000      0              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/lcout  LogicCell40_SEQ_MODE_0000    316              5318  20133  RISE       2
I__124/I                                         LocalMux                       0              5318  20750  RISE       1
I__124/O                                         LocalMux                     330              5648  20750  RISE       1
I__126/I                                         InMux                          0              5648  20750  RISE       1
I__126/O                                         InMux                        259              5907  20750  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/in3       LogicCell40_SEQ_MODE_0000      0              5907  20750  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/lcout     LogicCell40_SEQ_MODE_0000    316              6223  20750  RISE       1
I__121/I                                         LocalMux                       0              6223  20750  RISE       1
I__121/O                                         LocalMux                     330              6552  20750  RISE       1
I__122/I                                         InMux                          0              6552  20750  RISE       1
I__122/O                                         InMux                        259              6812  20750  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/in3             LogicCell40_SEQ_MODE_1000      0              6812  20750  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_4_LC_18_5_4/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_18_5_4/clk
Setup Constraint : 25000p
Path slack       : 20785p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  20133  RISE       3
I__304/I                                                          LocalMux                       0              3375  20133  RISE       1
I__304/O                                                          LocalMux                     330              3705  20133  RISE       1
I__306/I                                                          InMux                          0              3705  20133  RISE       1
I__306/O                                                          InMux                        259              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/in0                     LogicCell40_SEQ_MODE_0000      0              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/lcout                   LogicCell40_SEQ_MODE_0000    449              4413  20133  RISE       7
I__278/I                                                          LocalMux                       0              4413  20133  RISE       1
I__278/O                                                          LocalMux                     330              4743  20133  RISE       1
I__281/I                                                          InMux                          0              4743  20133  RISE       1
I__281/O                                                          InMux                        259              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/in3                     LogicCell40_SEQ_MODE_0000      0              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/lcout                   LogicCell40_SEQ_MODE_0000    316              5318  20133  RISE       2
I__123/I                                                          LocalMux                       0              5318  20133  RISE       1
I__123/O                                                          LocalMux                     330              5648  20133  RISE       1
I__125/I                                                          InMux                          0              5648  20133  RISE       1
I__125/O                                                          InMux                        259              5907  20133  RISE       1
I__127/I                                                          CascadeMux                     0              5907  20133  RISE       1
I__127/O                                                          CascadeMux                     0              5907  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/in2                        LogicCell40_SEQ_MODE_0000      0              5907  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6139  20133  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/carryin   LogicCell40_SEQ_MODE_0000      0              6139  20133  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/carryout  LogicCell40_SEQ_MODE_0000    126              6265  20133  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/carryin   LogicCell40_SEQ_MODE_0000      0              6265  20406  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/carryout  LogicCell40_SEQ_MODE_0000    126              6391  20406  RISE       2
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/carryin                          LogicCell40_SEQ_MODE_1000      0              6391  20406  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/carryout                         LogicCell40_SEQ_MODE_1000    126              6517  20406  RISE       2
I__210/I                                                          InMux                          0              6517  20785  RISE       1
I__210/O                                                          InMux                        259              6777  20785  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/in3                              LogicCell40_SEQ_MODE_1000      0              6777  20785  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk
Setup Constraint : 25000p
Path slack       : 20912p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3275
-------------------------------------   ---- 
End-of-path arrival time (ps)           6650
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  20133  RISE       3
I__304/I                                                          LocalMux                       0              3375  20133  RISE       1
I__304/O                                                          LocalMux                     330              3705  20133  RISE       1
I__306/I                                                          InMux                          0              3705  20133  RISE       1
I__306/O                                                          InMux                        259              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/in0                     LogicCell40_SEQ_MODE_0000      0              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/lcout                   LogicCell40_SEQ_MODE_0000    449              4413  20133  RISE       7
I__278/I                                                          LocalMux                       0              4413  20133  RISE       1
I__278/O                                                          LocalMux                     330              4743  20133  RISE       1
I__281/I                                                          InMux                          0              4743  20133  RISE       1
I__281/O                                                          InMux                        259              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/in3                     LogicCell40_SEQ_MODE_0000      0              5002  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_5_4/lcout                   LogicCell40_SEQ_MODE_0000    316              5318  20133  RISE       2
I__123/I                                                          LocalMux                       0              5318  20133  RISE       1
I__123/O                                                          LocalMux                     330              5648  20133  RISE       1
I__125/I                                                          InMux                          0              5648  20133  RISE       1
I__125/O                                                          InMux                        259              5907  20133  RISE       1
I__127/I                                                          CascadeMux                     0              5907  20133  RISE       1
I__127/O                                                          CascadeMux                     0              5907  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/in2                        LogicCell40_SEQ_MODE_0000      0              5907  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6139  20133  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/carryin   LogicCell40_SEQ_MODE_0000      0              6139  20133  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/carryout  LogicCell40_SEQ_MODE_0000    126              6265  20133  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/carryin   LogicCell40_SEQ_MODE_0000      0              6265  20406  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/carryout  LogicCell40_SEQ_MODE_0000    126              6391  20406  RISE       2
I__211/I                                                          InMux                          0              6391  20911  RISE       1
I__211/O                                                          InMux                        259              6650  20911  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/in3                              LogicCell40_SEQ_MODE_1000      0              6650  20911  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk
Setup Constraint : 25000p
Path slack       : 21009p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27365

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6356
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout           LogicCell40_SEQ_MODE_1000    540              3375  20133  RISE       3
I__304/I                                         LocalMux                       0              3375  20133  RISE       1
I__304/O                                         LocalMux                     330              3705  20133  RISE       1
I__306/I                                         InMux                          0              3705  20133  RISE       1
I__306/O                                         InMux                        259              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/in0    LogicCell40_SEQ_MODE_0000      0              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413  20133  RISE       7
I__278/I                                         LocalMux                       0              4413  20133  RISE       1
I__278/O                                         LocalMux                     330              4743  20133  RISE       1
I__282/I                                         InMux                          0              4743  21009  RISE       1
I__282/O                                         InMux                        259              5002  21009  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_17_5_5/in0    LogicCell40_SEQ_MODE_0000      0              5002  21009  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_17_5_5/ltout  LogicCell40_SEQ_MODE_0000    386              5388  21009  FALL       1
I__116/I                                         CascadeMux                     0              5388  21009  FALL       1
I__116/O                                         CascadeMux                     0              5388  21009  FALL       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_17_5_6/in2    LogicCell40_SEQ_MODE_0000      0              5388  21009  FALL       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_17_5_6/lcout  LogicCell40_SEQ_MODE_0000    379              5767  21009  RISE       1
I__114/I                                         LocalMux                       0              5767  21009  RISE       1
I__114/O                                         LocalMux                     330              6096  21009  RISE       1
I__115/I                                         InMux                          0              6096  21009  RISE       1
I__115/O                                         InMux                        259              6356  21009  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in0             LogicCell40_SEQ_MODE_1000      0              6356  21009  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.ATA_TACK_LC_18_6_1/in2
Capture Clock    : U110_ATA.ATA_TACK_LC_18_6_1/clk
Setup Constraint : 25000p
Path slack       : 21094p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           27513

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6419
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout           LogicCell40_SEQ_MODE_1000    540              3375  20133  RISE       3
I__304/I                                         LocalMux                       0              3375  20133  RISE       1
I__304/O                                         LocalMux                     330              3705  20133  RISE       1
I__306/I                                         InMux                          0              3705  20133  RISE       1
I__306/O                                         InMux                        259              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/in0    LogicCell40_SEQ_MODE_0000      0              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413  20133  RISE       7
I__278/I                                         LocalMux                       0              4413  20133  RISE       1
I__278/O                                         LocalMux                     330              4743  20133  RISE       1
I__282/I                                         InMux                          0              4743  21009  RISE       1
I__282/O                                         InMux                        259              5002  21009  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_17_5_5/in0    LogicCell40_SEQ_MODE_0000      0              5002  21009  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_17_5_5/lcout  LogicCell40_SEQ_MODE_0000    449              5451  21094  RISE       2
I__203/I                                         LocalMux                       0              5451  21094  RISE       1
I__203/O                                         LocalMux                     330              5781  21094  RISE       1
I__205/I                                         InMux                          0              5781  21094  RISE       1
I__205/O                                         InMux                        259              6040  21094  RISE       1
U110_ATA.ATA_TACK_RNO_1_LC_18_6_0/in1            LogicCell40_SEQ_MODE_0000      0              6040  21094  RISE       1
U110_ATA.ATA_TACK_RNO_1_LC_18_6_0/ltout          LogicCell40_SEQ_MODE_0000    379              6419  21094  FALL       1
I__202/I                                         CascadeMux                     0              6419  21094  FALL       1
I__202/O                                         CascadeMux                     0              6419  21094  FALL       1
U110_ATA.ATA_TACK_LC_18_6_1/in2                  LogicCell40_SEQ_MODE_1000      0              6419  21094  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk
Setup Constraint : 25000p
Path slack       : 21374p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27365

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5991
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375  20722  RISE       8
I__265/I                                         LocalMux                       0              3375  20722  RISE       1
I__265/O                                         LocalMux                     330              3705  20722  RISE       1
I__269/I                                         InMux                          0              3705  20722  RISE       1
I__269/O                                         InMux                        259              3964  20722  RISE       1
U110_ATA.CYCLE_COUNT_RNIE7KJ1_1_LC_17_5_3/in0    LogicCell40_SEQ_MODE_0000      0              3964  20722  RISE       1
U110_ATA.CYCLE_COUNT_RNIE7KJ1_1_LC_17_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              4413  21374  RISE       3
I__176/I                                         LocalMux                       0              4413  21374  RISE       1
I__176/O                                         LocalMux                     330              4743  21374  RISE       1
I__179/I                                         InMux                          0              4743  21374  RISE       1
I__179/O                                         InMux                        259              5002  21374  RISE       1
U110_ATA.ATA_START_RNIEVJR3_LC_17_6_1/in1        LogicCell40_SEQ_MODE_0000      0              5002  21374  RISE       1
U110_ATA.ATA_START_RNIEVJR3_LC_17_6_1/lcout      LogicCell40_SEQ_MODE_0000    400              5402  21374  RISE       2
I__172/I                                         LocalMux                       0              5402  21374  RISE       1
I__172/O                                         LocalMux                     330              5732  21374  RISE       1
I__174/I                                         InMux                          0              5732  21374  RISE       1
I__174/O                                         InMux                        259              5991  21374  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/in0             LogicCell40_SEQ_MODE_1000      0              5991  21374  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk
Setup Constraint : 25000p
Path slack       : 21395p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6040
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout           LogicCell40_SEQ_MODE_1000    540              3375  20133  RISE       3
I__304/I                                         LocalMux                       0              3375  20133  RISE       1
I__304/O                                         LocalMux                     330              3705  20133  RISE       1
I__306/I                                         InMux                          0              3705  20133  RISE       1
I__306/O                                         InMux                        259              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/in0    LogicCell40_SEQ_MODE_0000      0              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413  20133  RISE       7
I__278/I                                         LocalMux                       0              4413  20133  RISE       1
I__278/O                                         LocalMux                     330              4743  20133  RISE       1
I__282/I                                         InMux                          0              4743  21009  RISE       1
I__282/O                                         InMux                        259              5002  21009  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_17_5_5/in0    LogicCell40_SEQ_MODE_0000      0              5002  21009  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_17_5_5/lcout  LogicCell40_SEQ_MODE_0000    449              5451  21094  RISE       2
I__204/I                                         LocalMux                       0              5451  21395  RISE       1
I__204/O                                         LocalMux                     330              5781  21395  RISE       1
I__206/I                                         InMux                          0              5781  21395  RISE       1
I__206/O                                         InMux                        259              6040  21395  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/in1             LogicCell40_SEQ_MODE_1000      0              6040  21395  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.RW_EN_LC_17_7_3/in1
Capture Clock    : U110_ATA.RW_EN_LC_17_7_3/clk
Setup Constraint : 25000p
Path slack       : 21528p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout             LogicCell40_SEQ_MODE_1000    540              3375  20133  RISE       3
I__304/I                                           LocalMux                       0              3375  20133  RISE       1
I__304/O                                           LocalMux                     330              3705  20133  RISE       1
I__306/I                                           InMux                          0              3705  20133  RISE       1
I__306/O                                           InMux                        259              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/in0      LogicCell40_SEQ_MODE_0000      0              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/lcout    LogicCell40_SEQ_MODE_0000    449              4413  20133  RISE       7
I__279/I                                           LocalMux                       0              4413  21458  RISE       1
I__279/O                                           LocalMux                     330              4743  21458  RISE       1
I__284/I                                           InMux                          0              4743  21528  RISE       1
I__284/O                                           InMux                        259              5002  21528  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_17_6_5/in3    LogicCell40_SEQ_MODE_0000      0              5002  21528  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_17_6_5/lcout  LogicCell40_SEQ_MODE_0000    316              5318  21528  RISE       1
I__159/I                                           LocalMux                       0              5318  21528  RISE       1
I__159/O                                           LocalMux                     330              5648  21528  RISE       1
I__160/I                                           InMux                          0              5648  21528  RISE       1
I__160/O                                           InMux                        259              5907  21528  RISE       1
U110_ATA.RW_EN_LC_17_7_3/in1                       LogicCell40_SEQ_MODE_1000      0              5907  21528  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__194/I                                            ClkMux                         0              2527  RISE       1
I__194/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_17_6_7/in3
Capture Clock    : U110_ATA.ATA_CYCLE_LC_17_6_7/clk
Setup Constraint : 25000p
Path slack       : 21571p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5991
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375  20722  RISE       8
I__265/I                                         LocalMux                       0              3375  20722  RISE       1
I__265/O                                         LocalMux                     330              3705  20722  RISE       1
I__269/I                                         InMux                          0              3705  20722  RISE       1
I__269/O                                         InMux                        259              3964  20722  RISE       1
U110_ATA.CYCLE_COUNT_RNIE7KJ1_1_LC_17_5_3/in0    LogicCell40_SEQ_MODE_0000      0              3964  20722  RISE       1
U110_ATA.CYCLE_COUNT_RNIE7KJ1_1_LC_17_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              4413  21374  RISE       3
I__176/I                                         LocalMux                       0              4413  21374  RISE       1
I__176/O                                         LocalMux                     330              4743  21374  RISE       1
I__179/I                                         InMux                          0              4743  21374  RISE       1
I__179/O                                         InMux                        259              5002  21374  RISE       1
U110_ATA.ATA_START_RNIEVJR3_LC_17_6_1/in1        LogicCell40_SEQ_MODE_0000      0              5002  21374  RISE       1
U110_ATA.ATA_START_RNIEVJR3_LC_17_6_1/lcout      LogicCell40_SEQ_MODE_0000    400              5402  21374  RISE       2
I__171/I                                         LocalMux                       0              5402  21570  RISE       1
I__171/O                                         LocalMux                     330              5732  21570  RISE       1
I__173/I                                         InMux                          0              5732  21570  RISE       1
I__173/O                                         InMux                        259              5991  21570  RISE       1
U110_ATA.ATA_CYCLE_LC_17_6_7/in3                 LogicCell40_SEQ_MODE_1000      0              5991  21570  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_17_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk
Setup Constraint : 25000p
Path slack       : 21766p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           27463

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout           LogicCell40_SEQ_MODE_1000    540              3375  20133  RISE       3
I__304/I                                         LocalMux                       0              3375  20133  RISE       1
I__304/O                                         LocalMux                     330              3705  20133  RISE       1
I__306/I                                         InMux                          0              3705  20133  RISE       1
I__306/O                                         InMux                        259              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/in0    LogicCell40_SEQ_MODE_0000      0              3964  20133  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/lcout  LogicCell40_SEQ_MODE_0000    449              4413  20133  RISE       7
I__278/I                                         LocalMux                       0              4413  20133  RISE       1
I__278/O                                         LocalMux                     330              4743  20133  RISE       1
I__282/I                                         InMux                          0              4743  21009  RISE       1
I__282/O                                         InMux                        259              5002  21009  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_17_5_5/in0    LogicCell40_SEQ_MODE_0000      0              5002  21009  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_17_5_5/ltout  LogicCell40_SEQ_MODE_0000    386              5388  21009  FALL       1
I__116/I                                         CascadeMux                     0              5388  21009  FALL       1
I__116/O                                         CascadeMux                     0              5388  21009  FALL       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_17_5_6/in2    LogicCell40_SEQ_MODE_0000      0              5388  21009  FALL       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_17_5_6/ltout  LogicCell40_SEQ_MODE_0000    309              5697  21767  RISE       1
I__113/I                                         CascadeMux                     0              5697  21767  RISE       1
I__113/O                                         CascadeMux                     0              5697  21767  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/in2             LogicCell40_SEQ_MODE_1000      0              5697  21767  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_17_6_7/in2
Capture Clock    : U110_ATA.ATA_CYCLE_LC_17_6_7/clk
Setup Constraint : 25000p
Path slack       : 21843p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           27463

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout           LogicCell40_SEQ_MODE_1000    540              3375  20722  RISE       8
I__265/I                                         LocalMux                       0              3375  20722  RISE       1
I__265/O                                         LocalMux                     330              3705  20722  RISE       1
I__269/I                                         InMux                          0              3705  20722  RISE       1
I__269/O                                         InMux                        259              3964  20722  RISE       1
U110_ATA.CYCLE_COUNT_RNIE7KJ1_1_LC_17_5_3/in0    LogicCell40_SEQ_MODE_0000      0              3964  20722  RISE       1
U110_ATA.CYCLE_COUNT_RNIE7KJ1_1_LC_17_5_3/lcout  LogicCell40_SEQ_MODE_0000    449              4413  21374  RISE       3
I__178/I                                         Odrv4                          0              4413  21844  RISE       1
I__178/O                                         Odrv4                        351              4764  21844  RISE       1
I__181/I                                         LocalMux                       0              4764  21844  RISE       1
I__181/O                                         LocalMux                     330              5094  21844  RISE       1
I__182/I                                         InMux                          0              5094  21844  RISE       1
I__182/O                                         InMux                        259              5353  21844  RISE       1
U110_ATA.ATA_CYCLE_RNO_0_LC_17_6_6/in3           LogicCell40_SEQ_MODE_0000      0              5353  21844  RISE       1
U110_ATA.ATA_CYCLE_RNO_0_LC_17_6_6/ltout         LogicCell40_SEQ_MODE_0000    267              5620  21844  RISE       1
I__175/I                                         CascadeMux                     0              5620  21844  RISE       1
I__175/O                                         CascadeMux                     0              5620  21844  RISE       1
U110_ATA.ATA_CYCLE_LC_17_6_7/in2                 LogicCell40_SEQ_MODE_1000      0              5620  21844  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_17_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/lcout
Path End         : U110_ATA.ATA_TACK_LC_18_6_1/in3
Capture Clock    : U110_ATA.ATA_TACK_LC_18_6_1/clk
Setup Constraint : 25000p
Path slack       : 22069p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5493
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/lcout   LogicCell40_SEQ_MODE_1000    540              3375  20834  RISE       6
I__231/I                                 LocalMux                       0              3375  21150  RISE       1
I__231/O                                 LocalMux                     330              3705  21150  RISE       1
I__236/I                                 InMux                          0              3705  22068  RISE       1
I__236/O                                 InMux                        259              3964  22068  RISE       1
U110_ATA.ATA_TACK_RNO_0_LC_17_6_3/in0    LogicCell40_SEQ_MODE_0000      0              3964  22068  RISE       1
U110_ATA.ATA_TACK_RNO_0_LC_17_6_3/lcout  LogicCell40_SEQ_MODE_0000    449              4413  22068  RISE       1
I__199/I                                 Odrv12                         0              4413  22068  RISE       1
I__199/O                                 Odrv12                       491              4904  22068  RISE       1
I__200/I                                 LocalMux                       0              4904  22068  RISE       1
I__200/O                                 LocalMux                     330              5234  22068  RISE       1
I__201/I                                 InMux                          0              5234  22068  RISE       1
I__201/O                                 InMux                        259              5493  22068  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/in3          LogicCell40_SEQ_MODE_1000      0              5493  22068  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.RW_EN_LC_17_7_3/in3
Capture Clock    : U110_ATA.RW_EN_LC_17_7_3/clk
Setup Constraint : 25000p
Path slack       : 22244p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout           LogicCell40_SEQ_MODE_1000    540              3375  20133  RISE       3
I__304/I                                         LocalMux                       0              3375  20133  RISE       1
I__304/O                                         LocalMux                     330              3705  20133  RISE       1
I__307/I                                         InMux                          0              3705  21781  RISE       1
I__307/O                                         InMux                        259              3964  21781  RISE       1
U110_ATA.CYCLE_COUNT_RNIOHKJ1_5_LC_18_6_2/in0    LogicCell40_SEQ_MODE_0000      0              3964  21781  RISE       1
U110_ATA.CYCLE_COUNT_RNIOHKJ1_5_LC_18_6_2/ltout  LogicCell40_SEQ_MODE_0000    386              4350  21781  FALL       1
I__314/I                                         CascadeMux                     0              4350  21781  FALL       1
I__314/O                                         CascadeMux                     0              4350  21781  FALL       1
U110_ATA.CYCLE_COUNT_RNI1UBQ2_7_LC_18_6_3/in2    LogicCell40_SEQ_MODE_0000      0              4350  21781  FALL       1
U110_ATA.CYCLE_COUNT_RNI1UBQ2_7_LC_18_6_3/lcout  LogicCell40_SEQ_MODE_0000    379              4729  21781  RISE       2
I__311/I                                         LocalMux                       0              4729  22244  RISE       1
I__311/O                                         LocalMux                     330              5058  22244  RISE       1
I__313/I                                         InMux                          0              5058  22244  RISE       1
I__313/O                                         InMux                        259              5318  22244  RISE       1
U110_ATA.RW_EN_LC_17_7_3/in3                     LogicCell40_SEQ_MODE_1000      0              5318  22244  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__194/I                                            ClkMux                         0              2527  RISE       1
I__194/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk
Setup Constraint : 25000p
Path slack       : 22412p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27007

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/lcout          LogicCell40_SEQ_MODE_1000    540              3017  22272  RISE       2
I__394/I                                                     LocalMux                       0              3017  22412  RISE       1
I__394/O                                                     LocalMux                     330              3346  22412  RISE       1
I__396/I                                                     InMux                          0              3346  22412  RISE       1
I__396/O                                                     InMux                        259              3606  22412  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_18_7_1/in1    LogicCell40_SEQ_MODE_0000      0              3606  22412  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_18_7_1/lcout  LogicCell40_SEQ_MODE_0000    400              4006  22412  RISE       3
I__516/I                                                     LocalMux                       0              4006  22412  RISE       1
I__516/O                                                     LocalMux                     330              4335  22412  RISE       1
I__519/I                                                     InMux                          0              4335  22412  RISE       1
I__519/O                                                     InMux                        259              4595  22412  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/in0      LogicCell40_SEQ_MODE_1001      0              4595  22412  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                                 GlobalMux                      0              2168  FALL       1
I__190/O                                                 GlobalMux                     77              2245  FALL       1
I__197/I                                                 ClkMux                         0              2245  FALL       1
I__197/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk
Setup Constraint : 25000p
Path slack       : 22412p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27007

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/lcout          LogicCell40_SEQ_MODE_1000    540              3017  22272  RISE       2
I__394/I                                                     LocalMux                       0              3017  22412  RISE       1
I__394/O                                                     LocalMux                     330              3346  22412  RISE       1
I__396/I                                                     InMux                          0              3346  22412  RISE       1
I__396/O                                                     InMux                        259              3606  22412  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_18_7_1/in1    LogicCell40_SEQ_MODE_0000      0              3606  22412  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_18_7_1/lcout  LogicCell40_SEQ_MODE_0000    400              4006  22412  RISE       3
I__517/I                                                     LocalMux                       0              4006  22412  RISE       1
I__517/O                                                     LocalMux                     330              4335  22412  RISE       1
I__520/I                                                     InMux                          0              4335  22412  RISE       1
I__520/O                                                     InMux                        259              4595  22412  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/in0                 LogicCell40_SEQ_MODE_1000      0              4595  22412  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__198/I                                            ClkMux                         0              2245  FALL       1
I__198/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk
Setup Constraint : 25000p
Path slack       : 22412p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27007

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/lcout          LogicCell40_SEQ_MODE_1000    540              3017  22272  RISE       2
I__394/I                                                     LocalMux                       0              3017  22412  RISE       1
I__394/O                                                     LocalMux                     330              3346  22412  RISE       1
I__396/I                                                     InMux                          0              3346  22412  RISE       1
I__396/O                                                     InMux                        259              3606  22412  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_18_7_1/in1    LogicCell40_SEQ_MODE_0000      0              3606  22412  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_18_7_1/lcout  LogicCell40_SEQ_MODE_0000    400              4006  22412  RISE       3
I__518/I                                                     LocalMux                       0              4006  22412  RISE       1
I__518/O                                                     LocalMux                     330              4335  22412  RISE       1
I__521/I                                                     InMux                          0              4335  22412  RISE       1
I__521/O                                                     InMux                        259              4595  22412  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/in0            LogicCell40_SEQ_MODE_1000      0              4595  22412  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_START_LC_17_6_2/lcout
Path End         : U110_ATA.ATA_START_LC_17_6_2/in3
Capture Clock    : U110_ATA.ATA_START_LC_17_6_2/clk
Setup Constraint : 25000p
Path slack       : 22693p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_START_LC_17_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              3375  21458  RISE       1
I__104/I                                    LocalMux                       0              3375  21458  RISE       1
I__104/O                                    LocalMux                     330              3705  21458  RISE       1
I__105/I                                    InMux                          0              3705  21458  RISE       1
I__105/O                                    InMux                        259              3964  21458  RISE       1
U110_ATA.ATA_START_RNI20BK_LC_17_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3964  21458  RISE       1
U110_ATA.ATA_START_RNI20BK_LC_17_6_0/lcout  LogicCell40_SEQ_MODE_0000    316              4280  21458  RISE       3
I__185/I                                    LocalMux                       0              4280  22265  RISE       1
I__185/O                                    LocalMux                     330              4610  22265  RISE       1
I__188/I                                    InMux                          0              4610  22693  RISE       1
I__188/O                                    InMux                        259              4869  22693  RISE       1
U110_ATA.ATA_START_LC_17_6_2/in3            LogicCell40_SEQ_MODE_1000      0              4869  22693  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/clk
Setup Constraint : 25000p
Path slack       : 23401p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27007

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3017  22188  RISE       4
I__399/I                                             LocalMux                       0              3017  22496  RISE       1
I__399/O                                             LocalMux                     330              3346  22496  RISE       1
I__403/I                                             InMux                          0              3346  23401  RISE       1
I__403/O                                             InMux                        259              3606  23401  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/in0    LogicCell40_SEQ_MODE_1000      0              3606  23401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_1/lcout
Path End         : U110_ATA.ATA_TACK_LC_18_6_1/in0
Capture Clock    : U110_ATA.ATA_TACK_LC_18_6_1/clk
Setup Constraint : 25000p
Path slack       : 23401p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27365

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              3375  23401  RISE       6
I__475/I                           LocalMux                       0              3375  23401  RISE       1
I__475/O                           LocalMux                     330              3705  23401  RISE       1
I__480/I                           InMux                          0              3705  23401  RISE       1
I__480/O                           InMux                        259              3964  23401  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/in0    LogicCell40_SEQ_MODE_1000      0              3964  23401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.RW_EN_LC_17_7_3/lcout
Path End         : U110_ATA.RW_EN_LC_17_7_3/in0
Capture Clock    : U110_ATA.RW_EN_LC_17_7_3/clk
Setup Constraint : 25000p
Path slack       : 23401p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27365

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__194/I                                            ClkMux                         0              2527  RISE       1
I__194/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.RW_EN_LC_17_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375  23401  RISE       5
I__458/I                        LocalMux                       0              3375  23401  RISE       1
I__458/O                        LocalMux                     330              3705  23401  RISE       1
I__460/I                        InMux                          0              3705  23401  RISE       1
I__460/O                        InMux                        259              3964  23401  RISE       1
U110_ATA.RW_EN_LC_17_7_3/in0    LogicCell40_SEQ_MODE_1000      0              3964  23401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__194/I                                            ClkMux                         0              2527  RISE       1
I__194/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_CYCLE_LC_17_6_7/lcout
Path End         : U110_ATA.ATA_START_LC_17_6_2/in0
Capture Clock    : U110_ATA.ATA_START_LC_17_6_2/clk
Setup Constraint : 25000p
Path slack       : 23401p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27365

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_17_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_CYCLE_LC_17_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  23401  RISE       2
I__168/I                            LocalMux                       0              3375  23401  RISE       1
I__168/O                            LocalMux                     330              3705  23401  RISE       1
I__170/I                            InMux                          0              3705  23401  RISE       1
I__170/O                            InMux                        259              3964  23401  RISE       1
U110_ATA.ATA_START_LC_17_6_2/in0    LogicCell40_SEQ_MODE_1000      0              3964  23401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk
Setup Constraint : 25000p
Path slack       : 23401p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27365

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20729  RISE       5
I__259/I                                LocalMux                       0              3375  23401  RISE       1
I__259/O                                LocalMux                     330              3705  23401  RISE       1
I__264/I                                InMux                          0              3705  23401  RISE       1
I__264/O                                InMux                        259              3964  23401  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/in0    LogicCell40_SEQ_MODE_1000      0              3964  23401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk
Setup Constraint : 25000p
Path slack       : 23401p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27007

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3017  22188  RISE       4
I__400/I                                             LocalMux                       0              3017  23401  RISE       1
I__400/O                                             LocalMux                     330              3346  23401  RISE       1
I__404/I                                             InMux                          0              3346  23401  RISE       1
I__404/O                                             InMux                        259              3606  23401  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/in0        LogicCell40_SEQ_MODE_1000      0              3606  23401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27077

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__198/I                                            ClkMux                         0              2245  FALL       1
I__198/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3017  21823  RISE       5
I__469/I                                        LocalMux                       0              3017  23471  RISE       1
I__469/O                                        LocalMux                     330              3346  23471  RISE       1
I__474/I                                        InMux                          0              3346  23471  RISE       1
I__474/O                                        InMux                        259              3606  23471  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3606  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__198/I                                            ClkMux                         0              2245  FALL       1
I__198/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27077

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3017  23471  RISE       2
I__215/I                                         LocalMux                       0              3017  23471  RISE       1
I__215/O                                         LocalMux                     330              3346  23471  RISE       1
I__217/I                                         InMux                          0              3346  23471  RISE       1
I__217/O                                         InMux                        259              3606  23471  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3606  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_7_LC_18_5_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_7_LC_18_5_7/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_18_5_7/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_18_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_7_LC_18_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20203  RISE       3
I__294/I                                LocalMux                       0              3375  23471  RISE       1
I__294/O                                LocalMux                     330              3705  23471  RISE       1
I__297/I                                InMux                          0              3705  23471  RISE       1
I__297/O                                InMux                        259              3964  23471  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_18_5_7/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_18_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_18_5_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_5_LC_18_5_5/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_18_5_5/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20182  RISE       3
I__300/I                                LocalMux                       0              3375  22952  RISE       1
I__300/O                                LocalMux                     330              3705  22952  RISE       1
I__303/I                                InMux                          0              3705  22952  RISE       1
I__303/O                                InMux                        259              3964  22952  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_18_5_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_4_LC_18_5_4/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_18_5_4/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20266  RISE       3
I__289/I                                LocalMux                       0              3375  22826  RISE       1
I__289/O                                LocalMux                     330              3705  22826  RISE       1
I__292/I                                InMux                          0              3705  22826  RISE       1
I__292/O                                InMux                        259              3964  22826  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/lcout
Path End         : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20764  RISE       6
I__245/I                                LocalMux                       0              3375  22700  RISE       1
I__245/O                                LocalMux                     330              3705  22700  RISE       1
I__251/I                                InMux                          0              3705  22700  RISE       1
I__251/O                                InMux                        259              3964  22700  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_CYCLE_LC_17_6_7/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_17_6_7/in1
Capture Clock    : U110_ATA.ATA_CYCLE_LC_17_6_7/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_17_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_CYCLE_LC_17_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  23401  RISE       2
I__168/I                            LocalMux                       0              3375  23401  RISE       1
I__168/O                            LocalMux                     330              3705  23401  RISE       1
I__169/I                            InMux                          0              3705  23471  RISE       1
I__169/O                            InMux                        259              3964  23471  RISE       1
U110_ATA.ATA_CYCLE_LC_17_6_7/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_17_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20722  RISE       8
I__265/I                                LocalMux                       0              3375  20722  RISE       1
I__265/O                                LocalMux                     330              3705  20722  RISE       1
I__271/I                                InMux                          0              3705  23471  RISE       1
I__271/O                                InMux                        259              3964  23471  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20133  RISE       3
I__305/I                                LocalMux                       0              3375  23078  RISE       1
I__305/O                                LocalMux                     330              3705  23078  RISE       1
I__308/I                                InMux                          0              3705  23078  RISE       1
I__308/O                                InMux                        259              3964  23078  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk
Setup Constraint : 25000p
Path slack       : 23597p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27203

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__198/I                                            ClkMux                         0              2245  FALL       1
I__198/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/lcout     LogicCell40_SEQ_MODE_1000    540              3017  21823  RISE       5
I__467/I                                           LocalMux                       0              3017  23233  RISE       1
I__467/O                                           LocalMux                     330              3346  23233  RISE       1
I__472/I                                           InMux                          0              3346  23597  RISE       1
I__472/O                                           InMux                        259              3606  23597  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/in3  LogicCell40_SEQ_MODE_1000      0              3606  23597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk
Setup Constraint : 25000p
Path slack       : 23597p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27203

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__198/I                                            ClkMux                         0              2245  FALL       1
I__198/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3017  21823  RISE       5
I__468/I                                                 LocalMux                       0              3017  23597  RISE       1
I__468/O                                                 LocalMux                     330              3346  23597  RISE       1
I__473/I                                                 InMux                          0              3346  23597  RISE       1
I__473/O                                                 InMux                        259              3606  23597  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/in3  LogicCell40_SEQ_MODE_1001      0              3606  23597  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                                 GlobalMux                      0              2168  FALL       1
I__190/O                                                 GlobalMux                     77              2245  FALL       1
I__197/I                                                 ClkMux                         0              2245  FALL       1
I__197/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : IDEHRENn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10662
---------------------------------------   ----- 
End-of-path arrival time (ps)             10662
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                       U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                                     Odrv12                         0               973   +INF  FALL       1
I__485/O                                     Odrv12                       540              1513   +INF  FALL       1
I__486/I                                     Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                                     Span12Mux_h                  540              2053   +INF  FALL       1
I__489/I                                     Sp12to4                        0              2053   +INF  FALL       1
I__489/O                                     Sp12to4                      449              2502   +INF  FALL       1
I__492/I                                     Span4Mux_h                     0              2502   +INF  FALL       1
I__492/O                                     Span4Mux_h                   316              2817   +INF  FALL       1
I__495/I                                     Span4Mux_v                     0              2817   +INF  FALL       1
I__495/O                                     Span4Mux_v                   372              3189   +INF  FALL       1
I__500/I                                     LocalMux                       0              3189   +INF  FALL       1
I__500/O                                     LocalMux                     309              3498   +INF  FALL       1
I__505/I                                     InMux                          0              3498   +INF  FALL       1
I__505/O                                     InMux                        217              3715   +INF  FALL       1
U110_BUFFERS.un1_IDEHRENn_i_LC_18_7_5/in3    LogicCell40_SEQ_MODE_0000      0              3715   +INF  FALL       1
U110_BUFFERS.un1_IDEHRENn_i_LC_18_7_5/lcout  LogicCell40_SEQ_MODE_0000    288              4003   +INF  FALL       1
I__388/I                                     Odrv12                         0              4003   +INF  FALL       1
I__388/O                                     Odrv12                       540              4543   +INF  FALL       1
I__389/I                                     Sp12to4                        0              4543   +INF  FALL       1
I__389/O                                     Sp12to4                      449              4992   +INF  FALL       1
I__390/I                                     Span4Mux_s3_h                  0              4992   +INF  FALL       1
I__390/O                                     Span4Mux_s3_h                231              5223   +INF  FALL       1
I__391/I                                     IoSpan4Mux                     0              5223   +INF  FALL       1
I__391/O                                     IoSpan4Mux                   323              5546   +INF  FALL       1
I__392/I                                     LocalMux                       0              5546   +INF  FALL       1
I__392/O                                     LocalMux                     309              5854   +INF  FALL       1
I__393/I                                     IoInMux                        0              5854   +INF  FALL       1
I__393/O                                     IoInMux                      217              6072   +INF  FALL       1
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              6072   +INF  FALL       1
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237              8309   +INF  FALL       1
IDEHRENn_obuf_iopad/DIN                      IO_PAD                         0              8309   +INF  FALL       1
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                      2353             10662   +INF  FALL       1
IDEHRENn                                     U110_TOP                       0             10662   +INF  FALL       1


++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_CYCLE_LC_17_6_7/in0
Capture Clock    : U110_ATA.ATA_CYCLE_LC_17_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                            U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                          Odrv12                         0               973   +INF  FALL       1
I__485/O                          Odrv12                       540              1513   +INF  FALL       1
I__486/I                          Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                          Span12Mux_h                  540              2053   +INF  FALL       1
I__487/I                          Sp12to4                        0              2053   +INF  FALL       1
I__487/O                          Sp12to4                      449              2502   +INF  FALL       1
I__490/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__490/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__493/I                          LocalMux                       0              2874   +INF  FALL       1
I__493/O                          LocalMux                     309              3182   +INF  FALL       1
I__496/I                          InMux                          0              3182   +INF  FALL       1
I__496/O                          InMux                        217              3400   +INF  FALL       1
U110_ATA.ATA_CYCLE_LC_17_6_7/in0  LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_17_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/sr
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -140
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4620
---------------------------------------   ---- 
End-of-path arrival time (ps)             4620
 
Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                                  U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                         IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                                  IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                                                Odrv12                         0               973   +INF  FALL       1
I__485/O                                                Odrv12                       540              1513   +INF  FALL       1
I__486/I                                                Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                                                Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                                                LocalMux                       0              2053   +INF  FALL       1
I__488/O                                                LocalMux                     309              2362   +INF  FALL       1
I__491/I                                                InMux                          0              2362   +INF  FALL       1
I__491/O                                                InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0                       LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout                     LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__320/I                                                Odrv12                         0              2965   +INF  FALL       1
I__320/O                                                Odrv12                       540              3505   +INF  FALL       1
I__325/I                                                Sp12to4                        0              3505   +INF  FALL       1
I__325/O                                                Sp12to4                      449              3954   +INF  FALL       1
I__333/I                                                LocalMux                       0              3954   +INF  FALL       1
I__333/O                                                LocalMux                     309              4262   +INF  FALL       1
I__335/I                                                SRMux                          0              4262   +INF  FALL       1
I__335/O                                                SRMux                        358              4620   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/sr  LogicCell40_SEQ_MODE_1001      0              4620   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                                 GlobalMux                      0              2168  FALL       1
I__190/O                                                 GlobalMux                     77              2245  FALL       1
I__197/I                                                 ClkMux                         0              2245  FALL       1
I__197/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : IDEHWENn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10731
---------------------------------------   ----- 
End-of-path arrival time (ps)             10731
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                       U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                       IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__485/I                                     Odrv12                         0               923   +INF  FALL       1
I__485/O                                     Odrv12                       540              1463   +INF  FALL       1
I__486/I                                     Span12Mux_h                    0              1463   +INF  FALL       1
I__486/O                                     Span12Mux_h                  540              2003   +INF  FALL       1
I__489/I                                     Sp12to4                        0              2003   +INF  FALL       1
I__489/O                                     Sp12to4                      449              2452   +INF  FALL       1
I__492/I                                     Span4Mux_h                     0              2452   +INF  FALL       1
I__492/O                                     Span4Mux_h                   316              2767   +INF  FALL       1
I__495/I                                     Span4Mux_v                     0              2767   +INF  FALL       1
I__495/O                                     Span4Mux_v                   372              3139   +INF  FALL       1
I__502/I                                     LocalMux                       0              3139   +INF  FALL       1
I__502/O                                     LocalMux                     309              3448   +INF  FALL       1
I__510/I                                     InMux                          0              3448   +INF  FALL       1
I__510/O                                     InMux                        217              3665   +INF  FALL       1
U110_BUFFERS.un1_IDEHWENn_i_LC_19_7_4/in3    LogicCell40_SEQ_MODE_0000      0              3665   +INF  FALL       1
U110_BUFFERS.un1_IDEHWENn_i_LC_19_7_4/lcout  LogicCell40_SEQ_MODE_0000    288              3953   +INF  FALL       1
I__522/I                                     Odrv4                          0              3953   +INF  FALL       1
I__522/O                                     Odrv4                        372              4324   +INF  FALL       1
I__523/I                                     Span4Mux_v                     0              4324   +INF  FALL       1
I__523/O                                     Span4Mux_v                   372              4696   +INF  FALL       1
I__524/I                                     Span4Mux_v                     0              4696   +INF  FALL       1
I__524/O                                     Span4Mux_v                   372              5068   +INF  FALL       1
I__525/I                                     Span4Mux_h                     0              5068   +INF  FALL       1
I__525/O                                     Span4Mux_h                   316              5383   +INF  FALL       1
I__526/I                                     Span4Mux_s3_h                  0              5383   +INF  FALL       1
I__526/O                                     Span4Mux_s3_h                231              5615   +INF  FALL       1
I__527/I                                     LocalMux                       0              5615   +INF  FALL       1
I__527/O                                     LocalMux                     309              5923   +INF  FALL       1
I__528/I                                     IoInMux                        0              5923   +INF  FALL       1
I__528/O                                     IoInMux                      217              6141   +INF  FALL       1
IDEHWENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              6141   +INF  FALL       1
IDEHWENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237              8378   +INF  FALL       1
IDEHWENn_obuf_iopad/DIN                      IO_PAD                         0              8378   +INF  FALL       1
IDEHWENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                      2353             10731   +INF  FALL       1
IDEHWENn                                     U110_TOP                       0             10731   +INF  FALL       1


++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_START_LC_17_6_2/in1
Capture Clock    : U110_ATA.ATA_START_LC_17_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3350
---------------------------------------   ---- 
End-of-path arrival time (ps)             3350
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                            U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__485/I                          Odrv12                         0               923   +INF  FALL       1
I__485/O                          Odrv12                       540              1463   +INF  FALL       1
I__486/I                          Span12Mux_h                    0              1463   +INF  FALL       1
I__486/O                          Span12Mux_h                  540              2003   +INF  FALL       1
I__487/I                          Sp12to4                        0              2003   +INF  FALL       1
I__487/O                          Sp12to4                      449              2452   +INF  FALL       1
I__490/I                          Span4Mux_v                     0              2452   +INF  FALL       1
I__490/O                          Span4Mux_v                   372              2824   +INF  FALL       1
I__493/I                          LocalMux                       0              2824   +INF  FALL       1
I__493/O                          LocalMux                     309              3132   +INF  FALL       1
I__497/I                          InMux                          0              3132   +INF  FALL       1
I__497/O                          InMux                        217              3350   +INF  FALL       1
U110_ATA.ATA_START_LC_17_6_2/in1  LogicCell40_SEQ_MODE_1000      0              3350   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3665
---------------------------------------   ---- 
End-of-path arrival time (ps)             3665
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                             U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                             IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                             PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__485/I                                           Odrv12                         0               923   +INF  FALL       1
I__485/O                                           Odrv12                       540              1463   +INF  FALL       1
I__486/I                                           Span12Mux_h                    0              1463   +INF  FALL       1
I__486/O                                           Span12Mux_h                  540              2003   +INF  FALL       1
I__489/I                                           Sp12to4                        0              2003   +INF  FALL       1
I__489/O                                           Sp12to4                      449              2452   +INF  FALL       1
I__492/I                                           Span4Mux_h                     0              2452   +INF  FALL       1
I__492/O                                           Span4Mux_h                   316              2767   +INF  FALL       1
I__495/I                                           Span4Mux_v                     0              2767   +INF  FALL       1
I__495/O                                           Span4Mux_v                   372              3139   +INF  FALL       1
I__500/I                                           LocalMux                       0              3139   +INF  FALL       1
I__500/O                                           LocalMux                     309              3448   +INF  FALL       1
I__506/I                                           InMux                          0              3448   +INF  FALL       1
I__506/O                                           InMux                        217              3665   +INF  FALL       1
I__512/I                                           CascadeMux                     0              3665   +INF  FALL       1
I__512/O                                           CascadeMux                     0              3665   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/in2  LogicCell40_SEQ_MODE_1000      0              3665   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ATA_ENn
Path End         : CS1_PRIn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9837
---------------------------------------   ---- 
End-of-path arrival time (ps)             9837
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ATA_ENn                                   U110_TOP                       0                 0   +INF  RISE       1
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__529/I                                  Odrv12                         0              1053   +INF  FALL       1
I__529/O                                  Odrv12                       540              1593   +INF  FALL       1
I__530/I                                  Span12Mux_h                    0              1593   +INF  FALL       1
I__530/O                                  Span12Mux_h                  540              2133   +INF  FALL       1
I__531/I                                  Span12Mux_v                    0              2133   +INF  FALL       1
I__531/O                                  Span12Mux_v                  540              2673   +INF  FALL       1
I__534/I                                  LocalMux                       0              2673   +INF  FALL       1
I__534/O                                  LocalMux                     309              2982   +INF  FALL       1
I__538/I                                  InMux                          0              2982   +INF  FALL       1
I__538/O                                  InMux                        217              3199   +INF  FALL       1
U110_ATA.un1_CS1_PRIn_i_LC_16_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3199   +INF  FALL       1
U110_ATA.un1_CS1_PRIn_i_LC_16_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              3487   +INF  FALL       1
I__88/I                                   Odrv4                          0              3487   +INF  FALL       1
I__88/O                                   Odrv4                        372              3858   +INF  FALL       1
I__89/I                                   Span4Mux_h                     0              3858   +INF  FALL       1
I__89/O                                   Span4Mux_h                   316              4174   +INF  FALL       1
I__90/I                                   Span4Mux_h                     0              4174   +INF  FALL       1
I__90/O                                   Span4Mux_h                   316              4489   +INF  FALL       1
I__91/I                                   Span4Mux_s3_h                  0              4489   +INF  FALL       1
I__91/O                                   Span4Mux_s3_h                231              4721   +INF  FALL       1
I__92/I                                   LocalMux                       0              4721   +INF  FALL       1
I__92/O                                   LocalMux                     309              5030   +INF  FALL       1
I__93/I                                   IoInMux                        0              5030   +INF  FALL       1
I__93/O                                   IoInMux                      217              5247   +INF  FALL       1
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              5247   +INF  FALL       1
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              7484   +INF  FALL       1
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                         0              7484   +INF  FALL       1
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353              9837   +INF  FALL       1
CS1_PRIn                                  U110_TOP                       0              9837   +INF  FALL       1


++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ATA_ENn
Path End         : DIOR_PRIn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11120
---------------------------------------   ----- 
End-of-path arrival time (ps)             11120
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ATA_ENn                                    U110_TOP                       0                 0   +INF  FALL       1
ATA_ENn_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  FALL       1
ATA_ENn_ibuf_iopad/DOUT                    IO_PAD                       540               540   +INF  FALL       1
ATA_ENn_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ATA_ENn_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__529/I                                   Odrv12                         0              1003   +INF  FALL       1
I__529/O                                   Odrv12                       540              1543   +INF  FALL       1
I__530/I                                   Span12Mux_h                    0              1543   +INF  FALL       1
I__530/O                                   Span12Mux_h                  540              2083   +INF  FALL       1
I__531/I                                   Span12Mux_v                    0              2083   +INF  FALL       1
I__531/O                                   Span12Mux_v                  540              2623   +INF  FALL       1
I__535/I                                   LocalMux                       0              2623   +INF  FALL       1
I__535/O                                   LocalMux                     309              2932   +INF  FALL       1
I__539/I                                   InMux                          0              2932   +INF  FALL       1
I__539/O                                   InMux                        217              3149   +INF  FALL       1
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/in0       LogicCell40_SEQ_MODE_0000      0              3149   +INF  FALL       1
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/lcout     LogicCell40_SEQ_MODE_0000    386              3535   +INF  FALL       2
I__315/I                                   LocalMux                       0              3535   +INF  FALL       1
I__315/O                                   LocalMux                     309              3843   +INF  FALL       1
I__317/I                                   InMux                          0              3843   +INF  FALL       1
I__317/O                                   InMux                        217              4061   +INF  FALL       1
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/in1    LogicCell40_SEQ_MODE_0000      0              4061   +INF  FALL       1
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000    379              4439   +INF  FALL       1
I__161/I                                   Odrv4                          0              4439   +INF  FALL       1
I__161/O                                   Odrv4                        372              4811   +INF  FALL       1
I__162/I                                   Span4Mux_h                     0              4811   +INF  FALL       1
I__162/O                                   Span4Mux_h                   316              5127   +INF  FALL       1
I__163/I                                   Span4Mux_s3_h                  0              5127   +INF  FALL       1
I__163/O                                   Span4Mux_s3_h                231              5358   +INF  FALL       1
I__164/I                                   IoSpan4Mux                     0              5358   +INF  FALL       1
I__164/O                                   IoSpan4Mux                   323              5681   +INF  FALL       1
I__165/I                                   IoSpan4Mux                     0              5681   +INF  FALL       1
I__165/O                                   IoSpan4Mux                   323              6003   +INF  FALL       1
I__166/I                                   LocalMux                       0              6003   +INF  FALL       1
I__166/O                                   LocalMux                     309              6312   +INF  FALL       1
I__167/I                                   IoInMux                        0              6312   +INF  FALL       1
I__167/O                                   IoInMux                      217              6529   +INF  FALL       1
DIOR_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              6529   +INF  FALL       1
DIOR_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              8767   +INF  FALL       1
DIOR_PRIn_obuf_iopad/DIN                   IO_PAD                         0              8767   +INF  FALL       1
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353             11120   +INF  FALL       1
DIOR_PRIn                                  U110_TOP                       0             11120   +INF  FALL       1


++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PCS1
Path End         : DIOW_PRIn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11153
---------------------------------------   ----- 
End-of-path arrival time (ps)             11153
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PCS1                                     U110_TOP                       0                 0   +INF  RISE       1
PCS1_ibuf_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
PCS1_ibuf_iopad/DOUT                     IO_PAD                       510               510   +INF  RISE       1
PCS1_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
PCS1_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__94/I                                  Odrv12                         0               973   +INF  FALL       1
I__94/O                                  Odrv12                       540              1513   +INF  FALL       1
I__95/I                                  Span12Mux_h                    0              1513   +INF  FALL       1
I__95/O                                  Span12Mux_h                  540              2053   +INF  FALL       1
I__96/I                                  Span12Mux_v                    0              2053   +INF  FALL       1
I__96/O                                  Span12Mux_v                  540              2593   +INF  FALL       1
I__97/I                                  LocalMux                       0              2593   +INF  FALL       1
I__97/O                                  LocalMux                     309              2902   +INF  FALL       1
I__99/I                                  InMux                          0              2902   +INF  FALL       1
I__99/O                                  InMux                        217              3119   +INF  FALL       1
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/in1     LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/lcout   LogicCell40_SEQ_MODE_0000    379              3498   +INF  FALL       2
I__316/I                                 Odrv4                          0              3498   +INF  FALL       1
I__316/O                                 Odrv4                        372              3869   +INF  FALL       1
I__318/I                                 LocalMux                       0              3869   +INF  FALL       1
I__318/O                                 LocalMux                     309              4178   +INF  FALL       1
I__319/I                                 InMux                          0              4178   +INF  FALL       1
I__319/O                                 InMux                        217              4395   +INF  FALL       1
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4395   +INF  FALL       1
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/lcout  LogicCell40_SEQ_MODE_0000    379              4774   +INF  FALL       1
I__558/I                                 Odrv4                          0              4774   +INF  FALL       1
I__558/O                                 Odrv4                        372              5146   +INF  FALL       1
I__559/I                                 Span4Mux_v                     0              5146   +INF  FALL       1
I__559/O                                 Span4Mux_v                   372              5518   +INF  FALL       1
I__560/I                                 Span4Mux_h                     0              5518   +INF  FALL       1
I__560/O                                 Span4Mux_h                   316              5833   +INF  FALL       1
I__561/I                                 Span4Mux_s2_h                  0              5833   +INF  FALL       1
I__561/O                                 Span4Mux_s2_h                203              6037   +INF  FALL       1
I__562/I                                 LocalMux                       0              6037   +INF  FALL       1
I__562/O                                 LocalMux                     309              6345   +INF  FALL       1
I__563/I                                 IoInMux                        0              6345   +INF  FALL       1
I__563/O                                 IoInMux                      217              6563   +INF  FALL       1
DIOW_PRIn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              6563   +INF  FALL       1
DIOW_PRIn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8800   +INF  FALL       1
DIOW_PRIn_obuf_iopad/DIN                 IO_PAD                         0              8800   +INF  FALL       1
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out      IO_PAD                      2353             11153   +INF  FALL       1
DIOW_PRIn                                U110_TOP                       0             11153   +INF  FALL       1


++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RnW
Path End         : IDEDIR
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9248
---------------------------------------   ---- 
End-of-path arrival time (ps)             9248
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RnW                               U110_TOP                       0                 0   +INF  RISE       1
RnW_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RnW_ibuf_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
RnW_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RnW_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__420/I                          Odrv12                         0              1053   +INF  FALL       1
I__420/O                          Odrv12                       540              1593   +INF  FALL       1
I__421/I                          Span12Mux_v                    0              1593   +INF  FALL       1
I__421/O                          Span12Mux_v                  540              2133   +INF  FALL       1
I__422/I                          LocalMux                       0              2133   +INF  FALL       1
I__422/O                          LocalMux                     309              2442   +INF  FALL       1
I__427/I                          InMux                          0              2442   +INF  FALL       1
I__427/O                          InMux                        217              2659   +INF  FALL       1
IDEDIR_obuf_RNO_LC_24_6_2/in3     LogicCell40_SEQ_MODE_0000      0              2659   +INF  FALL       1
IDEDIR_obuf_RNO_LC_24_6_2/lcout   LogicCell40_SEQ_MODE_0000    288              2947   +INF  FALL       1
I__414/I                          Odrv4                          0              2947   +INF  FALL       1
I__414/O                          Odrv4                        372              3318   +INF  FALL       1
I__415/I                          Span4Mux_s1_h                  0              3318   +INF  FALL       1
I__415/O                          Span4Mux_s1_h                168              3487   +INF  FALL       1
I__416/I                          IoSpan4Mux                     0              3487   +INF  FALL       1
I__416/O                          IoSpan4Mux                   323              3809   +INF  FALL       1
I__417/I                          IoSpan4Mux                     0              3809   +INF  FALL       1
I__417/O                          IoSpan4Mux                   323              4132   +INF  FALL       1
I__418/I                          LocalMux                       0              4132   +INF  FALL       1
I__418/O                          LocalMux                     309              4440   +INF  FALL       1
I__419/I                          IoInMux                        0              4440   +INF  FALL       1
I__419/O                          IoInMux                      217              4658   +INF  FALL       1
IDEDIR_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4658   +INF  FALL       1
IDEDIR_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6895   +INF  FALL       1
IDEDIR_obuf_iopad/DIN             IO_PAD                         0              6895   +INF  FALL       1
IDEDIR_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9248   +INF  FALL       1
IDEDIR                            U110_TOP                       0              9248   +INF  FALL       1


++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RnW
Path End         : DIOW_SECn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10987
---------------------------------------   ----- 
End-of-path arrival time (ps)             10987
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RnW                                      U110_TOP                       0                 0   +INF  FALL       1
RnW_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  FALL       1
RnW_ibuf_iopad/DOUT                      IO_PAD                       540               540   +INF  FALL       1
RnW_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
RnW_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__420/I                                 Odrv12                         0              1003   +INF  FALL       1
I__420/O                                 Odrv12                       540              1543   +INF  FALL       1
I__421/I                                 Span12Mux_v                    0              1543   +INF  FALL       1
I__421/O                                 Span12Mux_v                  540              2083   +INF  FALL       1
I__423/I                                 Sp12to4                        0              2083   +INF  FALL       1
I__423/O                                 Sp12to4                      449              2532   +INF  FALL       1
I__428/I                                 Span4Mux_h                     0              2532   +INF  FALL       1
I__428/O                                 Span4Mux_h                   316              2847   +INF  FALL       1
I__432/I                                 Span4Mux_v                     0              2847   +INF  FALL       1
I__432/O                                 Span4Mux_v                   372              3219   +INF  FALL       1
I__436/I                                 LocalMux                       0              3219   +INF  FALL       1
I__436/O                                 LocalMux                     309              3528   +INF  FALL       1
I__441/I                                 InMux                          0              3528   +INF  FALL       1
I__441/O                                 InMux                        217              3745   +INF  FALL       1
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/in1    LogicCell40_SEQ_MODE_0000      0              3745   +INF  FALL       1
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/lcout  LogicCell40_SEQ_MODE_0000    379              4124   +INF  FALL       1
I__448/I                                 Odrv12                         0              4124   +INF  FALL       1
I__448/O                                 Odrv12                       540              4664   +INF  FALL       1
I__449/I                                 Span12Mux_s9_h                 0              4664   +INF  FALL       1
I__449/O                                 Span12Mux_s9_h               435              5099   +INF  FALL       1
I__450/I                                 Sp12to4                        0              5099   +INF  FALL       1
I__450/O                                 Sp12to4                      449              5548   +INF  FALL       1
I__451/I                                 IoSpan4Mux                     0              5548   +INF  FALL       1
I__451/O                                 IoSpan4Mux                   323              5870   +INF  FALL       1
I__452/I                                 LocalMux                       0              5870   +INF  FALL       1
I__452/O                                 LocalMux                     309              6179   +INF  FALL       1
I__453/I                                 IoInMux                        0              6179   +INF  FALL       1
I__453/O                                 IoInMux                      217              6396   +INF  FALL       1
DIOW_SECn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              6396   +INF  FALL       1
DIOW_SECn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8634   +INF  FALL       1
DIOW_SECn_obuf_iopad/DIN                 IO_PAD                         0              8634   +INF  FALL       1
DIOW_SECn_obuf_iopad/PACKAGEPIN:out      IO_PAD                      2353             10987   +INF  FALL       1
DIOW_SECn                                U110_TOP                       0             10987   +INF  FALL       1


++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCS1
Path End         : CS1_SECn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11076
---------------------------------------   ----- 
End-of-path arrival time (ps)             11076
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SCS1                                      U110_TOP                       0                 0   +INF  RISE       1
SCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  RISE       1
SCS1_ibuf_iopad/DOUT                      IO_PAD                       510               510   +INF  RISE       1
SCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__351/I                                  Odrv12                         0               973   +INF  FALL       1
I__351/O                                  Odrv12                       540              1513   +INF  FALL       1
I__352/I                                  Span12Mux_h                    0              1513   +INF  FALL       1
I__352/O                                  Span12Mux_h                  540              2053   +INF  FALL       1
I__353/I                                  Sp12to4                        0              2053   +INF  FALL       1
I__353/O                                  Sp12to4                      449              2502   +INF  FALL       1
I__354/I                                  Span4Mux_v                     0              2502   +INF  FALL       1
I__354/O                                  Span4Mux_v                   372              2874   +INF  FALL       1
I__356/I                                  LocalMux                       0              2874   +INF  FALL       1
I__356/O                                  LocalMux                     309              3182   +INF  FALL       1
I__358/I                                  InMux                          0              3182   +INF  FALL       1
I__358/O                                  InMux                        217              3400   +INF  FALL       1
U110_ATA.un1_CS1_SECn_i_LC_18_11_5/in0    LogicCell40_SEQ_MODE_0000      0              3400   +INF  FALL       1
U110_ATA.un1_CS1_SECn_i_LC_18_11_5/lcout  LogicCell40_SEQ_MODE_0000    386              3785   +INF  FALL       1
I__344/I                                  Odrv12                         0              3785   +INF  FALL       1
I__344/O                                  Odrv12                       540              4325   +INF  FALL       1
I__345/I                                  Span12Mux_v                    0              4325   +INF  FALL       1
I__345/O                                  Span12Mux_v                  540              4865   +INF  FALL       1
I__346/I                                  Span12Mux_s7_h                 0              4865   +INF  FALL       1
I__346/O                                  Span12Mux_s7_h               323              5188   +INF  FALL       1
I__347/I                                  Sp12to4                        0              5188   +INF  FALL       1
I__347/O                                  Sp12to4                      449              5637   +INF  FALL       1
I__348/I                                  IoSpan4Mux                     0              5637   +INF  FALL       1
I__348/O                                  IoSpan4Mux                   323              5959   +INF  FALL       1
I__349/I                                  LocalMux                       0              5959   +INF  FALL       1
I__349/O                                  LocalMux                     309              6268   +INF  FALL       1
I__350/I                                  IoInMux                        0              6268   +INF  FALL       1
I__350/O                                  IoInMux                      217              6485   +INF  FALL       1
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              6485   +INF  FALL       1
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              8723   +INF  FALL       1
CS1_SECn_obuf_iopad/DIN                   IO_PAD                         0              8723   +INF  FALL       1
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353             11076   +INF  FALL       1
CS1_SECn                                  U110_TOP                       0             11076   +INF  FALL       1


++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCS1
Path End         : DIOR_SECn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11657
---------------------------------------   ----- 
End-of-path arrival time (ps)             11657
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SCS1                                       U110_TOP                       0                 0   +INF  FALL       1
SCS1_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  FALL       1
SCS1_ibuf_iopad/DOUT                       IO_PAD                       460               460   +INF  FALL       1
SCS1_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SCS1_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__351/I                                   Odrv12                         0               923   +INF  FALL       1
I__351/O                                   Odrv12                       540              1463   +INF  FALL       1
I__352/I                                   Span12Mux_h                    0              1463   +INF  FALL       1
I__352/O                                   Span12Mux_h                  540              2003   +INF  FALL       1
I__353/I                                   Sp12to4                        0              2003   +INF  FALL       1
I__353/O                                   Sp12to4                      449              2452   +INF  FALL       1
I__355/I                                   Span4Mux_v                     0              2452   +INF  FALL       1
I__355/O                                   Span4Mux_v                   372              2824   +INF  FALL       1
I__357/I                                   LocalMux                       0              2824   +INF  FALL       1
I__357/O                                   LocalMux                     309              3132   +INF  FALL       1
I__359/I                                   InMux                          0              3132   +INF  FALL       1
I__359/O                                   InMux                        217              3350   +INF  FALL       1
U110_ATA.un2_DIOR_SECn_LC_18_7_7/in0       LogicCell40_SEQ_MODE_0000      0              3350   +INF  FALL       1
U110_ATA.un2_DIOR_SECn_LC_18_7_7/lcout     LogicCell40_SEQ_MODE_0000    386              3735   +INF  FALL       2
I__454/I                                   LocalMux                       0              3735   +INF  FALL       1
I__454/O                                   LocalMux                     309              4044   +INF  FALL       1
I__456/I                                   InMux                          0              4044   +INF  FALL       1
I__456/O                                   InMux                        217              4261   +INF  FALL       1
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/in3    LogicCell40_SEQ_MODE_0000      0              4261   +INF  FALL       1
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_0000    288              4549   +INF  FALL       1
I__152/I                                   Odrv12                         0              4549   +INF  FALL       1
I__152/O                                   Odrv12                       540              5089   +INF  FALL       1
I__153/I                                   Span12Mux_v                    0              5089   +INF  FALL       1
I__153/O                                   Span12Mux_v                  540              5629   +INF  FALL       1
I__154/I                                   Sp12to4                        0              5629   +INF  FALL       1
I__154/O                                   Sp12to4                      449              6078   +INF  FALL       1
I__155/I                                   Span4Mux_s0_h                  0              6078   +INF  FALL       1
I__155/O                                   Span4Mux_s0_h                140              6218   +INF  FALL       1
I__156/I                                   IoSpan4Mux                     0              6218   +INF  FALL       1
I__156/O                                   IoSpan4Mux                   323              6541   +INF  FALL       1
I__157/I                                   LocalMux                       0              6541   +INF  FALL       1
I__157/O                                   LocalMux                     309              6849   +INF  FALL       1
I__158/I                                   IoInMux                        0              6849   +INF  FALL       1
I__158/O                                   IoInMux                      217              7067   +INF  FALL       1
DIOR_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              7067   +INF  FALL       1
DIOR_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              9304   +INF  FALL       1
DIOR_SECn_obuf_iopad/DIN                   IO_PAD                         0              9304   +INF  FALL       1
DIOR_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353             11657   +INF  FALL       1
DIOR_SECn                                  U110_TOP                       0             11657   +INF  FALL       1


++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PCS0
Path End         : CS0_PRIn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9764
---------------------------------------   ---- 
End-of-path arrival time (ps)             9764
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PCS0                                     U110_TOP                       0                 0   +INF  RISE       1
PCS0_ibuf_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
PCS0_ibuf_iopad/DOUT                     IO_PAD                       510               510   +INF  RISE       1
PCS0_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
PCS0_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__366/I                                 Odrv12                         0               973   +INF  FALL       1
I__366/O                                 Odrv12                       540              1513   +INF  FALL       1
I__367/I                                 Span12Mux_h                    0              1513   +INF  FALL       1
I__367/O                                 Span12Mux_h                  540              2053   +INF  FALL       1
I__369/I                                 Span12Mux_v                    0              2053   +INF  FALL       1
I__369/O                                 Span12Mux_v                  540              2593   +INF  FALL       1
I__371/I                                 LocalMux                       0              2593   +INF  FALL       1
I__371/O                                 LocalMux                     309              2902   +INF  FALL       1
I__373/I                                 InMux                          0              2902   +INF  FALL       1
I__373/O                                 InMux                        217              3119   +INF  FALL       1
U110_ATA.un1_CS0_PRIn_i_LC_18_9_2/in3    LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
U110_ATA.un1_CS0_PRIn_i_LC_18_9_2/lcout  LogicCell40_SEQ_MODE_0000    288              3407   +INF  FALL       1
I__360/I                                 Odrv4                          0              3407   +INF  FALL       1
I__360/O                                 Odrv4                        372              3778   +INF  FALL       1
I__361/I                                 Span4Mux_h                     0              3778   +INF  FALL       1
I__361/O                                 Span4Mux_h                   316              4094   +INF  FALL       1
I__362/I                                 Span4Mux_s3_h                  0              4094   +INF  FALL       1
I__362/O                                 Span4Mux_s3_h                231              4325   +INF  FALL       1
I__363/I                                 IoSpan4Mux                     0              4325   +INF  FALL       1
I__363/O                                 IoSpan4Mux                   323              4648   +INF  FALL       1
I__364/I                                 LocalMux                       0              4648   +INF  FALL       1
I__364/O                                 LocalMux                     309              4957   +INF  FALL       1
I__365/I                                 IoInMux                        0              4957   +INF  FALL       1
I__365/O                                 IoInMux                      217              5174   +INF  FALL       1
CS0_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              5174   +INF  FALL       1
CS0_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              7411   +INF  FALL       1
CS0_PRIn_obuf_iopad/DIN                  IO_PAD                         0              7411   +INF  FALL       1
CS0_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2353              9764   +INF  FALL       1
CS0_PRIn                                 U110_TOP                       0              9764   +INF  FALL       1


++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCS0
Path End         : CS0_SECn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10234
---------------------------------------   ----- 
End-of-path arrival time (ps)             10234
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SCS0                                     U110_TOP                       0                 0   +INF  RISE       1
SCS0_ibuf_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
SCS0_ibuf_iopad/DOUT                     IO_PAD                       510               510   +INF  RISE       1
SCS0_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SCS0_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__375/I                                 Odrv12                         0               973   +INF  FALL       1
I__375/O                                 Odrv12                       540              1513   +INF  FALL       1
I__376/I                                 Span12Mux_h                    0              1513   +INF  FALL       1
I__376/O                                 Span12Mux_h                  540              2053   +INF  FALL       1
I__377/I                                 Span12Mux_v                    0              2053   +INF  FALL       1
I__377/O                                 Span12Mux_v                  540              2593   +INF  FALL       1
I__378/I                                 LocalMux                       0              2593   +INF  FALL       1
I__378/O                                 LocalMux                     309              2902   +INF  FALL       1
I__379/I                                 InMux                          0              2902   +INF  FALL       1
I__379/O                                 InMux                        217              3119   +INF  FALL       1
U110_ATA.un1_CS0_SECn_i_LC_18_7_6/in0    LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
U110_ATA.un1_CS0_SECn_i_LC_18_7_6/lcout  LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL       1
I__381/I                                 Odrv4                          0              3505   +INF  FALL       1
I__381/O                                 Odrv4                        372              3876   +INF  FALL       1
I__382/I                                 Span4Mux_h                     0              3876   +INF  FALL       1
I__382/O                                 Span4Mux_h                   316              4192   +INF  FALL       1
I__383/I                                 Span4Mux_v                     0              4192   +INF  FALL       1
I__383/O                                 Span4Mux_v                   372              4564   +INF  FALL       1
I__384/I                                 Span4Mux_s3_h                  0              4564   +INF  FALL       1
I__384/O                                 Span4Mux_s3_h                231              4795   +INF  FALL       1
I__385/I                                 IoSpan4Mux                     0              4795   +INF  FALL       1
I__385/O                                 IoSpan4Mux                   323              5118   +INF  FALL       1
I__386/I                                 LocalMux                       0              5118   +INF  FALL       1
I__386/O                                 LocalMux                     309              5426   +INF  FALL       1
I__387/I                                 IoInMux                        0              5426   +INF  FALL       1
I__387/O                                 IoInMux                      217              5644   +INF  FALL       1
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              5644   +INF  FALL       1
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              7881   +INF  FALL       1
CS0_SECn_obuf_iopad/DIN                  IO_PAD                         0              7881   +INF  FALL       1
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2353             10234   +INF  FALL       1
CS0_SECn                                 U110_TOP                       0             10234   +INF  FALL       1


++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/lcout
Path End         : TACKn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           8919
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                                 GlobalMux                      0              2168  FALL       1
I__190/O                                                 GlobalMux                     77              2245  FALL       1
I__197/I                                                 ClkMux                         0              2245  FALL       1
I__197/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/lcout  LogicCell40_SEQ_MODE_1001    540              3017   +INF  RISE       1
I__411/I                                                   Odrv12                         0              3017   +INF  RISE       1
I__411/O                                                   Odrv12                       491              3508   +INF  RISE       1
I__412/I                                                   LocalMux                       0              3508   +INF  RISE       1
I__412/O                                                   LocalMux                     330              3837   +INF  RISE       1
I__413/I                                                   InMux                          0              3837   +INF  RISE       1
I__413/O                                                   InMux                        259              4097   +INF  RISE       1
TACKn_obuft_RNO_LC_24_6_6/in0                              LogicCell40_SEQ_MODE_0000      0              4097   +INF  RISE       1
TACKn_obuft_RNO_LC_24_6_6/lcout                            LogicCell40_SEQ_MODE_0000    386              4482   +INF  FALL       1
I__405/I                                                   Odrv4                          0              4482   +INF  FALL       1
I__405/O                                                   Odrv4                        372              4854   +INF  FALL       1
I__406/I                                                   Span4Mux_v                     0              4854   +INF  FALL       1
I__406/O                                                   Span4Mux_v                   372              5226   +INF  FALL       1
I__407/I                                                   Span4Mux_v                     0              5226   +INF  FALL       1
I__407/O                                                   Span4Mux_v                   372              5598   +INF  FALL       1
I__408/I                                                   Span4Mux_s3_h                  0              5598   +INF  FALL       1
I__408/O                                                   Span4Mux_s3_h                231              5829   +INF  FALL       1
I__409/I                                                   LocalMux                       0              5829   +INF  FALL       1
I__409/O                                                   LocalMux                     309              6138   +INF  FALL       1
I__410/I                                                   IoInMux                        0              6138   +INF  FALL       1
I__410/O                                                   IoInMux                      217              6355   +INF  FALL       1
TACKn_obuft_preio/OUTPUTENABLE                             PRE_IO_PIN_TYPE_101001         0              6355   +INF  FALL       1
TACKn_obuft_preio/PADOEN                                   PRE_IO_PIN_TYPE_101001       210              6565   +INF  FALL       1
TACKn_obuft_iopad/OE                                       IO_PAD                         0              6565   +INF  FALL       1
TACKn_obuft_iopad/PACKAGEPIN:out                           IO_PAD                      2353              8919   +INF  FALL       1
TACKn                                                      U110_TOP                       0              8919   +INF  FALL       1


++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3491
---------------------------------------   ---- 
End-of-path arrival time (ps)             3491
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                              Odrv12                         0               973   +INF  FALL       1
I__485/O                              Odrv12                       540              1513   +INF  FALL       1
I__486/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                              LocalMux                       0              2053   +INF  FALL       1
I__488/O                              LocalMux                     309              2362   +INF  FALL       1
I__491/I                              InMux                          0              2362   +INF  FALL       1
I__491/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout   LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__321/I                              LocalMux                       0              2965   +INF  FALL       1
I__321/O                              LocalMux                     309              3273   +INF  FALL       1
I__326/I                              InMux                          0              3273   +INF  FALL       1
I__326/O                              InMux                        217              3491   +INF  FALL       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/in0  LogicCell40_SEQ_MODE_1000      0              3491   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_4_LC_18_5_4/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_18_5_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3491
---------------------------------------   ---- 
End-of-path arrival time (ps)             3491
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                              Odrv12                         0               973   +INF  FALL       1
I__485/O                              Odrv12                       540              1513   +INF  FALL       1
I__486/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                              LocalMux                       0              2053   +INF  FALL       1
I__488/O                              LocalMux                     309              2362   +INF  FALL       1
I__491/I                              InMux                          0              2362   +INF  FALL       1
I__491/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout   LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__322/I                              LocalMux                       0              2965   +INF  FALL       1
I__322/O                              LocalMux                     309              3273   +INF  FALL       1
I__329/I                              InMux                          0              3273   +INF  FALL       1
I__329/O                              InMux                        217              3491   +INF  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/in0  LogicCell40_SEQ_MODE_1000      0              3491   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4178
---------------------------------------   ---- 
End-of-path arrival time (ps)             4178
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                              Odrv12                         0               973   +INF  FALL       1
I__485/O                              Odrv12                       540              1513   +INF  FALL       1
I__486/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                              LocalMux                       0              2053   +INF  FALL       1
I__488/O                              LocalMux                     309              2362   +INF  FALL       1
I__491/I                              InMux                          0              2362   +INF  FALL       1
I__491/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout   LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__323/I                              Odrv4                          0              2965   +INF  FALL       1
I__323/O                              Odrv4                        372              3336   +INF  FALL       1
I__331/I                              Span4Mux_h                     0              3336   +INF  FALL       1
I__331/O                              Span4Mux_h                   316              3652   +INF  FALL       1
I__334/I                              LocalMux                       0              3652   +INF  FALL       1
I__334/O                              LocalMux                     309              3961   +INF  FALL       1
I__336/I                              InMux                          0              3961   +INF  FALL       1
I__336/O                              InMux                        217              4178   +INF  FALL       1
I__339/I                              CascadeMux                     0              4178   +INF  FALL       1
I__339/O                              CascadeMux                     0              4178   +INF  FALL       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/in2  LogicCell40_SEQ_MODE_1000      0              4178   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_5_LC_18_5_5/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_18_5_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3491
---------------------------------------   ---- 
End-of-path arrival time (ps)             3491
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                              Odrv12                         0               973   +INF  FALL       1
I__485/O                              Odrv12                       540              1513   +INF  FALL       1
I__486/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                              LocalMux                       0              2053   +INF  FALL       1
I__488/O                              LocalMux                     309              2362   +INF  FALL       1
I__491/I                              InMux                          0              2362   +INF  FALL       1
I__491/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout   LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__321/I                              LocalMux                       0              2965   +INF  FALL       1
I__321/O                              LocalMux                     309              3273   +INF  FALL       1
I__327/I                              InMux                          0              3273   +INF  FALL       1
I__327/O                              InMux                        217              3491   +INF  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/in0  LogicCell40_SEQ_MODE_1000      0              3491   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_7_LC_18_5_7/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_18_5_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3491
---------------------------------------   ---- 
End-of-path arrival time (ps)             3491
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                              Odrv12                         0               973   +INF  FALL       1
I__485/O                              Odrv12                       540              1513   +INF  FALL       1
I__486/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                              LocalMux                       0              2053   +INF  FALL       1
I__488/O                              LocalMux                     309              2362   +INF  FALL       1
I__491/I                              InMux                          0              2362   +INF  FALL       1
I__491/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout   LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__321/I                              LocalMux                       0              2965   +INF  FALL       1
I__321/O                              LocalMux                     309              3273   +INF  FALL       1
I__328/I                              InMux                          0              3273   +INF  FALL       1
I__328/O                              InMux                        217              3491   +INF  FALL       1
U110_ATA.CYCLE_COUNT_7_LC_18_5_7/in0  LogicCell40_SEQ_MODE_1000      0              3491   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_18_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3491
---------------------------------------   ---- 
End-of-path arrival time (ps)             3491
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                              Odrv12                         0               973   +INF  FALL       1
I__485/O                              Odrv12                       540              1513   +INF  FALL       1
I__486/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                              LocalMux                       0              2053   +INF  FALL       1
I__488/O                              LocalMux                     309              2362   +INF  FALL       1
I__491/I                              InMux                          0              2362   +INF  FALL       1
I__491/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout   LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__322/I                              LocalMux                       0              2965   +INF  FALL       1
I__322/O                              LocalMux                     309              3273   +INF  FALL       1
I__330/I                              InMux                          0              3273   +INF  FALL       1
I__330/O                              InMux                        217              3491   +INF  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/in0  LogicCell40_SEQ_MODE_1000      0              3491   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -217
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4178
---------------------------------------   ---- 
End-of-path arrival time (ps)             4178
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                              Odrv12                         0               973   +INF  FALL       1
I__485/O                              Odrv12                       540              1513   +INF  FALL       1
I__486/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                              LocalMux                       0              2053   +INF  FALL       1
I__488/O                              LocalMux                     309              2362   +INF  FALL       1
I__491/I                              InMux                          0              2362   +INF  FALL       1
I__491/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout   LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__323/I                              Odrv4                          0              2965   +INF  FALL       1
I__323/O                              Odrv4                        372              3336   +INF  FALL       1
I__331/I                              Span4Mux_h                     0              3336   +INF  FALL       1
I__331/O                              Span4Mux_h                   316              3652   +INF  FALL       1
I__334/I                              LocalMux                       0              3652   +INF  FALL       1
I__334/O                              LocalMux                     309              3961   +INF  FALL       1
I__337/I                              InMux                          0              3961   +INF  FALL       1
I__337/O                              InMux                        217              4178   +INF  FALL       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/in3  LogicCell40_SEQ_MODE_1000      0              4178   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4178
---------------------------------------   ---- 
End-of-path arrival time (ps)             4178
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                              Odrv12                         0               973   +INF  FALL       1
I__485/O                              Odrv12                       540              1513   +INF  FALL       1
I__486/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                              LocalMux                       0              2053   +INF  FALL       1
I__488/O                              LocalMux                     309              2362   +INF  FALL       1
I__491/I                              InMux                          0              2362   +INF  FALL       1
I__491/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout   LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__323/I                              Odrv4                          0              2965   +INF  FALL       1
I__323/O                              Odrv4                        372              3336   +INF  FALL       1
I__331/I                              Span4Mux_h                     0              3336   +INF  FALL       1
I__331/O                              Span4Mux_h                   316              3652   +INF  FALL       1
I__334/I                              LocalMux                       0              3652   +INF  FALL       1
I__334/O                              LocalMux                     309              3961   +INF  FALL       1
I__338/I                              InMux                          0              3961   +INF  FALL       1
I__338/O                              InMux                        217              4178   +INF  FALL       1
I__340/I                              CascadeMux                     0              4178   +INF  FALL       1
I__340/O                              CascadeMux                     0              4178   +INF  FALL       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in2  LogicCell40_SEQ_MODE_1000      0              4178   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_TACK_LC_18_6_1/in1
Capture Clock    : U110_ATA.ATA_TACK_LC_18_6_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                           U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                         Odrv12                         0               973   +INF  FALL       1
I__485/O                         Odrv12                       540              1513   +INF  FALL       1
I__486/I                         Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                         Span12Mux_h                  540              2053   +INF  FALL       1
I__489/I                         Sp12to4                        0              2053   +INF  FALL       1
I__489/O                         Sp12to4                      449              2502   +INF  FALL       1
I__492/I                         Span4Mux_h                     0              2502   +INF  FALL       1
I__492/O                         Span4Mux_h                   316              2817   +INF  FALL       1
I__495/I                         Span4Mux_v                     0              2817   +INF  FALL       1
I__495/O                         Span4Mux_v                   372              3189   +INF  FALL       1
I__499/I                         LocalMux                       0              3189   +INF  FALL       1
I__499/O                         LocalMux                     309              3498   +INF  FALL       1
I__504/I                         InMux                          0              3498   +INF  FALL       1
I__504/O                         InMux                        217              3715   +INF  FALL       1
U110_ATA.ATA_TACK_LC_18_6_1/in1  LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                             U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                             IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                             PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                                           Odrv12                         0               973   +INF  FALL       1
I__485/O                                           Odrv12                       540              1513   +INF  FALL       1
I__486/I                                           Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                                           Span12Mux_h                  540              2053   +INF  FALL       1
I__489/I                                           Sp12to4                        0              2053   +INF  FALL       1
I__489/O                                           Sp12to4                      449              2502   +INF  FALL       1
I__492/I                                           Span4Mux_h                     0              2502   +INF  FALL       1
I__492/O                                           Span4Mux_h                   316              2817   +INF  FALL       1
I__495/I                                           Span4Mux_v                     0              2817   +INF  FALL       1
I__495/O                                           Span4Mux_v                   372              3189   +INF  FALL       1
I__500/I                                           LocalMux                       0              3189   +INF  FALL       1
I__500/O                                           LocalMux                     309              3498   +INF  FALL       1
I__507/I                                           InMux                          0              3498   +INF  FALL       1
I__507/O                                           InMux                        217              3715   +INF  FALL       1
I__513/I                                           CascadeMux                     0              3715   +INF  FALL       1
I__513/O                                           CascadeMux                     0              3715   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/in2  LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.RW_EN_LC_17_7_3/in2
Capture Clock    : U110_ATA.RW_EN_LC_17_7_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                           U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                         Odrv12                         0               973   +INF  FALL       1
I__485/O                         Odrv12                       540              1513   +INF  FALL       1
I__486/I                         Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                         Span12Mux_h                  540              2053   +INF  FALL       1
I__487/I                         Sp12to4                        0              2053   +INF  FALL       1
I__487/O                         Sp12to4                      449              2502   +INF  FALL       1
I__490/I                         Span4Mux_v                     0              2502   +INF  FALL       1
I__490/O                         Span4Mux_v                   372              2874   +INF  FALL       1
I__494/I                         LocalMux                       0              2874   +INF  FALL       1
I__494/O                         LocalMux                     309              3182   +INF  FALL       1
I__498/I                         InMux                          0              3182   +INF  FALL       1
I__498/O                         InMux                        217              3400   +INF  FALL       1
I__503/I                         CascadeMux                     0              3400   +INF  FALL       1
I__503/O                         CascadeMux                     0              3400   +INF  FALL       1
U110_ATA.RW_EN_LC_17_7_3/in2     LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__194/I                                            ClkMux                         0              2527  RISE       1
I__194/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                                   U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                                                 Odrv12                         0               973   +INF  FALL       1
I__485/O                                                 Odrv12                       540              1513   +INF  FALL       1
I__486/I                                                 Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                                                 Span12Mux_h                  540              2053   +INF  FALL       1
I__489/I                                                 Sp12to4                        0              2053   +INF  FALL       1
I__489/O                                                 Sp12to4                      449              2502   +INF  FALL       1
I__492/I                                                 Span4Mux_h                     0              2502   +INF  FALL       1
I__492/O                                                 Span4Mux_h                   316              2817   +INF  FALL       1
I__495/I                                                 Span4Mux_v                     0              2817   +INF  FALL       1
I__495/O                                                 Span4Mux_v                   372              3189   +INF  FALL       1
I__501/I                                                 LocalMux                       0              3189   +INF  FALL       1
I__501/O                                                 LocalMux                     309              3498   +INF  FALL       1
I__509/I                                                 InMux                          0              3498   +INF  FALL       1
I__509/O                                                 InMux                        217              3715   +INF  FALL       1
I__514/I                                                 CascadeMux                     0              3715   +INF  FALL       1
I__514/O                                                 CascadeMux                     0              3715   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/in2  LogicCell40_SEQ_MODE_1001      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                                 GlobalMux                      0              2168  FALL       1
I__190/O                                                 GlobalMux                     77              2245  FALL       1
I__197/I                                                 ClkMux                         0              2245  FALL       1
I__197/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                        U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                        IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                                      Odrv12                         0               973   +INF  FALL       1
I__485/O                                      Odrv12                       540              1513   +INF  FALL       1
I__486/I                                      Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                                      Span12Mux_h                  540              2053   +INF  FALL       1
I__489/I                                      Sp12to4                        0              2053   +INF  FALL       1
I__489/O                                      Sp12to4                      449              2502   +INF  FALL       1
I__492/I                                      Span4Mux_h                     0              2502   +INF  FALL       1
I__492/O                                      Span4Mux_h                   316              2817   +INF  FALL       1
I__495/I                                      Span4Mux_v                     0              2817   +INF  FALL       1
I__495/O                                      Span4Mux_v                   372              3189   +INF  FALL       1
I__502/I                                      LocalMux                       0              3189   +INF  FALL       1
I__502/O                                      LocalMux                     309              3498   +INF  FALL       1
I__511/I                                      InMux                          0              3498   +INF  FALL       1
I__511/O                                      InMux                        217              3715   +INF  FALL       1
I__515/I                                      CascadeMux                     0              3715   +INF  FALL       1
I__515/O                                      CascadeMux                     0              3715   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/in2  LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__198/I                                            ClkMux                         0              2245  FALL       1
I__198/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -217
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                         U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                                       Odrv12                         0               973   +INF  FALL       1
I__485/O                                       Odrv12                       540              1513   +INF  FALL       1
I__486/I                                       Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                                       Span12Mux_h                  540              2053   +INF  FALL       1
I__489/I                                       Sp12to4                        0              2053   +INF  FALL       1
I__489/O                                       Sp12to4                      449              2502   +INF  FALL       1
I__492/I                                       Span4Mux_h                     0              2502   +INF  FALL       1
I__492/O                                       Span4Mux_h                   316              2817   +INF  FALL       1
I__495/I                                       Span4Mux_v                     0              2817   +INF  FALL       1
I__495/O                                       Span4Mux_v                   372              3189   +INF  FALL       1
I__500/I                                       LocalMux                       0              3189   +INF  FALL       1
I__500/O                                       LocalMux                     309              3498   +INF  FALL       1
I__508/I                                       InMux                          0              3498   +INF  FALL       1
I__508/O                                       InMux                        217              3715   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/in3  LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_1/lcout
Path End         : U110_ATA.ATA_TACK_LC_18_6_1/in0
Capture Clock    : U110_ATA.ATA_TACK_LC_18_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       6
I__475/I                           LocalMux                       0              3375   1066  FALL       1
I__475/O                           LocalMux                     309              3684   1066  FALL       1
I__480/I                           InMux                          0              3684   1066  FALL       1
I__480/O                           InMux                        217              3901   1066  FALL       1
U110_ATA.ATA_TACK_LC_18_6_1/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_7_LC_18_5_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_7_LC_18_5_7/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_18_5_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_18_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_7_LC_18_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__294/I                                LocalMux                       0              3375   1066  FALL       1
I__294/O                                LocalMux                     309              3684   1066  FALL       1
I__297/I                                InMux                          0              3684   1066  FALL       1
I__297/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_7_LC_18_5_7/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_18_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__305/I                                LocalMux                       0              3375   1066  FALL       1
I__305/O                                LocalMux                     309              3684   1066  FALL       1
I__308/I                                InMux                          0              3684   1066  FALL       1
I__308/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_18_5_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_5_LC_18_5_5/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_18_5_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__300/I                                LocalMux                       0              3375   1066  FALL       1
I__300/O                                LocalMux                     309              3684   1066  FALL       1
I__303/I                                InMux                          0              3684   1066  FALL       1
I__303/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_18_5_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_4_LC_18_5_4/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_18_5_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__289/I                                LocalMux                       0              3375   1066  FALL       1
I__289/O                                LocalMux                     309              3684   1066  FALL       1
I__292/I                                InMux                          0              3684   1066  FALL       1
I__292/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/lcout
Path End         : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       6
I__245/I                                LocalMux                       0              3375   1066  FALL       1
I__245/O                                LocalMux                     309              3684   1066  FALL       1
I__251/I                                InMux                          0              3684   1066  FALL       1
I__251/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.RW_EN_LC_17_7_3/lcout
Path End         : U110_ATA.RW_EN_LC_17_7_3/in0
Capture Clock    : U110_ATA.RW_EN_LC_17_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__194/I                                            ClkMux                         0              2527  RISE       1
I__194/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.RW_EN_LC_17_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       5
I__458/I                        LocalMux                       0              3375   1066  FALL       1
I__458/O                        LocalMux                     309              3684   1066  FALL       1
I__460/I                        InMux                          0              3684   1066  FALL       1
I__460/O                        InMux                        217              3901   1066  FALL       1
U110_ATA.RW_EN_LC_17_7_3/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__194/I                                            ClkMux                         0              2527  RISE       1
I__194/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_CYCLE_LC_17_6_7/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_17_6_7/in1
Capture Clock    : U110_ATA.ATA_CYCLE_LC_17_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_17_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_CYCLE_LC_17_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__168/I                            LocalMux                       0              3375   1066  FALL       1
I__168/O                            LocalMux                     309              3684   1066  FALL       1
I__169/I                            InMux                          0              3684   1066  FALL       1
I__169/O                            InMux                        217              3901   1066  FALL       1
U110_ATA.ATA_CYCLE_LC_17_6_7/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_17_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       5
I__259/I                                LocalMux                       0              3375   1066  FALL       1
I__259/O                                LocalMux                     309              3684   1066  FALL       1
I__264/I                                InMux                          0              3684   1066  FALL       1
I__264/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__265/I                                LocalMux                       0              3375   1066  FALL       1
I__265/O                                LocalMux                     309              3684   1066  FALL       1
I__271/I                                InMux                          0              3684   1066  FALL       1
I__271/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_CYCLE_LC_17_6_7/lcout
Path End         : U110_ATA.ATA_START_LC_17_6_2/in0
Capture Clock    : U110_ATA.ATA_START_LC_17_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_17_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_CYCLE_LC_17_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__168/I                            LocalMux                       0              3375   1066  FALL       1
I__168/O                            LocalMux                     309              3684   1066  FALL       1
I__170/I                            InMux                          0              3684   1066  FALL       1
I__170/O                            InMux                        217              3901   1066  FALL       1
U110_ATA.ATA_START_LC_17_6_2/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__198/I                                            ClkMux                         0              2245  FALL       1
I__198/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/lcout     LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       5
I__467/I                                           LocalMux                       0              3017   1066  FALL       1
I__467/O                                           LocalMux                     309              3325   1066  FALL       1
I__472/I                                           InMux                          0              3325   1066  FALL       1
I__472/O                                           InMux                        217              3543   1066  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/in3  LogicCell40_SEQ_MODE_1000      0              3543   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       2
I__215/I                                         LocalMux                       0              3017   1066  FALL       1
I__215/O                                         LocalMux                     309              3325   1066  FALL       1
I__217/I                                         InMux                          0              3325   1066  FALL       1
I__217/O                                         InMux                        217              3543   1066  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3543   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       4
I__399/I                                             LocalMux                       0              3017   1066  FALL       1
I__399/O                                             LocalMux                     309              3325   1066  FALL       1
I__403/I                                             InMux                          0              3325   1066  FALL       1
I__403/O                                             InMux                        217              3543   1066  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/in0    LogicCell40_SEQ_MODE_1000      0              3543   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       4
I__400/I                                             LocalMux                       0              3017   1066  FALL       1
I__400/O                                             LocalMux                     309              3325   1066  FALL       1
I__404/I                                             InMux                          0              3325   1066  FALL       1
I__404/O                                             InMux                        217              3543   1066  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/in0        LogicCell40_SEQ_MODE_1000      0              3543   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__198/I                                            ClkMux                         0              2245  FALL       1
I__198/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/lcout           LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       5
I__468/I                                                 LocalMux                       0              3017   1066  FALL       1
I__468/O                                                 LocalMux                     309              3325   1066  FALL       1
I__473/I                                                 InMux                          0              3325   1066  FALL       1
I__473/O                                                 InMux                        217              3543   1066  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/in3  LogicCell40_SEQ_MODE_1001      0              3543   1066  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                                 GlobalMux                      0              2168  FALL       1
I__190/O                                                 GlobalMux                     77              2245  FALL       1
I__197/I                                                 ClkMux                         0              2245  FALL       1
I__197/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__198/I                                            ClkMux                         0              2245  FALL       1
I__198/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       5
I__469/I                                        LocalMux                       0              3017   1066  FALL       1
I__469/O                                        LocalMux                     309              3325   1066  FALL       1
I__474/I                                        InMux                          0              3325   1066  FALL       1
I__474/O                                        InMux                        217              3543   1066  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3543   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__198/I                                            ClkMux                         0              2245  FALL       1
I__198/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3809
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__198/I                                            ClkMux                         0              2245  FALL       1
I__198/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/lcout         LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       5
I__467/I                                               LocalMux                       0              3017   1066  FALL       1
I__467/O                                               LocalMux                     309              3325   1066  FALL       1
I__471/I                                               InMux                          0              3325   1333  FALL       1
I__471/O                                               InMux                        217              3543   1333  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_RNO_0_LC_18_7_2/in3    LogicCell40_SEQ_MODE_0000      0              3543   1333  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_RNO_0_LC_18_7_2/ltout  LogicCell40_SEQ_MODE_0000    267              3809   1333  RISE       1
I__224/I                                               CascadeMux                     0              3809   1333  RISE       1
I__224/O                                               CascadeMux                     0              3809   1333  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/in2          LogicCell40_SEQ_MODE_1000      0              3809   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout
Path End         : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout                            LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__268/I                                                          LocalMux                       0              3375   1529  FALL       1
I__268/O                                                          LocalMux                     309              3684   1529  FALL       1
I__276/I                                                          InMux                          0              3684   1529  FALL       1
I__276/O                                                          InMux                        217              3901   1529  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/in1       LogicCell40_SEQ_MODE_0000      0              3901   1529  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/carryout  LogicCell40_SEQ_MODE_0000    245              4147   1529  FALL       2
I__211/I                                                          InMux                          0              4147   1529  FALL       1
I__211/O                                                          InMux                        217              4364   1529  FALL       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/in3                              LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_7_LC_18_5_7/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_18_5_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__305/I                                   LocalMux                       0              3375   1066  FALL       1
I__305/O                                   LocalMux                     309              3684   1066  FALL       1
I__308/I                                   InMux                          0              3684   1066  FALL       1
I__308/O                                   InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       1
I__207/I                                   InMux                          0              4147   1529  FALL       1
I__207/O                                   InMux                        217              4364   1529  FALL       1
U110_ATA.CYCLE_COUNT_7_LC_18_5_7/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_18_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_18_5_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__300/I                                   LocalMux                       0              3375   1066  FALL       1
I__300/O                                   LocalMux                     309              3684   1066  FALL       1
I__303/I                                   InMux                          0              3684   1066  FALL       1
I__303/O                                   InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__208/I                                   InMux                          0              4147   1529  FALL       1
I__208/O                                   InMux                        217              4364   1529  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_18_5_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_5_LC_18_5_5/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_18_5_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__289/I                                   LocalMux                       0              3375   1066  FALL       1
I__289/O                                   LocalMux                     309              3684   1066  FALL       1
I__292/I                                   InMux                          0              3684   1066  FALL       1
I__292/O                                   InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__209/I                                   InMux                          0              4147   1529  FALL       1
I__209/O                                   InMux                        217              4364   1529  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/lcout
Path End         : U110_ATA.CYCLE_COUNT_4_LC_18_5_4/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_18_5_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       6
I__245/I                                   LocalMux                       0              3375   1066  FALL       1
I__245/O                                   LocalMux                     309              3684   1066  FALL       1
I__251/I                                   InMux                          0              3684   1066  FALL       1
I__251/O                                   InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__210/I                                   InMux                          0              4147   1529  FALL       1
I__210/O                                   InMux                        217              4364   1529  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       6
I__242/I                                         LocalMux                       0              3375   1641  FALL       1
I__242/O                                         LocalMux                     309              3684   1641  FALL       1
I__248/I                                         InMux                          0              3684   1641  FALL       1
I__248/O                                         InMux                        217              3901   1641  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_17_5_5/in3    LogicCell40_SEQ_MODE_0000      0              3901   1641  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_17_5_5/ltout  LogicCell40_SEQ_MODE_0000    267              4168   1641  RISE       1
I__116/I                                         CascadeMux                     0              4168   1641  RISE       1
I__116/O                                         CascadeMux                     0              4168   1641  RISE       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_17_5_6/in2    LogicCell40_SEQ_MODE_0000      0              4168   1641  RISE       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_17_5_6/ltout  LogicCell40_SEQ_MODE_0000    309              4476   1641  RISE       1
I__113/I                                         CascadeMux                     0              4476   1641  RISE       1
I__113/O                                         CascadeMux                     0              4476   1641  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/in2             LogicCell40_SEQ_MODE_1000      0              4476   1641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_17_6_7/in2
Capture Clock    : U110_ATA.ATA_CYCLE_LC_17_6_7/clk
Hold Constraint  : 0p
Path slack       : 1697p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__267/I                                           LocalMux                       0              3375   1697  FALL       1
I__267/O                                           LocalMux                     309              3684   1697  FALL       1
I__274/I                                           InMux                          0              3684   1697  FALL       1
I__274/O                                           InMux                        217              3901   1697  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_17_6_5/in1    LogicCell40_SEQ_MODE_0000      0              3901   1697  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_17_6_5/ltout  LogicCell40_SEQ_MODE_0000    323              4224   1697  RISE       1
I__183/I                                           CascadeMux                     0              4224   1697  RISE       1
I__183/O                                           CascadeMux                     0              4224   1697  RISE       1
U110_ATA.ATA_CYCLE_RNO_0_LC_17_6_6/in2             LogicCell40_SEQ_MODE_0000      0              4224   1697  RISE       1
U110_ATA.ATA_CYCLE_RNO_0_LC_17_6_6/ltout           LogicCell40_SEQ_MODE_0000    309              4532   1697  RISE       1
I__175/I                                           CascadeMux                     0              4532   1697  RISE       1
I__175/O                                           CascadeMux                     0              4532   1697  RISE       1
U110_ATA.ATA_CYCLE_LC_17_6_7/in2                   LogicCell40_SEQ_MODE_1000      0              4532   1697  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_17_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       6
I__242/I                                         LocalMux                       0              3375   1641  FALL       1
I__242/O                                         LocalMux                     309              3684   1641  FALL       1
I__248/I                                         InMux                          0              3684   1641  FALL       1
I__248/O                                         InMux                        217              3901   1641  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_17_5_5/in3    LogicCell40_SEQ_MODE_0000      0              3901   1641  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_17_5_5/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL       2
I__204/I                                         LocalMux                       0              4189   1880  FALL       1
I__204/O                                         LocalMux                     309              4497   1880  FALL       1
I__206/I                                         InMux                          0              4497   1880  FALL       1
I__206/O                                         InMux                        217              4715   1880  FALL       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/in1             LogicCell40_SEQ_MODE_1000      0              4715   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_START_LC_17_6_2/lcout
Path End         : U110_ATA.ATA_START_LC_17_6_2/in3
Capture Clock    : U110_ATA.ATA_START_LC_17_6_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_START_LC_17_6_2/lcout          LogicCell40_SEQ_MODE_1000    540              3375   1880  FALL       1
I__104/I                                    LocalMux                       0              3375   1880  FALL       1
I__104/O                                    LocalMux                     309              3684   1880  FALL       1
I__105/I                                    InMux                          0              3684   1880  FALL       1
I__105/O                                    InMux                        217              3901   1880  FALL       1
U110_ATA.ATA_START_RNI20BK_LC_17_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
U110_ATA.ATA_START_RNI20BK_LC_17_6_0/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL       3
I__185/I                                    LocalMux                       0              4189   1880  FALL       1
I__185/O                                    LocalMux                     309              4497   1880  FALL       1
I__188/I                                    InMux                          0              4497   1880  FALL       1
I__188/O                                    InMux                        217              4715   1880  FALL       1
U110_ATA.ATA_START_LC_17_6_2/in3            LogicCell40_SEQ_MODE_1000      0              4715   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/lcout
Path End         : U110_ATA.RW_EN_LC_17_7_3/in3
Capture Clock    : U110_ATA.RW_EN_LC_17_7_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1739  FALL       6
I__233/I                                         LocalMux                       0              3375   1880  FALL       1
I__233/O                                         LocalMux                     309              3684   1880  FALL       1
I__238/I                                         InMux                          0              3684   1880  FALL       1
I__238/O                                         InMux                        217              3901   1880  FALL       1
U110_ATA.CYCLE_COUNT_RNI1UBQ2_7_LC_18_6_3/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
U110_ATA.CYCLE_COUNT_RNI1UBQ2_7_LC_18_6_3/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL       2
I__311/I                                         LocalMux                       0              4189   1880  FALL       1
I__311/O                                         LocalMux                     309              4497   1880  FALL       1
I__313/I                                         InMux                          0              4497   1880  FALL       1
I__313/O                                         InMux                        217              4715   1880  FALL       1
U110_ATA.RW_EN_LC_17_7_3/in3                     LogicCell40_SEQ_MODE_1000      0              4715   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__194/I                                            ClkMux                         0              2527  RISE       1
I__194/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       1339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/lcout          LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       4
I__399/I                                                     LocalMux                       0              3017   1066  FALL       1
I__399/O                                                     LocalMux                     309              3325   1066  FALL       1
I__402/I                                                     InMux                          0              3325   1641  FALL       1
I__402/O                                                     InMux                        217              3543   1641  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_18_7_1/in3    LogicCell40_SEQ_MODE_0000      0              3543   1641  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_18_7_1/lcout  LogicCell40_SEQ_MODE_0000    288              3830   1880  FALL       3
I__516/I                                                     LocalMux                       0              3830   1880  FALL       1
I__516/O                                                     LocalMux                     309              4139   1880  FALL       1
I__519/I                                                     InMux                          0              4139   1880  FALL       1
I__519/O                                                     InMux                        217              4356   1880  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/in0      LogicCell40_SEQ_MODE_1001      0              4356   1880  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                                 GlobalMux                      0              2168  FALL       1
I__190/O                                                 GlobalMux                     77              2245  FALL       1
I__197/I                                                 ClkMux                         0              2245  FALL       1
I__197/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       1339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/lcout          LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       4
I__399/I                                                     LocalMux                       0              3017   1066  FALL       1
I__399/O                                                     LocalMux                     309              3325   1066  FALL       1
I__402/I                                                     InMux                          0              3325   1641  FALL       1
I__402/O                                                     InMux                        217              3543   1641  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_18_7_1/in3    LogicCell40_SEQ_MODE_0000      0              3543   1641  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_18_7_1/lcout  LogicCell40_SEQ_MODE_0000    288              3830   1880  FALL       3
I__517/I                                                     LocalMux                       0              3830   1880  FALL       1
I__517/O                                                     LocalMux                     309              4139   1880  FALL       1
I__520/I                                                     InMux                          0              4139   1880  FALL       1
I__520/O                                                     InMux                        217              4356   1880  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/in0                 LogicCell40_SEQ_MODE_1000      0              4356   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__198/I                                            ClkMux                         0              2245  FALL       1
I__198/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       1339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/lcout          LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       4
I__399/I                                                     LocalMux                       0              3017   1066  FALL       1
I__399/O                                                     LocalMux                     309              3325   1066  FALL       1
I__402/I                                                     InMux                          0              3325   1641  FALL       1
I__402/O                                                     InMux                        217              3543   1641  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_18_7_1/in3    LogicCell40_SEQ_MODE_0000      0              3543   1641  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_18_7_1/lcout  LogicCell40_SEQ_MODE_0000    288              3830   1880  FALL       3
I__518/I                                                     LocalMux                       0              3830   1880  FALL       1
I__518/O                                                     LocalMux                     309              4139   1880  FALL       1
I__521/I                                                     InMux                          0              4139   1880  FALL       1
I__521/O                                                     InMux                        217              4356   1880  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/in0            LogicCell40_SEQ_MODE_1000      0              4356   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/lcout        LogicCell40_SEQ_MODE_1000    540              3375   1739  FALL       6
I__232/I                                      LocalMux                       0              3375   1739  FALL       1
I__232/O                                      LocalMux                     309              3684   1739  FALL       1
I__237/I                                      InMux                          0              3684   1739  FALL       1
I__237/O                                      InMux                        217              3901   1739  FALL       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/in1    LogicCell40_SEQ_MODE_0000      0              3901   1739  FALL       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/lcout  LogicCell40_SEQ_MODE_0000    379              4280   1971  FALL       1
I__121/I                                      LocalMux                       0              4280   1971  FALL       1
I__121/O                                      LocalMux                     309              4589   1971  FALL       1
I__122/I                                      InMux                          0              4589   1971  FALL       1
I__122/O                                      InMux                        217              4806   1971  FALL       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/in3          LogicCell40_SEQ_MODE_1000      0              4806   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout
Path End         : U110_ATA.RW_EN_LC_17_7_3/in1
Capture Clock    : U110_ATA.RW_EN_LC_17_7_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__267/I                                           LocalMux                       0              3375   1697  FALL       1
I__267/O                                           LocalMux                     309              3684   1697  FALL       1
I__274/I                                           InMux                          0              3684   1697  FALL       1
I__274/O                                           InMux                        217              3901   1697  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_17_6_5/in1    LogicCell40_SEQ_MODE_0000      0              3901   1697  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_17_6_5/lcout  LogicCell40_SEQ_MODE_0000    379              4280   1971  FALL       1
I__159/I                                           LocalMux                       0              4280   1971  FALL       1
I__159/O                                           LocalMux                     309              4589   1971  FALL       1
I__160/I                                           InMux                          0              4589   1971  FALL       1
I__160/O                                           InMux                        217              4806   1971  FALL       1
U110_ATA.RW_EN_LC_17_7_3/in1                       LogicCell40_SEQ_MODE_1000      0              4806   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__194/I                                            ClkMux                         0              2527  RISE       1
I__194/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_18_5_4/lcout
Path End         : U110_ATA.ATA_TACK_LC_18_6_1/in2
Capture Clock    : U110_ATA.ATA_TACK_LC_18_6_1/clk
Hold Constraint  : 0p
Path slack       : 2146p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__288/I                                         LocalMux                       0              3375   1978  FALL       1
I__288/O                                         LocalMux                     309              3684   1978  FALL       1
I__290/I                                         InMux                          0              3684   2146  FALL       1
I__290/O                                         InMux                        217              3901   2146  FALL       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3901   2146  FALL       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_18_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4189   2146  FALL       7
I__280/I                                         LocalMux                       0              4189   2146  FALL       1
I__280/O                                         LocalMux                     309              4497   2146  FALL       1
I__287/I                                         InMux                          0              4497   2146  FALL       1
I__287/O                                         InMux                        217              4715   2146  FALL       1
U110_ATA.ATA_TACK_RNO_1_LC_18_6_0/in3            LogicCell40_SEQ_MODE_0000      0              4715   2146  FALL       1
U110_ATA.ATA_TACK_RNO_1_LC_18_6_0/ltout          LogicCell40_SEQ_MODE_0000    267              4981   2146  RISE       1
I__202/I                                         CascadeMux                     0              4981   2146  RISE       1
I__202/O                                         CascadeMux                     0              4981   2146  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/in2                  LogicCell40_SEQ_MODE_1000      0              4981   2146  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_START_LC_17_6_2/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_17_6_7/in3
Capture Clock    : U110_ATA.ATA_CYCLE_LC_17_6_7/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_START_LC_17_6_2/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1880  FALL       1
I__104/I                                     LocalMux                       0              3375   1880  FALL       1
I__104/O                                     LocalMux                     309              3684   1880  FALL       1
I__105/I                                     InMux                          0              3684   1880  FALL       1
I__105/O                                     InMux                        217              3901   1880  FALL       1
U110_ATA.ATA_START_RNI20BK_LC_17_6_0/in3     LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
U110_ATA.ATA_START_RNI20BK_LC_17_6_0/ltout   LogicCell40_SEQ_MODE_0000    267              4168   2209  RISE       1
I__106/I                                     CascadeMux                     0              4168   2209  RISE       1
I__106/O                                     CascadeMux                     0              4168   2209  RISE       1
U110_ATA.ATA_START_RNIEVJR3_LC_17_6_1/in2    LogicCell40_SEQ_MODE_0000      0              4168   2209  RISE       1
U110_ATA.ATA_START_RNIEVJR3_LC_17_6_1/lcout  LogicCell40_SEQ_MODE_0000    351              4518   2209  FALL       2
I__171/I                                     LocalMux                       0              4518   2209  FALL       1
I__171/O                                     LocalMux                     309              4827   2209  FALL       1
I__173/I                                     InMux                          0              4827   2209  FALL       1
I__173/O                                     InMux                        217              5044   2209  FALL       1
U110_ATA.ATA_CYCLE_LC_17_6_7/in3             LogicCell40_SEQ_MODE_1000      0              5044   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_17_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       6
I__242/I                                         LocalMux                       0              3375   1641  FALL       1
I__242/O                                         LocalMux                     309              3684   1641  FALL       1
I__248/I                                         InMux                          0              3684   1641  FALL       1
I__248/O                                         InMux                        217              3901   1641  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_17_5_5/in3    LogicCell40_SEQ_MODE_0000      0              3901   1641  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_17_5_5/ltout  LogicCell40_SEQ_MODE_0000    267              4168   1641  RISE       1
I__116/I                                         CascadeMux                     0              4168   1641  RISE       1
I__116/O                                         CascadeMux                     0              4168   1641  RISE       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_17_5_6/in2    LogicCell40_SEQ_MODE_0000      0              4168   1641  RISE       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_17_5_6/lcout  LogicCell40_SEQ_MODE_0000    351              4518   2209  FALL       1
I__114/I                                         LocalMux                       0              4518   2209  FALL       1
I__114/O                                         LocalMux                     309              4827   2209  FALL       1
I__115/I                                         InMux                          0              4827   2209  FALL       1
I__115/O                                         InMux                        217              5044   2209  FALL       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in0             LogicCell40_SEQ_MODE_1000      0              5044   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_START_LC_17_6_2/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_START_LC_17_6_2/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1880  FALL       1
I__104/I                                     LocalMux                       0              3375   1880  FALL       1
I__104/O                                     LocalMux                     309              3684   1880  FALL       1
I__105/I                                     InMux                          0              3684   1880  FALL       1
I__105/O                                     InMux                        217              3901   1880  FALL       1
U110_ATA.ATA_START_RNI20BK_LC_17_6_0/in3     LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
U110_ATA.ATA_START_RNI20BK_LC_17_6_0/ltout   LogicCell40_SEQ_MODE_0000    267              4168   2209  RISE       1
I__106/I                                     CascadeMux                     0              4168   2209  RISE       1
I__106/O                                     CascadeMux                     0              4168   2209  RISE       1
U110_ATA.ATA_START_RNIEVJR3_LC_17_6_1/in2    LogicCell40_SEQ_MODE_0000      0              4168   2209  RISE       1
U110_ATA.ATA_START_RNIEVJR3_LC_17_6_1/lcout  LogicCell40_SEQ_MODE_0000    351              4518   2209  FALL       2
I__172/I                                     LocalMux                       0              4518   2209  FALL       1
I__172/O                                     LocalMux                     309              4827   2209  FALL       1
I__174/I                                     InMux                          0              4827   2209  FALL       1
I__174/O                                     InMux                        217              5044   2209  FALL       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/in0         LogicCell40_SEQ_MODE_1000      0              5044   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/lcout                         LogicCell40_SEQ_MODE_1000    540              3375   1739  FALL       6
I__232/I                                                       LocalMux                       0              3375   1739  FALL       1
I__232/O                                                       LocalMux                     309              3684   1739  FALL       1
I__237/I                                                       InMux                          0              3684   1739  FALL       1
I__237/O                                                       InMux                        217              3901   1739  FALL       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/in1                     LogicCell40_SEQ_MODE_0000      0              3901   1739  FALL       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_18_5_0/carryout                LogicCell40_SEQ_MODE_0000    245              4147   1739  FALL       2
I__118/I                                                       InMux                          0              4147   2342  FALL       1
I__118/O                                                       InMux                        217              4364   2342  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/in3    LogicCell40_SEQ_MODE_0000      0              4364   2342  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/lcout  LogicCell40_SEQ_MODE_0000    288              4652   2342  FALL       1
I__119/I                                                       LocalMux                       0              4652   2342  FALL       1
I__119/O                                                       LocalMux                     309              4960   2342  FALL       1
I__120/I                                                       InMux                          0              4960   2342  FALL       1
I__120/O                                                       InMux                        217              5178   2342  FALL       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/in1                           LogicCell40_SEQ_MODE_1000      0              5178   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/lcout                            LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       5
I__258/I                                                          LocalMux                       0              3375   1634  FALL       1
I__258/O                                                          LocalMux                     309              3684   1634  FALL       1
I__263/I                                                          InMux                          0              3684   1634  FALL       1
I__263/O                                                          InMux                        217              3901   1634  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/in1       LogicCell40_SEQ_MODE_0000      0              3901   1634  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_18_5_1/carryout  LogicCell40_SEQ_MODE_0000    245              4147   1634  FALL       2
I__212/I                                                          InMux                          0              4147   2342  FALL       1
I__212/O                                                          InMux                        217              4364   2342  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/in3       LogicCell40_SEQ_MODE_0000      0              4364   2342  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_18_5_2/lcout     LogicCell40_SEQ_MODE_0000    288              4652   2342  FALL       1
I__213/I                                                          LocalMux                       0              4652   2342  FALL       1
I__213/O                                                          LocalMux                     309              4960   2342  FALL       1
I__214/I                                                          InMux                          0              4960   2342  FALL       1
I__214/O                                                          InMux                        217              5178   2342  FALL       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in3                              LogicCell40_SEQ_MODE_1000      0              5178   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout
Path End         : U110_ATA.ATA_TACK_LC_18_6_1/in3
Capture Clock    : U110_ATA.ATA_TACK_LC_18_6_1/clk
Hold Constraint  : 0p
Path slack       : 2511p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1971
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/lcout   LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__267/I                                 LocalMux                       0              3375   1697  FALL       1
I__267/O                                 LocalMux                     309              3684   1697  FALL       1
I__275/I                                 InMux                          0              3684   2511  FALL       1
I__275/O                                 InMux                        217              3901   2511  FALL       1
U110_ATA.ATA_TACK_RNO_0_LC_17_6_3/in1    LogicCell40_SEQ_MODE_0000      0              3901   2511  FALL       1
U110_ATA.ATA_TACK_RNO_0_LC_17_6_3/lcout  LogicCell40_SEQ_MODE_0000    379              4280   2511  FALL       1
I__199/I                                 Odrv12                         0              4280   2511  FALL       1
I__199/O                                 Odrv12                       540              4820   2511  FALL       1
I__200/I                                 LocalMux                       0              4820   2511  FALL       1
I__200/O                                 LocalMux                     309              5129   2511  FALL       1
I__201/I                                 InMux                          0              5129   2511  FALL       1
I__201/O                                 InMux                        217              5346   2511  FALL       1
U110_ATA.ATA_TACK_LC_18_6_1/in3          LogicCell40_SEQ_MODE_1000      0              5346   2511  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/ce
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk
Hold Constraint  : 0p
Path slack       : 2588p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       2048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/lcout              LogicCell40_SEQ_MODE_1000    540              3017   1697  FALL       2
I__395/I                                                         LocalMux                       0              3017   2588  FALL       1
I__395/O                                                         LocalMux                     309              3325   2588  FALL       1
I__397/I                                                         InMux                          0              3325   2588  FALL       1
I__397/O                                                         InMux                        217              3543   2588  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_18_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3543   2588  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_18_6_5/lcout  LogicCell40_SEQ_MODE_0000    288              3830   2588  FALL       1
I__341/I                                                         Odrv4                          0              3830   2588  FALL       1
I__341/O                                                         Odrv4                        372              4202   2588  FALL       1
I__342/I                                                         LocalMux                       0              4202   2588  FALL       1
I__342/O                                                         LocalMux                     309              4510   2588  FALL       1
I__343/I                                                         CEMux                          0              4510   2588  FALL       1
I__343/O                                                         CEMux                        554              5065   2588  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/ce           LogicCell40_SEQ_MODE_1001      0              5065   2588  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                                 GlobalMux                      0              2168  FALL       1
I__190/O                                                 GlobalMux                     77              2245  FALL       1
I__197/I                                                 ClkMux                         0              2245  FALL       1
I__197/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk
Hold Constraint  : -12500p
Path slack       : 13924p

Capture Clock Arrival Time (CLK40:F#1)   -12500
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2477
- Setup Time                                  0
--------------------------------------   ------ 
End-of-path required time (ps)           -10023

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_1/lcout                  LogicCell40_SEQ_MODE_1000    540              3375  13925  FALL       6
I__476/I                                           LocalMux                       0              3375  13925  FALL       1
I__476/O                                           LocalMux                     309              3684  13925  FALL       1
I__482/I                                           InMux                          0              3684  13925  FALL       1
I__482/O                                           InMux                        217              3901  13925  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/in1  LogicCell40_SEQ_MODE_1000      0              3901  13925  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk
Hold Constraint  : -12500p
Path slack       : 13924p

Capture Clock Arrival Time (CLK40:F#1)   -12500
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2477
- Setup Time                                  0
--------------------------------------   ------ 
End-of-path required time (ps)           -10023

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_1/lcout             LogicCell40_SEQ_MODE_1000    540              3375  13925  FALL       6
I__477/I                                      LocalMux                       0              3375  13925  FALL       1
I__477/O                                      LocalMux                     309              3684  13925  FALL       1
I__483/I                                      InMux                          0              3684  13925  FALL       1
I__483/O                                      InMux                        217              3901  13925  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/in3  LogicCell40_SEQ_MODE_1000      0              3901  13925  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__198/I                                            ClkMux                         0              2245  FALL       1
I__198/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk
Hold Constraint  : -12500p
Path slack       : 13924p

Capture Clock Arrival Time (CLK40:F#1)   -12500
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2477
- Setup Time                                  0
--------------------------------------   ------ 
End-of-path required time (ps)           -10023

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_1/lcout                        LogicCell40_SEQ_MODE_1000    540              3375  13925  FALL       6
I__478/I                                                 LocalMux                       0              3375  13925  FALL       1
I__478/O                                                 LocalMux                     309              3684  13925  FALL       1
I__484/I                                                 InMux                          0              3684  13925  FALL       1
I__484/O                                                 InMux                        217              3901  13925  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/in1  LogicCell40_SEQ_MODE_1001      0              3901  13925  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                                 GlobalMux                      0              2168  FALL       1
I__190/O                                                 GlobalMux                     77              2245  FALL       1
I__197/I                                                 ClkMux                         0              2245  FALL       1
I__197/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : IDEHRENn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10662
---------------------------------------   ----- 
End-of-path arrival time (ps)             10662
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                       U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                                     Odrv12                         0               973   +INF  FALL       1
I__485/O                                     Odrv12                       540              1513   +INF  FALL       1
I__486/I                                     Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                                     Span12Mux_h                  540              2053   +INF  FALL       1
I__489/I                                     Sp12to4                        0              2053   +INF  FALL       1
I__489/O                                     Sp12to4                      449              2502   +INF  FALL       1
I__492/I                                     Span4Mux_h                     0              2502   +INF  FALL       1
I__492/O                                     Span4Mux_h                   316              2817   +INF  FALL       1
I__495/I                                     Span4Mux_v                     0              2817   +INF  FALL       1
I__495/O                                     Span4Mux_v                   372              3189   +INF  FALL       1
I__500/I                                     LocalMux                       0              3189   +INF  FALL       1
I__500/O                                     LocalMux                     309              3498   +INF  FALL       1
I__505/I                                     InMux                          0              3498   +INF  FALL       1
I__505/O                                     InMux                        217              3715   +INF  FALL       1
U110_BUFFERS.un1_IDEHRENn_i_LC_18_7_5/in3    LogicCell40_SEQ_MODE_0000      0              3715   +INF  FALL       1
U110_BUFFERS.un1_IDEHRENn_i_LC_18_7_5/lcout  LogicCell40_SEQ_MODE_0000    288              4003   +INF  FALL       1
I__388/I                                     Odrv12                         0              4003   +INF  FALL       1
I__388/O                                     Odrv12                       540              4543   +INF  FALL       1
I__389/I                                     Sp12to4                        0              4543   +INF  FALL       1
I__389/O                                     Sp12to4                      449              4992   +INF  FALL       1
I__390/I                                     Span4Mux_s3_h                  0              4992   +INF  FALL       1
I__390/O                                     Span4Mux_s3_h                231              5223   +INF  FALL       1
I__391/I                                     IoSpan4Mux                     0              5223   +INF  FALL       1
I__391/O                                     IoSpan4Mux                   323              5546   +INF  FALL       1
I__392/I                                     LocalMux                       0              5546   +INF  FALL       1
I__392/O                                     LocalMux                     309              5854   +INF  FALL       1
I__393/I                                     IoInMux                        0              5854   +INF  FALL       1
I__393/O                                     IoInMux                      217              6072   +INF  FALL       1
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              6072   +INF  FALL       1
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237              8309   +INF  FALL       1
IDEHRENn_obuf_iopad/DIN                      IO_PAD                         0              8309   +INF  FALL       1
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                      2353             10662   +INF  FALL       1
IDEHRENn                                     U110_TOP                       0             10662   +INF  FALL       1


++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_CYCLE_LC_17_6_7/in0
Capture Clock    : U110_ATA.ATA_CYCLE_LC_17_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                            U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                          Odrv12                         0               973   +INF  FALL       1
I__485/O                          Odrv12                       540              1513   +INF  FALL       1
I__486/I                          Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                          Span12Mux_h                  540              2053   +INF  FALL       1
I__487/I                          Sp12to4                        0              2053   +INF  FALL       1
I__487/O                          Sp12to4                      449              2502   +INF  FALL       1
I__490/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__490/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__493/I                          LocalMux                       0              2874   +INF  FALL       1
I__493/O                          LocalMux                     309              3182   +INF  FALL       1
I__496/I                          InMux                          0              3182   +INF  FALL       1
I__496/O                          InMux                        217              3400   +INF  FALL       1
U110_ATA.ATA_CYCLE_LC_17_6_7/in0  LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_17_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/sr
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -197
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4620
---------------------------------------   ---- 
End-of-path arrival time (ps)             4620
 
Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                                  U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                         IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                                  IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                                                Odrv12                         0               973   +INF  FALL       1
I__485/O                                                Odrv12                       540              1513   +INF  FALL       1
I__486/I                                                Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                                                Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                                                LocalMux                       0              2053   +INF  FALL       1
I__488/O                                                LocalMux                     309              2362   +INF  FALL       1
I__491/I                                                InMux                          0              2362   +INF  FALL       1
I__491/O                                                InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0                       LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout                     LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__320/I                                                Odrv12                         0              2965   +INF  FALL       1
I__320/O                                                Odrv12                       540              3505   +INF  FALL       1
I__325/I                                                Sp12to4                        0              3505   +INF  FALL       1
I__325/O                                                Sp12to4                      449              3954   +INF  FALL       1
I__333/I                                                LocalMux                       0              3954   +INF  FALL       1
I__333/O                                                LocalMux                     309              4262   +INF  FALL       1
I__335/I                                                SRMux                          0              4262   +INF  FALL       1
I__335/O                                                SRMux                        358              4620   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/sr  LogicCell40_SEQ_MODE_1001      0              4620   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                                 GlobalMux                      0              2168  FALL       1
I__190/O                                                 GlobalMux                     77              2245  FALL       1
I__197/I                                                 ClkMux                         0              2245  FALL       1
I__197/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : IDEHWENn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10731
---------------------------------------   ----- 
End-of-path arrival time (ps)             10731
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                       U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                       IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__485/I                                     Odrv12                         0               923   +INF  FALL       1
I__485/O                                     Odrv12                       540              1463   +INF  FALL       1
I__486/I                                     Span12Mux_h                    0              1463   +INF  FALL       1
I__486/O                                     Span12Mux_h                  540              2003   +INF  FALL       1
I__489/I                                     Sp12to4                        0              2003   +INF  FALL       1
I__489/O                                     Sp12to4                      449              2452   +INF  FALL       1
I__492/I                                     Span4Mux_h                     0              2452   +INF  FALL       1
I__492/O                                     Span4Mux_h                   316              2767   +INF  FALL       1
I__495/I                                     Span4Mux_v                     0              2767   +INF  FALL       1
I__495/O                                     Span4Mux_v                   372              3139   +INF  FALL       1
I__502/I                                     LocalMux                       0              3139   +INF  FALL       1
I__502/O                                     LocalMux                     309              3448   +INF  FALL       1
I__510/I                                     InMux                          0              3448   +INF  FALL       1
I__510/O                                     InMux                        217              3665   +INF  FALL       1
U110_BUFFERS.un1_IDEHWENn_i_LC_19_7_4/in3    LogicCell40_SEQ_MODE_0000      0              3665   +INF  FALL       1
U110_BUFFERS.un1_IDEHWENn_i_LC_19_7_4/lcout  LogicCell40_SEQ_MODE_0000    288              3953   +INF  FALL       1
I__522/I                                     Odrv4                          0              3953   +INF  FALL       1
I__522/O                                     Odrv4                        372              4324   +INF  FALL       1
I__523/I                                     Span4Mux_v                     0              4324   +INF  FALL       1
I__523/O                                     Span4Mux_v                   372              4696   +INF  FALL       1
I__524/I                                     Span4Mux_v                     0              4696   +INF  FALL       1
I__524/O                                     Span4Mux_v                   372              5068   +INF  FALL       1
I__525/I                                     Span4Mux_h                     0              5068   +INF  FALL       1
I__525/O                                     Span4Mux_h                   316              5383   +INF  FALL       1
I__526/I                                     Span4Mux_s3_h                  0              5383   +INF  FALL       1
I__526/O                                     Span4Mux_s3_h                231              5615   +INF  FALL       1
I__527/I                                     LocalMux                       0              5615   +INF  FALL       1
I__527/O                                     LocalMux                     309              5923   +INF  FALL       1
I__528/I                                     IoInMux                        0              5923   +INF  FALL       1
I__528/O                                     IoInMux                      217              6141   +INF  FALL       1
IDEHWENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              6141   +INF  FALL       1
IDEHWENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237              8378   +INF  FALL       1
IDEHWENn_obuf_iopad/DIN                      IO_PAD                         0              8378   +INF  FALL       1
IDEHWENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                      2353             10731   +INF  FALL       1
IDEHWENn                                     U110_TOP                       0             10731   +INF  FALL       1


++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_START_LC_17_6_2/in1
Capture Clock    : U110_ATA.ATA_START_LC_17_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3350
---------------------------------------   ---- 
End-of-path arrival time (ps)             3350
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                            U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__485/I                          Odrv12                         0               923   +INF  FALL       1
I__485/O                          Odrv12                       540              1463   +INF  FALL       1
I__486/I                          Span12Mux_h                    0              1463   +INF  FALL       1
I__486/O                          Span12Mux_h                  540              2003   +INF  FALL       1
I__487/I                          Sp12to4                        0              2003   +INF  FALL       1
I__487/O                          Sp12to4                      449              2452   +INF  FALL       1
I__490/I                          Span4Mux_v                     0              2452   +INF  FALL       1
I__490/O                          Span4Mux_v                   372              2824   +INF  FALL       1
I__493/I                          LocalMux                       0              2824   +INF  FALL       1
I__493/O                          LocalMux                     309              3132   +INF  FALL       1
I__497/I                          InMux                          0              3132   +INF  FALL       1
I__497/O                          InMux                        217              3350   +INF  FALL       1
U110_ATA.ATA_START_LC_17_6_2/in1  LogicCell40_SEQ_MODE_1000      0              3350   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__192/I                                            ClkMux                         0              2527  RISE       1
I__192/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3665
---------------------------------------   ---- 
End-of-path arrival time (ps)             3665
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                             U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                             IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                             PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__485/I                                           Odrv12                         0               923   +INF  FALL       1
I__485/O                                           Odrv12                       540              1463   +INF  FALL       1
I__486/I                                           Span12Mux_h                    0              1463   +INF  FALL       1
I__486/O                                           Span12Mux_h                  540              2003   +INF  FALL       1
I__489/I                                           Sp12to4                        0              2003   +INF  FALL       1
I__489/O                                           Sp12to4                      449              2452   +INF  FALL       1
I__492/I                                           Span4Mux_h                     0              2452   +INF  FALL       1
I__492/O                                           Span4Mux_h                   316              2767   +INF  FALL       1
I__495/I                                           Span4Mux_v                     0              2767   +INF  FALL       1
I__495/O                                           Span4Mux_v                   372              3139   +INF  FALL       1
I__500/I                                           LocalMux                       0              3139   +INF  FALL       1
I__500/O                                           LocalMux                     309              3448   +INF  FALL       1
I__506/I                                           InMux                          0              3448   +INF  FALL       1
I__506/O                                           InMux                        217              3665   +INF  FALL       1
I__512/I                                           CascadeMux                     0              3665   +INF  FALL       1
I__512/O                                           CascadeMux                     0              3665   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/in2  LogicCell40_SEQ_MODE_1000      0              3665   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_18_7_0/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ATA_ENn
Path End         : CS1_PRIn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9837
---------------------------------------   ---- 
End-of-path arrival time (ps)             9837
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ATA_ENn                                   U110_TOP                       0                 0   +INF  RISE       1
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__529/I                                  Odrv12                         0              1053   +INF  FALL       1
I__529/O                                  Odrv12                       540              1593   +INF  FALL       1
I__530/I                                  Span12Mux_h                    0              1593   +INF  FALL       1
I__530/O                                  Span12Mux_h                  540              2133   +INF  FALL       1
I__531/I                                  Span12Mux_v                    0              2133   +INF  FALL       1
I__531/O                                  Span12Mux_v                  540              2673   +INF  FALL       1
I__534/I                                  LocalMux                       0              2673   +INF  FALL       1
I__534/O                                  LocalMux                     309              2982   +INF  FALL       1
I__538/I                                  InMux                          0              2982   +INF  FALL       1
I__538/O                                  InMux                        217              3199   +INF  FALL       1
U110_ATA.un1_CS1_PRIn_i_LC_16_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3199   +INF  FALL       1
U110_ATA.un1_CS1_PRIn_i_LC_16_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              3487   +INF  FALL       1
I__88/I                                   Odrv4                          0              3487   +INF  FALL       1
I__88/O                                   Odrv4                        372              3858   +INF  FALL       1
I__89/I                                   Span4Mux_h                     0              3858   +INF  FALL       1
I__89/O                                   Span4Mux_h                   316              4174   +INF  FALL       1
I__90/I                                   Span4Mux_h                     0              4174   +INF  FALL       1
I__90/O                                   Span4Mux_h                   316              4489   +INF  FALL       1
I__91/I                                   Span4Mux_s3_h                  0              4489   +INF  FALL       1
I__91/O                                   Span4Mux_s3_h                231              4721   +INF  FALL       1
I__92/I                                   LocalMux                       0              4721   +INF  FALL       1
I__92/O                                   LocalMux                     309              5030   +INF  FALL       1
I__93/I                                   IoInMux                        0              5030   +INF  FALL       1
I__93/O                                   IoInMux                      217              5247   +INF  FALL       1
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              5247   +INF  FALL       1
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              7484   +INF  FALL       1
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                         0              7484   +INF  FALL       1
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353              9837   +INF  FALL       1
CS1_PRIn                                  U110_TOP                       0              9837   +INF  FALL       1


++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ATA_ENn
Path End         : DIOR_PRIn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11120
---------------------------------------   ----- 
End-of-path arrival time (ps)             11120
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ATA_ENn                                    U110_TOP                       0                 0   +INF  FALL       1
ATA_ENn_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  FALL       1
ATA_ENn_ibuf_iopad/DOUT                    IO_PAD                       540               540   +INF  FALL       1
ATA_ENn_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ATA_ENn_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__529/I                                   Odrv12                         0              1003   +INF  FALL       1
I__529/O                                   Odrv12                       540              1543   +INF  FALL       1
I__530/I                                   Span12Mux_h                    0              1543   +INF  FALL       1
I__530/O                                   Span12Mux_h                  540              2083   +INF  FALL       1
I__531/I                                   Span12Mux_v                    0              2083   +INF  FALL       1
I__531/O                                   Span12Mux_v                  540              2623   +INF  FALL       1
I__535/I                                   LocalMux                       0              2623   +INF  FALL       1
I__535/O                                   LocalMux                     309              2932   +INF  FALL       1
I__539/I                                   InMux                          0              2932   +INF  FALL       1
I__539/O                                   InMux                        217              3149   +INF  FALL       1
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/in0       LogicCell40_SEQ_MODE_0000      0              3149   +INF  FALL       1
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/lcout     LogicCell40_SEQ_MODE_0000    386              3535   +INF  FALL       2
I__315/I                                   LocalMux                       0              3535   +INF  FALL       1
I__315/O                                   LocalMux                     309              3843   +INF  FALL       1
I__317/I                                   InMux                          0              3843   +INF  FALL       1
I__317/O                                   InMux                        217              4061   +INF  FALL       1
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/in1    LogicCell40_SEQ_MODE_0000      0              4061   +INF  FALL       1
U110_ATA.RW_EN_RNIJJJD1_0_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000    379              4439   +INF  FALL       1
I__161/I                                   Odrv4                          0              4439   +INF  FALL       1
I__161/O                                   Odrv4                        372              4811   +INF  FALL       1
I__162/I                                   Span4Mux_h                     0              4811   +INF  FALL       1
I__162/O                                   Span4Mux_h                   316              5127   +INF  FALL       1
I__163/I                                   Span4Mux_s3_h                  0              5127   +INF  FALL       1
I__163/O                                   Span4Mux_s3_h                231              5358   +INF  FALL       1
I__164/I                                   IoSpan4Mux                     0              5358   +INF  FALL       1
I__164/O                                   IoSpan4Mux                   323              5681   +INF  FALL       1
I__165/I                                   IoSpan4Mux                     0              5681   +INF  FALL       1
I__165/O                                   IoSpan4Mux                   323              6003   +INF  FALL       1
I__166/I                                   LocalMux                       0              6003   +INF  FALL       1
I__166/O                                   LocalMux                     309              6312   +INF  FALL       1
I__167/I                                   IoInMux                        0              6312   +INF  FALL       1
I__167/O                                   IoInMux                      217              6529   +INF  FALL       1
DIOR_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              6529   +INF  FALL       1
DIOR_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              8767   +INF  FALL       1
DIOR_PRIn_obuf_iopad/DIN                   IO_PAD                         0              8767   +INF  FALL       1
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353             11120   +INF  FALL       1
DIOR_PRIn                                  U110_TOP                       0             11120   +INF  FALL       1


++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PCS1
Path End         : DIOW_PRIn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11153
---------------------------------------   ----- 
End-of-path arrival time (ps)             11153
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PCS1                                     U110_TOP                       0                 0   +INF  RISE       1
PCS1_ibuf_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
PCS1_ibuf_iopad/DOUT                     IO_PAD                       510               510   +INF  RISE       1
PCS1_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
PCS1_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__94/I                                  Odrv12                         0               973   +INF  FALL       1
I__94/O                                  Odrv12                       540              1513   +INF  FALL       1
I__95/I                                  Span12Mux_h                    0              1513   +INF  FALL       1
I__95/O                                  Span12Mux_h                  540              2053   +INF  FALL       1
I__96/I                                  Span12Mux_v                    0              2053   +INF  FALL       1
I__96/O                                  Span12Mux_v                  540              2593   +INF  FALL       1
I__97/I                                  LocalMux                       0              2593   +INF  FALL       1
I__97/O                                  LocalMux                     309              2902   +INF  FALL       1
I__99/I                                  InMux                          0              2902   +INF  FALL       1
I__99/O                                  InMux                        217              3119   +INF  FALL       1
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/in1     LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
U110_ATA.un2_DIOR_PRIn_LC_16_7_0/lcout   LogicCell40_SEQ_MODE_0000    379              3498   +INF  FALL       2
I__316/I                                 Odrv4                          0              3498   +INF  FALL       1
I__316/O                                 Odrv4                        372              3869   +INF  FALL       1
I__318/I                                 LocalMux                       0              3869   +INF  FALL       1
I__318/O                                 LocalMux                     309              4178   +INF  FALL       1
I__319/I                                 InMux                          0              4178   +INF  FALL       1
I__319/O                                 InMux                        217              4395   +INF  FALL       1
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4395   +INF  FALL       1
U110_ATA.RW_EN_RNIJJJD1_LC_19_7_2/lcout  LogicCell40_SEQ_MODE_0000    379              4774   +INF  FALL       1
I__558/I                                 Odrv4                          0              4774   +INF  FALL       1
I__558/O                                 Odrv4                        372              5146   +INF  FALL       1
I__559/I                                 Span4Mux_v                     0              5146   +INF  FALL       1
I__559/O                                 Span4Mux_v                   372              5518   +INF  FALL       1
I__560/I                                 Span4Mux_h                     0              5518   +INF  FALL       1
I__560/O                                 Span4Mux_h                   316              5833   +INF  FALL       1
I__561/I                                 Span4Mux_s2_h                  0              5833   +INF  FALL       1
I__561/O                                 Span4Mux_s2_h                203              6037   +INF  FALL       1
I__562/I                                 LocalMux                       0              6037   +INF  FALL       1
I__562/O                                 LocalMux                     309              6345   +INF  FALL       1
I__563/I                                 IoInMux                        0              6345   +INF  FALL       1
I__563/O                                 IoInMux                      217              6563   +INF  FALL       1
DIOW_PRIn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              6563   +INF  FALL       1
DIOW_PRIn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8800   +INF  FALL       1
DIOW_PRIn_obuf_iopad/DIN                 IO_PAD                         0              8800   +INF  FALL       1
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out      IO_PAD                      2353             11153   +INF  FALL       1
DIOW_PRIn                                U110_TOP                       0             11153   +INF  FALL       1


++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RnW
Path End         : IDEDIR
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9248
---------------------------------------   ---- 
End-of-path arrival time (ps)             9248
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RnW                               U110_TOP                       0                 0   +INF  RISE       1
RnW_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RnW_ibuf_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
RnW_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RnW_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__420/I                          Odrv12                         0              1053   +INF  FALL       1
I__420/O                          Odrv12                       540              1593   +INF  FALL       1
I__421/I                          Span12Mux_v                    0              1593   +INF  FALL       1
I__421/O                          Span12Mux_v                  540              2133   +INF  FALL       1
I__422/I                          LocalMux                       0              2133   +INF  FALL       1
I__422/O                          LocalMux                     309              2442   +INF  FALL       1
I__427/I                          InMux                          0              2442   +INF  FALL       1
I__427/O                          InMux                        217              2659   +INF  FALL       1
IDEDIR_obuf_RNO_LC_24_6_2/in3     LogicCell40_SEQ_MODE_0000      0              2659   +INF  FALL       1
IDEDIR_obuf_RNO_LC_24_6_2/lcout   LogicCell40_SEQ_MODE_0000    288              2947   +INF  FALL       1
I__414/I                          Odrv4                          0              2947   +INF  FALL       1
I__414/O                          Odrv4                        372              3318   +INF  FALL       1
I__415/I                          Span4Mux_s1_h                  0              3318   +INF  FALL       1
I__415/O                          Span4Mux_s1_h                168              3487   +INF  FALL       1
I__416/I                          IoSpan4Mux                     0              3487   +INF  FALL       1
I__416/O                          IoSpan4Mux                   323              3809   +INF  FALL       1
I__417/I                          IoSpan4Mux                     0              3809   +INF  FALL       1
I__417/O                          IoSpan4Mux                   323              4132   +INF  FALL       1
I__418/I                          LocalMux                       0              4132   +INF  FALL       1
I__418/O                          LocalMux                     309              4440   +INF  FALL       1
I__419/I                          IoInMux                        0              4440   +INF  FALL       1
I__419/O                          IoInMux                      217              4658   +INF  FALL       1
IDEDIR_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4658   +INF  FALL       1
IDEDIR_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6895   +INF  FALL       1
IDEDIR_obuf_iopad/DIN             IO_PAD                         0              6895   +INF  FALL       1
IDEDIR_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              9248   +INF  FALL       1
IDEDIR                            U110_TOP                       0              9248   +INF  FALL       1


++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RnW
Path End         : DIOW_SECn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10987
---------------------------------------   ----- 
End-of-path arrival time (ps)             10987
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RnW                                      U110_TOP                       0                 0   +INF  FALL       1
RnW_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  FALL       1
RnW_ibuf_iopad/DOUT                      IO_PAD                       540               540   +INF  FALL       1
RnW_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
RnW_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__420/I                                 Odrv12                         0              1003   +INF  FALL       1
I__420/O                                 Odrv12                       540              1543   +INF  FALL       1
I__421/I                                 Span12Mux_v                    0              1543   +INF  FALL       1
I__421/O                                 Span12Mux_v                  540              2083   +INF  FALL       1
I__423/I                                 Sp12to4                        0              2083   +INF  FALL       1
I__423/O                                 Sp12to4                      449              2532   +INF  FALL       1
I__428/I                                 Span4Mux_h                     0              2532   +INF  FALL       1
I__428/O                                 Span4Mux_h                   316              2847   +INF  FALL       1
I__432/I                                 Span4Mux_v                     0              2847   +INF  FALL       1
I__432/O                                 Span4Mux_v                   372              3219   +INF  FALL       1
I__436/I                                 LocalMux                       0              3219   +INF  FALL       1
I__436/O                                 LocalMux                     309              3528   +INF  FALL       1
I__441/I                                 InMux                          0              3528   +INF  FALL       1
I__441/O                                 InMux                        217              3745   +INF  FALL       1
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/in1    LogicCell40_SEQ_MODE_0000      0              3745   +INF  FALL       1
U110_ATA.RW_EN_RNIP3TI1_LC_19_7_7/lcout  LogicCell40_SEQ_MODE_0000    379              4124   +INF  FALL       1
I__448/I                                 Odrv12                         0              4124   +INF  FALL       1
I__448/O                                 Odrv12                       540              4664   +INF  FALL       1
I__449/I                                 Span12Mux_s9_h                 0              4664   +INF  FALL       1
I__449/O                                 Span12Mux_s9_h               435              5099   +INF  FALL       1
I__450/I                                 Sp12to4                        0              5099   +INF  FALL       1
I__450/O                                 Sp12to4                      449              5548   +INF  FALL       1
I__451/I                                 IoSpan4Mux                     0              5548   +INF  FALL       1
I__451/O                                 IoSpan4Mux                   323              5870   +INF  FALL       1
I__452/I                                 LocalMux                       0              5870   +INF  FALL       1
I__452/O                                 LocalMux                     309              6179   +INF  FALL       1
I__453/I                                 IoInMux                        0              6179   +INF  FALL       1
I__453/O                                 IoInMux                      217              6396   +INF  FALL       1
DIOW_SECn_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              6396   +INF  FALL       1
DIOW_SECn_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8634   +INF  FALL       1
DIOW_SECn_obuf_iopad/DIN                 IO_PAD                         0              8634   +INF  FALL       1
DIOW_SECn_obuf_iopad/PACKAGEPIN:out      IO_PAD                      2353             10987   +INF  FALL       1
DIOW_SECn                                U110_TOP                       0             10987   +INF  FALL       1


++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCS1
Path End         : CS1_SECn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11076
---------------------------------------   ----- 
End-of-path arrival time (ps)             11076
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SCS1                                      U110_TOP                       0                 0   +INF  RISE       1
SCS1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  RISE       1
SCS1_ibuf_iopad/DOUT                      IO_PAD                       510               510   +INF  RISE       1
SCS1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SCS1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__351/I                                  Odrv12                         0               973   +INF  FALL       1
I__351/O                                  Odrv12                       540              1513   +INF  FALL       1
I__352/I                                  Span12Mux_h                    0              1513   +INF  FALL       1
I__352/O                                  Span12Mux_h                  540              2053   +INF  FALL       1
I__353/I                                  Sp12to4                        0              2053   +INF  FALL       1
I__353/O                                  Sp12to4                      449              2502   +INF  FALL       1
I__354/I                                  Span4Mux_v                     0              2502   +INF  FALL       1
I__354/O                                  Span4Mux_v                   372              2874   +INF  FALL       1
I__356/I                                  LocalMux                       0              2874   +INF  FALL       1
I__356/O                                  LocalMux                     309              3182   +INF  FALL       1
I__358/I                                  InMux                          0              3182   +INF  FALL       1
I__358/O                                  InMux                        217              3400   +INF  FALL       1
U110_ATA.un1_CS1_SECn_i_LC_18_11_5/in0    LogicCell40_SEQ_MODE_0000      0              3400   +INF  FALL       1
U110_ATA.un1_CS1_SECn_i_LC_18_11_5/lcout  LogicCell40_SEQ_MODE_0000    386              3785   +INF  FALL       1
I__344/I                                  Odrv12                         0              3785   +INF  FALL       1
I__344/O                                  Odrv12                       540              4325   +INF  FALL       1
I__345/I                                  Span12Mux_v                    0              4325   +INF  FALL       1
I__345/O                                  Span12Mux_v                  540              4865   +INF  FALL       1
I__346/I                                  Span12Mux_s7_h                 0              4865   +INF  FALL       1
I__346/O                                  Span12Mux_s7_h               323              5188   +INF  FALL       1
I__347/I                                  Sp12to4                        0              5188   +INF  FALL       1
I__347/O                                  Sp12to4                      449              5637   +INF  FALL       1
I__348/I                                  IoSpan4Mux                     0              5637   +INF  FALL       1
I__348/O                                  IoSpan4Mux                   323              5959   +INF  FALL       1
I__349/I                                  LocalMux                       0              5959   +INF  FALL       1
I__349/O                                  LocalMux                     309              6268   +INF  FALL       1
I__350/I                                  IoInMux                        0              6268   +INF  FALL       1
I__350/O                                  IoInMux                      217              6485   +INF  FALL       1
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              6485   +INF  FALL       1
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              8723   +INF  FALL       1
CS1_SECn_obuf_iopad/DIN                   IO_PAD                         0              8723   +INF  FALL       1
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353             11076   +INF  FALL       1
CS1_SECn                                  U110_TOP                       0             11076   +INF  FALL       1


++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCS1
Path End         : DIOR_SECn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11657
---------------------------------------   ----- 
End-of-path arrival time (ps)             11657
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SCS1                                       U110_TOP                       0                 0   +INF  FALL       1
SCS1_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  FALL       1
SCS1_ibuf_iopad/DOUT                       IO_PAD                       460               460   +INF  FALL       1
SCS1_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SCS1_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__351/I                                   Odrv12                         0               923   +INF  FALL       1
I__351/O                                   Odrv12                       540              1463   +INF  FALL       1
I__352/I                                   Span12Mux_h                    0              1463   +INF  FALL       1
I__352/O                                   Span12Mux_h                  540              2003   +INF  FALL       1
I__353/I                                   Sp12to4                        0              2003   +INF  FALL       1
I__353/O                                   Sp12to4                      449              2452   +INF  FALL       1
I__355/I                                   Span4Mux_v                     0              2452   +INF  FALL       1
I__355/O                                   Span4Mux_v                   372              2824   +INF  FALL       1
I__357/I                                   LocalMux                       0              2824   +INF  FALL       1
I__357/O                                   LocalMux                     309              3132   +INF  FALL       1
I__359/I                                   InMux                          0              3132   +INF  FALL       1
I__359/O                                   InMux                        217              3350   +INF  FALL       1
U110_ATA.un2_DIOR_SECn_LC_18_7_7/in0       LogicCell40_SEQ_MODE_0000      0              3350   +INF  FALL       1
U110_ATA.un2_DIOR_SECn_LC_18_7_7/lcout     LogicCell40_SEQ_MODE_0000    386              3735   +INF  FALL       2
I__454/I                                   LocalMux                       0              3735   +INF  FALL       1
I__454/O                                   LocalMux                     309              4044   +INF  FALL       1
I__456/I                                   InMux                          0              4044   +INF  FALL       1
I__456/O                                   InMux                        217              4261   +INF  FALL       1
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/in3    LogicCell40_SEQ_MODE_0000      0              4261   +INF  FALL       1
U110_ATA.RW_EN_RNIP3TI1_0_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_0000    288              4549   +INF  FALL       1
I__152/I                                   Odrv12                         0              4549   +INF  FALL       1
I__152/O                                   Odrv12                       540              5089   +INF  FALL       1
I__153/I                                   Span12Mux_v                    0              5089   +INF  FALL       1
I__153/O                                   Span12Mux_v                  540              5629   +INF  FALL       1
I__154/I                                   Sp12to4                        0              5629   +INF  FALL       1
I__154/O                                   Sp12to4                      449              6078   +INF  FALL       1
I__155/I                                   Span4Mux_s0_h                  0              6078   +INF  FALL       1
I__155/O                                   Span4Mux_s0_h                140              6218   +INF  FALL       1
I__156/I                                   IoSpan4Mux                     0              6218   +INF  FALL       1
I__156/O                                   IoSpan4Mux                   323              6541   +INF  FALL       1
I__157/I                                   LocalMux                       0              6541   +INF  FALL       1
I__157/O                                   LocalMux                     309              6849   +INF  FALL       1
I__158/I                                   IoInMux                        0              6849   +INF  FALL       1
I__158/O                                   IoInMux                      217              7067   +INF  FALL       1
DIOR_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              7067   +INF  FALL       1
DIOR_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              9304   +INF  FALL       1
DIOR_SECn_obuf_iopad/DIN                   IO_PAD                         0              9304   +INF  FALL       1
DIOR_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353             11657   +INF  FALL       1
DIOR_SECn                                  U110_TOP                       0             11657   +INF  FALL       1


++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PCS0
Path End         : CS0_PRIn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9764
---------------------------------------   ---- 
End-of-path arrival time (ps)             9764
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PCS0                                     U110_TOP                       0                 0   +INF  RISE       1
PCS0_ibuf_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
PCS0_ibuf_iopad/DOUT                     IO_PAD                       510               510   +INF  RISE       1
PCS0_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
PCS0_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__366/I                                 Odrv12                         0               973   +INF  FALL       1
I__366/O                                 Odrv12                       540              1513   +INF  FALL       1
I__367/I                                 Span12Mux_h                    0              1513   +INF  FALL       1
I__367/O                                 Span12Mux_h                  540              2053   +INF  FALL       1
I__369/I                                 Span12Mux_v                    0              2053   +INF  FALL       1
I__369/O                                 Span12Mux_v                  540              2593   +INF  FALL       1
I__371/I                                 LocalMux                       0              2593   +INF  FALL       1
I__371/O                                 LocalMux                     309              2902   +INF  FALL       1
I__373/I                                 InMux                          0              2902   +INF  FALL       1
I__373/O                                 InMux                        217              3119   +INF  FALL       1
U110_ATA.un1_CS0_PRIn_i_LC_18_9_2/in3    LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
U110_ATA.un1_CS0_PRIn_i_LC_18_9_2/lcout  LogicCell40_SEQ_MODE_0000    288              3407   +INF  FALL       1
I__360/I                                 Odrv4                          0              3407   +INF  FALL       1
I__360/O                                 Odrv4                        372              3778   +INF  FALL       1
I__361/I                                 Span4Mux_h                     0              3778   +INF  FALL       1
I__361/O                                 Span4Mux_h                   316              4094   +INF  FALL       1
I__362/I                                 Span4Mux_s3_h                  0              4094   +INF  FALL       1
I__362/O                                 Span4Mux_s3_h                231              4325   +INF  FALL       1
I__363/I                                 IoSpan4Mux                     0              4325   +INF  FALL       1
I__363/O                                 IoSpan4Mux                   323              4648   +INF  FALL       1
I__364/I                                 LocalMux                       0              4648   +INF  FALL       1
I__364/O                                 LocalMux                     309              4957   +INF  FALL       1
I__365/I                                 IoInMux                        0              4957   +INF  FALL       1
I__365/O                                 IoInMux                      217              5174   +INF  FALL       1
CS0_PRIn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              5174   +INF  FALL       1
CS0_PRIn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              7411   +INF  FALL       1
CS0_PRIn_obuf_iopad/DIN                  IO_PAD                         0              7411   +INF  FALL       1
CS0_PRIn_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2353              9764   +INF  FALL       1
CS0_PRIn                                 U110_TOP                       0              9764   +INF  FALL       1


++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SCS0
Path End         : CS0_SECn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10234
---------------------------------------   ----- 
End-of-path arrival time (ps)             10234
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SCS0                                     U110_TOP                       0                 0   +INF  RISE       1
SCS0_ibuf_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   +INF  RISE       1
SCS0_ibuf_iopad/DOUT                     IO_PAD                       510               510   +INF  RISE       1
SCS0_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SCS0_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__375/I                                 Odrv12                         0               973   +INF  FALL       1
I__375/O                                 Odrv12                       540              1513   +INF  FALL       1
I__376/I                                 Span12Mux_h                    0              1513   +INF  FALL       1
I__376/O                                 Span12Mux_h                  540              2053   +INF  FALL       1
I__377/I                                 Span12Mux_v                    0              2053   +INF  FALL       1
I__377/O                                 Span12Mux_v                  540              2593   +INF  FALL       1
I__378/I                                 LocalMux                       0              2593   +INF  FALL       1
I__378/O                                 LocalMux                     309              2902   +INF  FALL       1
I__379/I                                 InMux                          0              2902   +INF  FALL       1
I__379/O                                 InMux                        217              3119   +INF  FALL       1
U110_ATA.un1_CS0_SECn_i_LC_18_7_6/in0    LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
U110_ATA.un1_CS0_SECn_i_LC_18_7_6/lcout  LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL       1
I__381/I                                 Odrv4                          0              3505   +INF  FALL       1
I__381/O                                 Odrv4                        372              3876   +INF  FALL       1
I__382/I                                 Span4Mux_h                     0              3876   +INF  FALL       1
I__382/O                                 Span4Mux_h                   316              4192   +INF  FALL       1
I__383/I                                 Span4Mux_v                     0              4192   +INF  FALL       1
I__383/O                                 Span4Mux_v                   372              4564   +INF  FALL       1
I__384/I                                 Span4Mux_s3_h                  0              4564   +INF  FALL       1
I__384/O                                 Span4Mux_s3_h                231              4795   +INF  FALL       1
I__385/I                                 IoSpan4Mux                     0              4795   +INF  FALL       1
I__385/O                                 IoSpan4Mux                   323              5118   +INF  FALL       1
I__386/I                                 LocalMux                       0              5118   +INF  FALL       1
I__386/O                                 LocalMux                     309              5426   +INF  FALL       1
I__387/I                                 IoInMux                        0              5426   +INF  FALL       1
I__387/O                                 IoInMux                      217              5644   +INF  FALL       1
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              5644   +INF  FALL       1
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              7881   +INF  FALL       1
CS0_SECn_obuf_iopad/DIN                  IO_PAD                         0              7881   +INF  FALL       1
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2353             10234   +INF  FALL       1
CS0_SECn                                 U110_TOP                       0             10234   +INF  FALL       1


++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/lcout
Path End         : TACKn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           8919
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                                 GlobalMux                      0              2168  FALL       1
I__190/O                                                 GlobalMux                     77              2245  FALL       1
I__197/I                                                 ClkMux                         0              2245  FALL       1
I__197/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/lcout  LogicCell40_SEQ_MODE_1001    540              3017   +INF  RISE       1
I__411/I                                                   Odrv12                         0              3017   +INF  RISE       1
I__411/O                                                   Odrv12                       491              3508   +INF  RISE       1
I__412/I                                                   LocalMux                       0              3508   +INF  RISE       1
I__412/O                                                   LocalMux                     330              3837   +INF  RISE       1
I__413/I                                                   InMux                          0              3837   +INF  RISE       1
I__413/O                                                   InMux                        259              4097   +INF  RISE       1
TACKn_obuft_RNO_LC_24_6_6/in0                              LogicCell40_SEQ_MODE_0000      0              4097   +INF  RISE       1
TACKn_obuft_RNO_LC_24_6_6/lcout                            LogicCell40_SEQ_MODE_0000    386              4482   +INF  FALL       1
I__405/I                                                   Odrv4                          0              4482   +INF  FALL       1
I__405/O                                                   Odrv4                        372              4854   +INF  FALL       1
I__406/I                                                   Span4Mux_v                     0              4854   +INF  FALL       1
I__406/O                                                   Span4Mux_v                   372              5226   +INF  FALL       1
I__407/I                                                   Span4Mux_v                     0              5226   +INF  FALL       1
I__407/O                                                   Span4Mux_v                   372              5598   +INF  FALL       1
I__408/I                                                   Span4Mux_s3_h                  0              5598   +INF  FALL       1
I__408/O                                                   Span4Mux_s3_h                231              5829   +INF  FALL       1
I__409/I                                                   LocalMux                       0              5829   +INF  FALL       1
I__409/O                                                   LocalMux                     309              6138   +INF  FALL       1
I__410/I                                                   IoInMux                        0              6138   +INF  FALL       1
I__410/O                                                   IoInMux                      217              6355   +INF  FALL       1
TACKn_obuft_preio/OUTPUTENABLE                             PRE_IO_PIN_TYPE_101001         0              6355   +INF  FALL       1
TACKn_obuft_preio/PADOEN                                   PRE_IO_PIN_TYPE_101001       210              6565   +INF  FALL       1
TACKn_obuft_iopad/OE                                       IO_PAD                         0              6565   +INF  FALL       1
TACKn_obuft_iopad/PACKAGEPIN:out                           IO_PAD                      2353              8919   +INF  FALL       1
TACKn                                                      U110_TOP                       0              8919   +INF  FALL       1


++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3491
---------------------------------------   ---- 
End-of-path arrival time (ps)             3491
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                              Odrv12                         0               973   +INF  FALL       1
I__485/O                              Odrv12                       540              1513   +INF  FALL       1
I__486/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                              LocalMux                       0              2053   +INF  FALL       1
I__488/O                              LocalMux                     309              2362   +INF  FALL       1
I__491/I                              InMux                          0              2362   +INF  FALL       1
I__491/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout   LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__321/I                              LocalMux                       0              2965   +INF  FALL       1
I__321/O                              LocalMux                     309              3273   +INF  FALL       1
I__326/I                              InMux                          0              3273   +INF  FALL       1
I__326/O                              InMux                        217              3491   +INF  FALL       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/in0  LogicCell40_SEQ_MODE_1000      0              3491   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_18_5_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_4_LC_18_5_4/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_18_5_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3491
---------------------------------------   ---- 
End-of-path arrival time (ps)             3491
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                              Odrv12                         0               973   +INF  FALL       1
I__485/O                              Odrv12                       540              1513   +INF  FALL       1
I__486/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                              LocalMux                       0              2053   +INF  FALL       1
I__488/O                              LocalMux                     309              2362   +INF  FALL       1
I__491/I                              InMux                          0              2362   +INF  FALL       1
I__491/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout   LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__322/I                              LocalMux                       0              2965   +INF  FALL       1
I__322/O                              LocalMux                     309              3273   +INF  FALL       1
I__329/I                              InMux                          0              3273   +INF  FALL       1
I__329/O                              InMux                        217              3491   +INF  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/in0  LogicCell40_SEQ_MODE_1000      0              3491   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_18_5_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4178
---------------------------------------   ---- 
End-of-path arrival time (ps)             4178
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                              Odrv12                         0               973   +INF  FALL       1
I__485/O                              Odrv12                       540              1513   +INF  FALL       1
I__486/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                              LocalMux                       0              2053   +INF  FALL       1
I__488/O                              LocalMux                     309              2362   +INF  FALL       1
I__491/I                              InMux                          0              2362   +INF  FALL       1
I__491/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout   LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__323/I                              Odrv4                          0              2965   +INF  FALL       1
I__323/O                              Odrv4                        372              3336   +INF  FALL       1
I__331/I                              Span4Mux_h                     0              3336   +INF  FALL       1
I__331/O                              Span4Mux_h                   316              3652   +INF  FALL       1
I__334/I                              LocalMux                       0              3652   +INF  FALL       1
I__334/O                              LocalMux                     309              3961   +INF  FALL       1
I__336/I                              InMux                          0              3961   +INF  FALL       1
I__336/O                              InMux                        217              4178   +INF  FALL       1
I__339/I                              CascadeMux                     0              4178   +INF  FALL       1
I__339/O                              CascadeMux                     0              4178   +INF  FALL       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/in2  LogicCell40_SEQ_MODE_1000      0              4178   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_17_5_2/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_5_LC_18_5_5/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_18_5_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3491
---------------------------------------   ---- 
End-of-path arrival time (ps)             3491
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                              Odrv12                         0               973   +INF  FALL       1
I__485/O                              Odrv12                       540              1513   +INF  FALL       1
I__486/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                              LocalMux                       0              2053   +INF  FALL       1
I__488/O                              LocalMux                     309              2362   +INF  FALL       1
I__491/I                              InMux                          0              2362   +INF  FALL       1
I__491/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout   LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__321/I                              LocalMux                       0              2965   +INF  FALL       1
I__321/O                              LocalMux                     309              3273   +INF  FALL       1
I__327/I                              InMux                          0              3273   +INF  FALL       1
I__327/O                              InMux                        217              3491   +INF  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/in0  LogicCell40_SEQ_MODE_1000      0              3491   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_18_5_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_7_LC_18_5_7/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_18_5_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3491
---------------------------------------   ---- 
End-of-path arrival time (ps)             3491
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                              Odrv12                         0               973   +INF  FALL       1
I__485/O                              Odrv12                       540              1513   +INF  FALL       1
I__486/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                              LocalMux                       0              2053   +INF  FALL       1
I__488/O                              LocalMux                     309              2362   +INF  FALL       1
I__491/I                              InMux                          0              2362   +INF  FALL       1
I__491/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout   LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__321/I                              LocalMux                       0              2965   +INF  FALL       1
I__321/O                              LocalMux                     309              3273   +INF  FALL       1
I__328/I                              InMux                          0              3273   +INF  FALL       1
I__328/O                              InMux                        217              3491   +INF  FALL       1
U110_ATA.CYCLE_COUNT_7_LC_18_5_7/in0  LogicCell40_SEQ_MODE_1000      0              3491   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_18_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3491
---------------------------------------   ---- 
End-of-path arrival time (ps)             3491
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                              Odrv12                         0               973   +INF  FALL       1
I__485/O                              Odrv12                       540              1513   +INF  FALL       1
I__486/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                              LocalMux                       0              2053   +INF  FALL       1
I__488/O                              LocalMux                     309              2362   +INF  FALL       1
I__491/I                              InMux                          0              2362   +INF  FALL       1
I__491/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout   LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__322/I                              LocalMux                       0              2965   +INF  FALL       1
I__322/O                              LocalMux                     309              3273   +INF  FALL       1
I__330/I                              InMux                          0              3273   +INF  FALL       1
I__330/O                              InMux                        217              3491   +INF  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/in0  LogicCell40_SEQ_MODE_1000      0              3491   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__193/I                                            ClkMux                         0              2527  RISE       1
I__193/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_18_5_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4178
---------------------------------------   ---- 
End-of-path arrival time (ps)             4178
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                              Odrv12                         0               973   +INF  FALL       1
I__485/O                              Odrv12                       540              1513   +INF  FALL       1
I__486/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                              LocalMux                       0              2053   +INF  FALL       1
I__488/O                              LocalMux                     309              2362   +INF  FALL       1
I__491/I                              InMux                          0              2362   +INF  FALL       1
I__491/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout   LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__323/I                              Odrv4                          0              2965   +INF  FALL       1
I__323/O                              Odrv4                        372              3336   +INF  FALL       1
I__331/I                              Span4Mux_h                     0              3336   +INF  FALL       1
I__331/O                              Span4Mux_h                   316              3652   +INF  FALL       1
I__334/I                              LocalMux                       0              3652   +INF  FALL       1
I__334/O                              LocalMux                     309              3961   +INF  FALL       1
I__337/I                              InMux                          0              3961   +INF  FALL       1
I__337/O                              InMux                        217              4178   +INF  FALL       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/in3  LogicCell40_SEQ_MODE_1000      0              4178   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_5_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4178
---------------------------------------   ---- 
End-of-path arrival time (ps)             4178
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                              Odrv12                         0               973   +INF  FALL       1
I__485/O                              Odrv12                       540              1513   +INF  FALL       1
I__486/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__488/I                              LocalMux                       0              2053   +INF  FALL       1
I__488/O                              LocalMux                     309              2362   +INF  FALL       1
I__491/I                              InMux                          0              2362   +INF  FALL       1
I__491/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/in0     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_19_5_2/lcout   LogicCell40_SEQ_MODE_0000    386              2965   +INF  FALL      10
I__323/I                              Odrv4                          0              2965   +INF  FALL       1
I__323/O                              Odrv4                        372              3336   +INF  FALL       1
I__331/I                              Span4Mux_h                     0              3336   +INF  FALL       1
I__331/O                              Span4Mux_h                   316              3652   +INF  FALL       1
I__334/I                              LocalMux                       0              3652   +INF  FALL       1
I__334/O                              LocalMux                     309              3961   +INF  FALL       1
I__338/I                              InMux                          0              3961   +INF  FALL       1
I__338/O                              InMux                        217              4178   +INF  FALL       1
I__340/I                              CascadeMux                     0              4178   +INF  FALL       1
I__340/O                              CascadeMux                     0              4178   +INF  FALL       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/in2  LogicCell40_SEQ_MODE_1000      0              4178   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__191/I                                            ClkMux                         0              2527  RISE       1
I__191/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_17_5_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_TACK_LC_18_6_1/in1
Capture Clock    : U110_ATA.ATA_TACK_LC_18_6_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                           U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                         Odrv12                         0               973   +INF  FALL       1
I__485/O                         Odrv12                       540              1513   +INF  FALL       1
I__486/I                         Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                         Span12Mux_h                  540              2053   +INF  FALL       1
I__489/I                         Sp12to4                        0              2053   +INF  FALL       1
I__489/O                         Sp12to4                      449              2502   +INF  FALL       1
I__492/I                         Span4Mux_h                     0              2502   +INF  FALL       1
I__492/O                         Span4Mux_h                   316              2817   +INF  FALL       1
I__495/I                         Span4Mux_v                     0              2817   +INF  FALL       1
I__495/O                         Span4Mux_v                   372              3189   +INF  FALL       1
I__499/I                         LocalMux                       0              3189   +INF  FALL       1
I__499/O                         LocalMux                     309              3498   +INF  FALL       1
I__504/I                         InMux                          0              3498   +INF  FALL       1
I__504/O                         InMux                        217              3715   +INF  FALL       1
U110_ATA.ATA_TACK_LC_18_6_1/in1  LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__195/I                                            ClkMux                         0              2527  RISE       1
I__195/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_1/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                             U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                             IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                             PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                                           Odrv12                         0               973   +INF  FALL       1
I__485/O                                           Odrv12                       540              1513   +INF  FALL       1
I__486/I                                           Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                                           Span12Mux_h                  540              2053   +INF  FALL       1
I__489/I                                           Sp12to4                        0              2053   +INF  FALL       1
I__489/O                                           Sp12to4                      449              2502   +INF  FALL       1
I__492/I                                           Span4Mux_h                     0              2502   +INF  FALL       1
I__492/O                                           Span4Mux_h                   316              2817   +INF  FALL       1
I__495/I                                           Span4Mux_v                     0              2817   +INF  FALL       1
I__495/O                                           Span4Mux_v                   372              3189   +INF  FALL       1
I__500/I                                           LocalMux                       0              3189   +INF  FALL       1
I__500/O                                           LocalMux                     309              3498   +INF  FALL       1
I__507/I                                           InMux                          0              3498   +INF  FALL       1
I__507/O                                           InMux                        217              3715   +INF  FALL       1
I__513/I                                           CascadeMux                     0              3715   +INF  FALL       1
I__513/O                                           CascadeMux                     0              3715   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/in2  LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_18_7_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.RW_EN_LC_17_7_3/in2
Capture Clock    : U110_ATA.RW_EN_LC_17_7_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                           U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                         Odrv12                         0               973   +INF  FALL       1
I__485/O                         Odrv12                       540              1513   +INF  FALL       1
I__486/I                         Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                         Span12Mux_h                  540              2053   +INF  FALL       1
I__487/I                         Sp12to4                        0              2053   +INF  FALL       1
I__487/O                         Sp12to4                      449              2502   +INF  FALL       1
I__490/I                         Span4Mux_v                     0              2502   +INF  FALL       1
I__490/O                         Span4Mux_v                   372              2874   +INF  FALL       1
I__494/I                         LocalMux                       0              2874   +INF  FALL       1
I__494/O                         LocalMux                     309              3182   +INF  FALL       1
I__498/I                         InMux                          0              3182   +INF  FALL       1
I__498/O                         InMux                        217              3400   +INF  FALL       1
I__503/I                         CascadeMux                     0              3400   +INF  FALL       1
I__503/O                         CascadeMux                     0              3400   +INF  FALL       1
U110_ATA.RW_EN_LC_17_7_3/in2     LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__189/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__189/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__190/I                                            GlobalMux                      0              2372  RISE       1
I__190/O                                            GlobalMux                    154              2527  RISE       1
I__194/I                                            ClkMux                         0              2527  RISE       1
I__194/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_17_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                                   U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                                                 Odrv12                         0               973   +INF  FALL       1
I__485/O                                                 Odrv12                       540              1513   +INF  FALL       1
I__486/I                                                 Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                                                 Span12Mux_h                  540              2053   +INF  FALL       1
I__489/I                                                 Sp12to4                        0              2053   +INF  FALL       1
I__489/O                                                 Sp12to4                      449              2502   +INF  FALL       1
I__492/I                                                 Span4Mux_h                     0              2502   +INF  FALL       1
I__492/O                                                 Span4Mux_h                   316              2817   +INF  FALL       1
I__495/I                                                 Span4Mux_v                     0              2817   +INF  FALL       1
I__495/O                                                 Span4Mux_v                   372              3189   +INF  FALL       1
I__501/I                                                 LocalMux                       0              3189   +INF  FALL       1
I__501/O                                                 LocalMux                     309              3498   +INF  FALL       1
I__509/I                                                 InMux                          0              3498   +INF  FALL       1
I__509/O                                                 InMux                        217              3715   +INF  FALL       1
I__514/I                                                 CascadeMux                     0              3715   +INF  FALL       1
I__514/O                                                 CascadeMux                     0              3715   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/in2  LogicCell40_SEQ_MODE_1001      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                                 GlobalMux                      0              2168  FALL       1
I__190/O                                                 GlobalMux                     77              2245  FALL       1
I__197/I                                                 ClkMux                         0              2245  FALL       1
I__197/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_0/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                        U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                        IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                                      Odrv12                         0               973   +INF  FALL       1
I__485/O                                      Odrv12                       540              1513   +INF  FALL       1
I__486/I                                      Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                                      Span12Mux_h                  540              2053   +INF  FALL       1
I__489/I                                      Sp12to4                        0              2053   +INF  FALL       1
I__489/O                                      Sp12to4                      449              2502   +INF  FALL       1
I__492/I                                      Span4Mux_h                     0              2502   +INF  FALL       1
I__492/O                                      Span4Mux_h                   316              2817   +INF  FALL       1
I__495/I                                      Span4Mux_v                     0              2817   +INF  FALL       1
I__495/O                                      Span4Mux_v                   372              3189   +INF  FALL       1
I__502/I                                      LocalMux                       0              3189   +INF  FALL       1
I__502/O                                      LocalMux                     309              3498   +INF  FALL       1
I__511/I                                      InMux                          0              3498   +INF  FALL       1
I__511/O                                      InMux                        217              3715   +INF  FALL       1
I__515/I                                      CascadeMux                     0              3715   +INF  FALL       1
I__515/O                                      CascadeMux                     0              3715   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/in2  LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__198/I                                            ClkMux                         0              2245  FALL       1
I__198/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_7_5/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                         U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__485/I                                       Odrv12                         0               973   +INF  FALL       1
I__485/O                                       Odrv12                       540              1513   +INF  FALL       1
I__486/I                                       Span12Mux_h                    0              1513   +INF  FALL       1
I__486/O                                       Span12Mux_h                  540              2053   +INF  FALL       1
I__489/I                                       Sp12to4                        0              2053   +INF  FALL       1
I__489/O                                       Sp12to4                      449              2502   +INF  FALL       1
I__492/I                                       Span4Mux_h                     0              2502   +INF  FALL       1
I__492/O                                       Span4Mux_h                   316              2817   +INF  FALL       1
I__495/I                                       Span4Mux_v                     0              2817   +INF  FALL       1
I__495/O                                       Span4Mux_v                   372              3189   +INF  FALL       1
I__500/I                                       LocalMux                       0              3189   +INF  FALL       1
I__500/O                                       LocalMux                     309              3498   +INF  FALL       1
I__508/I                                       InMux                          0              3498   +INF  FALL       1
I__508/O                                       InMux                        217              3715   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/in3  LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__189/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__189/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__190/I                                            GlobalMux                      0              2168  FALL       1
I__190/O                                            GlobalMux                     77              2245  FALL       1
I__196/I                                            ClkMux                         0              2245  FALL       1
I__196/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/I           INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_COUNT_0C/O           INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_7_3/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

