// Seed: 137648491
`define pp_0 0
`define pp_1 0
`define pp_2 0
`default_nettype wire
`define pp_3 0
`timescale 1ps / 1ps
`define pp_4 0
`timescale 1 ps / 1ps
module module_0;
  always @(posedge 1) begin
    #1 id_0 = 1;
    if (1'b0) id_0 <= 1'h0;
  end
  always @(posedge 1) id_1 = id_1;
  logic id_2 = id_1;
endmodule
