	component sdram is
		port (
			clk_clk               : in    std_logic                     := 'X';             -- clk
			reset_reset           : in    std_logic                     := 'X';             -- reset
			sdram_1_address       : in    std_logic_vector(24 downto 0) := (others => 'X'); -- address
			sdram_1_byteenable_n  : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable_n
			sdram_1_chipselect    : in    std_logic                     := 'X';             -- chipselect
			sdram_1_writedata     : in    std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			sdram_1_read_n        : in    std_logic                     := 'X';             -- read_n
			sdram_1_write_n       : in    std_logic                     := 'X';             -- write_n
			sdram_1_readdata      : out   std_logic_vector(31 downto 0);                    -- readdata
			sdram_1_readdatavalid : out   std_logic;                                        -- readdatavalid
			sdram_1_waitrequest   : out   std_logic;                                        -- waitrequest
			sdram_clk_clk         : out   std_logic;                                        -- clk
			wire_addr             : out   std_logic_vector(12 downto 0);                    -- addr
			wire_ba               : out   std_logic_vector(1 downto 0);                     -- ba
			wire_cas_n            : out   std_logic;                                        -- cas_n
			wire_cke              : out   std_logic;                                        -- cke
			wire_cs_n             : out   std_logic;                                        -- cs_n
			wire_dq               : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			wire_dqm              : out   std_logic_vector(3 downto 0);                     -- dqm
			wire_ras_n            : out   std_logic;                                        -- ras_n
			wire_we_n             : out   std_logic                                         -- we_n
		);
	end component sdram;

