module_name sample
//option_port{
//}
//use_fifo_8
//use_fifo_32
//make_8_alw{
//}
//make_32_alw{
//}
//w_cycle_32
//r_cycle_32
//w_cycle_8
//r_cycle_8
//reg_list{}
//wire_list{}