// Seed: 3195091080
module module_0 #(
    parameter id_11 = 32'd59,
    parameter id_4  = 32'd57,
    parameter id_5  = 32'd44,
    parameter id_6  = 32'd99,
    parameter id_7  = 32'd11
) ();
  logic id_1;
  assign id_1 = 1'b0;
  assign id_1 = 1;
  supply1 id_2;
  ;
  assign id_2 = (id_2 ? id_1 : {1, 1, id_1, -1'b0, 1});
  parameter id_3 = 1;
  wire _id_4;
  wire _id_5;
  wire _id_6 [id_5 : id_4];
  wire [1  -  1 'b0 : id_6] _id_7, id_8;
  logic id_9;
  ;
  assign id_9 = 1;
  logic id_10;
  logic _id_11;
  ;
  wire [id_11  -  1 'h0 : id_7] id_12;
  function void id_13;
    input id_14;
    output [+  -1 'b0 : ( "" )] id_15;
    $unsigned(70);
    ;
  endfunction
  initial begin
    id_13(id_2, id_3);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6[-1 : 1&&-1],
    id_7
);
  input wire id_7;
  module_0 modCall_1 ();
  output logic [7:0] id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  if (1'b0) wire id_8;
  wire ["" : -1 'h0 <  -1] id_9;
endmodule
