# Work Log

## David Cai Liang

### 5/22/2024

1) Worked on Stage 2 of the algorithm. It broke after I added 16 bits to the shift registers.

### date y

info


## Arslan Ayushin

### 5/22/24

- Set up java encoder in class
- step 2 seems to be working except for one bit
- added first iteration of irregular clock step

### 5/23/24

- fixed 100 clocks step + test steps 1-4
