---
date: 2021-11-11 00:00:12
title: "An Energy-EfÔ¨Åcient Bit-Split-and-Combination Systolic Accelerator for NAS-Based Multi-Precision Convolution Neural Networks"
# cover: ../../images/Projects/A-Parallel-Optimization-Design-for-Demosaicing&RISC-V-CPU-on-FPGA/half-flow.svg
# thumbnail: ../../images/Projects/A-Parallel-Optimization-Design-for-Demosaicing&RISC-V-CPU-on-FPGA/dema.svg
toc: true
tags: [fpga,accelerator]
categories: [Publications,Conference,DATE'22]
authors: [L. Dai, Q. Cheng, Y. Wang, G. Huang, J. Zhou, K. Li, W. Mao and H. Yu]
whoami: J. Zhou

isNews: true
---
***
## Summary

To be published