#*****************************************************************************************
# Vivado (TM) v2022.2 (64-bit)
#
# debazaros121124.tcl: Tcl script for re-creating project 'Vivado'
#
# Generated by Vivado on Wed Dec 11 18:50:54 MST 2024
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (debazaros121124.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/DivideBy2N.v"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/i2s_transmitter_16.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/dds_axi_interface_logic.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/dds_axi_inteface.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/axis_mux_v_1_0.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/sqrt32.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/axis2c_combine.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/axis2c_splitter.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/AXI_Stream_Generator.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/reset_lengthener.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/AD9851.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/ad9851gfsk.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/AD9851_AM.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/rgb2dvi/src/SyncAsync.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/I2S_Transmitter.v"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/counter26.v"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/ClockGen.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/DVI_Constants.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/rgb2dvi/src/DVI_Constants.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/OutputSERDES.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/SyncAsync.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/SyncAsyncReset.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/TMDS_Encoder.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/axis_probe.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/debounce.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/axis-capture/axis-capture.srcs/sources_1/new/dp_ram_1r_1w_2clk.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/i2s_transmitter_24.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/v_iq_mixer/v_iq_mixer.srcs/sources_1/imports/vhdl/iq_mixer.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/mycounter.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/ps2_mouse.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/ps2_transceiver.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/rgb2dvi.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/AM_demod_pkg.vhd"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/matlab/mycoefile.coe"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/constrs_1/imports/new/ebaz4205.xdc"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/ebaz4205_wrapper_behav.wcfg"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/ebaz4205_wrapper_behav_FT.wcfg"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/utils_1/imports/Acer/Vivado_projects/EBAZ4205_clock_gen_eth/generate_bin_file.tcl"
#    "/home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/utils_1/imports/synth_2/ebaz4205_wrapper.dcp"
#
# 3. The following remote source files that were added to the original project:-
#
#    "/home/aescape/Documents/github/DEBAZAROS/matlab/mycoefile.coe"
#    "/home/aescape/Documents/github/EBAZ4205_HDMI/Vivado/Vivado.srcs/utils_1/imports/synth_1/ebaz4205_wrapper.dcp"
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/DivideBy2N.v"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/i2s_transmitter_16.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/dds_axi_interface_logic.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/dds_axi_inteface.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/axis_mux_v_1_0.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/sqrt32.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/axis2c_combine.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/axis2c_splitter.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/AXI_Stream_Generator.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/reset_lengthener.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/AD9851.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/ad9851gfsk.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/AD9851_AM.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/rgb2dvi/src/SyncAsync.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/I2S_Transmitter.v"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/counter26.v"]"\
 "[file normalize "$origin_dir/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/ClockGen.vhd"]"\
 "[file normalize "$origin_dir/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/DVI_Constants.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/rgb2dvi/src/DVI_Constants.vhd"]"\
 "[file normalize "$origin_dir/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/OutputSERDES.vhd"]"\
 "[file normalize "$origin_dir/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/SyncAsync.vhd"]"\
 "[file normalize "$origin_dir/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/SyncAsyncReset.vhd"]"\
 "[file normalize "$origin_dir/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/TMDS_Encoder.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/axis_probe.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/debounce.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/axis-capture/axis-capture.srcs/sources_1/new/dp_ram_1r_1w_2clk.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/i2s_transmitter_24.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/v_iq_mixer/v_iq_mixer.srcs/sources_1/imports/vhdl/iq_mixer.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/mycounter.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/ps2_mouse.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/ps2_transceiver.vhd"]"\
 "[file normalize "$origin_dir/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/rgb2dvi.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/AM_demod_pkg.vhd"]"\
 "[file normalize "$origin_dir/matlab/mycoefile.coe"]"\
 "[file normalize "$origin_dir/Vivado.srcs/constrs_1/imports/new/ebaz4205.xdc"]"\
 "[file normalize "$origin_dir/ebaz4205_wrapper_behav.wcfg"]"\
 "[file normalize "$origin_dir/ebaz4205_wrapper_behav_FT.wcfg"]"\
 "[file normalize "$origin_dir/Vivado.srcs/utils_1/imports/Acer/Vivado_projects/EBAZ4205_clock_gen_eth/generate_bin_file.tcl"]"\
 "[file normalize "$origin_dir/Vivado.srcs/utils_1/imports/synth_2/ebaz4205_wrapper.dcp"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  set files [list \
 "[file normalize "$origin_dir/../matlab/mycoefile.coe"]"\
 "[file normalize "$origin_dir/../../EBAZ4205_HDMI/Vivado/Vivado.srcs/utils_1/imports/synth_1/ebaz4205_wrapper.dcp"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find remote file $ifile "
      set status false
    }
  }

  set paths [list \
 "[file normalize "$origin_dir/[file normalize "$origin_dir/../ip_repo/mixer_1_0"]"]"\
 "[file normalize "$origin_dir/[file normalize "$origin_dir/../ip_repo/mixer_1_0"]"]"\
 "[file normalize "$origin_dir/[file normalize "$origin_dir/../ip_repo/sourceMixer_1_0"]"]"\
 "[file normalize "$origin_dir/[file normalize "$origin_dir/IP_rgb2dvi"]"]"\
 "[file normalize "$origin_dir/[file normalize "$origin_dir/IP_axi_dynclk"]"]"\
 "[file normalize "$origin_dir/[file normalize "$origin_dir/IP_axis_capture"]"]"\
 "[file normalize "$origin_dir/[file normalize "$origin_dir/IP_ps2_mouse"]"]"\
  ]
  foreach ipath $paths {
    if { ![file isdirectory $ipath] } {
      puts " Could not access $ipath "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "Vivado"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "debazaros121124.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7z010clg400-1

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_resource_estimation" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "part" -value "xc7z010clg400-1" -objects $obj
set_property -name "platform.board_id" -value "ebaz4205" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "sim_compile_state" -value "1" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "176" -objects $obj
set_property -name "webtalk.ies_export_sim" -value "5" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "176" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "176" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "176" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "176" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "176" -objects $obj
set_property -name "webtalk.xsim_launch_sim" -value "263" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
if { $obj != {} } {
   set_property "ip_repo_paths" "[file normalize "$origin_dir/../ip_repo/mixer_1_0"] [file normalize "$origin_dir/../ip_repo/mixer_1_0"] [file normalize "$origin_dir/../ip_repo/sourceMixer_1_0"] [file normalize "$origin_dir/IP_rgb2dvi"] [file normalize "$origin_dir/IP_axi_dynclk"] [file normalize "$origin_dir/IP_axis_capture"] [file normalize "$origin_dir/IP_ps2_mouse"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 [file normalize "${origin_dir}/../matlab/mycoefile.coe"] \
]
add_files -norecurse -fileset $obj $files

# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/DivideBy2N.v"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/i2s_transmitter_16.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/dds_axi_interface_logic.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/dds_axi_inteface.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/axis_mux_v_1_0.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/sqrt32.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/axis2c_combine.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/axis2c_splitter.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/AXI_Stream_Generator.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/reset_lengthener.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/AD9851.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/ad9851gfsk.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/AD9851_AM.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/rgb2dvi/src/SyncAsync.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/I2S_Transmitter.v"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/counter26.v"]\
 [file normalize "${origin_dir}/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/ClockGen.vhd" ]\
 [file normalize "${origin_dir}/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/DVI_Constants.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/rgb2dvi/src/DVI_Constants.vhd"]\
 [file normalize "${origin_dir}/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/OutputSERDES.vhd" ]\
 [file normalize "${origin_dir}/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/SyncAsync.vhd" ]\
 [file normalize "${origin_dir}/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/SyncAsyncReset.vhd" ]\
 [file normalize "${origin_dir}/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/TMDS_Encoder.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/axis_probe.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/debounce.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/axis-capture/axis-capture.srcs/sources_1/new/dp_ram_1r_1w_2clk.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/i2s_transmitter_24.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/v_iq_mixer/v_iq_mixer.srcs/sources_1/imports/vhdl/iq_mixer.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/mycounter.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/ps2_mouse.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/ps2_transceiver.vhd"]\
 [file normalize "${origin_dir}/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/rgb2dvi.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/AM_demod_pkg.vhd"]\
 [file normalize "${origin_dir}/matlab/mycoefile.coe" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
set file "$origin_dir/../matlab/mycoefile.coe"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "is_enabled" -value "0" -objects $file_obj
set_property -name "used_in" -value "" -objects $file_obj
set_property -name "used_in_simulation" -value "0" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj


# Set 'sources_1' fileset file properties for local files
set file "new/i2s_transmitter_16.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "new/dds_axi_interface_logic.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "new/dds_axi_inteface.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "new/axis_mux_v_1_0.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "new/sqrt32.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "new/axis2c_combine.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "new/axis2c_splitter.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "new/AXI_Stream_Generator.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "new/reset_lengthener.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "new/AD9851.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "new/ad9851gfsk.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "new/AD9851_AM.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "src/SyncAsync.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation ipstatic" -objects $file_obj

set file "new/I2S_Transmitter.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "src/ClockGen.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation ipstatic" -objects $file_obj

set file "src/DVI_Constants.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation ipstatic" -objects $file_obj

set file "src/DVI_Constants.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation ipstatic" -objects $file_obj

set file "src/OutputSERDES.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation ipstatic" -objects $file_obj

set file "src/SyncAsync.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation ipstatic" -objects $file_obj

set file "src/SyncAsyncReset.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation ipstatic" -objects $file_obj

set file "src/TMDS_Encoder.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation ipstatic" -objects $file_obj

set file "new/axis_probe.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "new/debounce.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "new/dp_ram_1r_1w_2clk.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "new/i2s_transmitter_24.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/iq_mixer.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "new/mycounter.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "new/ps2_mouse.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "new/ps2_transceiver.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "src/rgb2dvi.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation ipstatic" -objects $file_obj

set file "new/AM_demod_pkg.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj


# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "dataflow_viewer_settings" -value "min_width=16" -objects $obj
set_property -name "top" -value "ebaz4205_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize ${origin_dir}/Vivado.srcs/constrs_1/imports/new/ebaz4205.xdc]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "new/ebaz4205.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "target_constrs_file" -value "$proj_dir/${_xil_proj_name_}.srcs/constrs_1/imports/new/ebaz4205.xdc" -objects $obj
set_property -name "target_part" -value "xc7z010clg400-1" -objects $obj
set_property -name "target_ucf" -value "$proj_dir/${_xil_proj_name_}.srcs/constrs_1/imports/new/ebaz4205.xdc" -objects $obj

# Create 'sim_2' fileset (if not found)
if {[string equal [get_filesets -quiet sim_2] ""]} {
  create_fileset -simset sim_2
}

# Set 'sim_2' fileset object
set obj [get_filesets sim_2]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/ebaz4205_wrapper_behav.wcfg" ]\
]
set imported_files [import_files -fileset sim_2 $files]

# Set 'sim_2' fileset file properties for remote files
# None

# Set 'sim_2' fileset file properties for local files
# None

# Set 'sim_2' fileset properties
set obj [get_filesets sim_2]
set_property -name "nl.mode" -value "funcsim" -objects $obj
set_property -name "top" -value "ebaz4205_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj

# Create 'sim_FT' fileset (if not found)
if {[string equal [get_filesets -quiet sim_FT] ""]} {
  create_fileset -simset sim_FT
}

# Set 'sim_FT' fileset object
set obj [get_filesets sim_FT]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/ebaz4205_wrapper_behav_FT.wcfg" ]\
]
set imported_files [import_files -fileset sim_FT $files]

# Set 'sim_FT' fileset file properties for remote files
# None

# Set 'sim_FT' fileset file properties for local files
# None

# Set 'sim_FT' fileset properties
set obj [get_filesets sim_FT]
set_property -name "nl.mode" -value "funcsim" -objects $obj
set_property -name "top" -value "sqrt32" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
set files [list \
 [file normalize "${origin_dir}/../../EBAZ4205_HDMI/Vivado/Vivado.srcs/utils_1/imports/synth_1/ebaz4205_wrapper.dcp"] \
]
add_files -norecurse -fileset $obj $files

# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/Vivado.srcs/utils_1/imports/Acer/Vivado_projects/EBAZ4205_clock_gen_eth/generate_bin_file.tcl"]\
 [file normalize "${origin_dir}/Vivado.srcs/utils_1/imports/synth_2/ebaz4205_wrapper.dcp" ]\
]
set imported_files [import_files -fileset utils_1 $files]

# Set 'utils_1' fileset file properties for remote files
set file "$origin_dir/../../EBAZ4205_HDMI/Vivado/Vivado.srcs/utils_1/imports/synth_1/ebaz4205_wrapper.dcp"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets utils_1] [list "*$file"]]
set_property -name "netlist_only" -value "0" -objects $file_obj


# Set 'utils_1' fileset file properties for local files
set file "EBAZ4205_clock_gen_eth/generate_bin_file.tcl"
set file_obj [get_files -of_objects [get_filesets utils_1] [list "*$file"]]
set_property -name "file_type" -value "TCL" -objects $file_obj

set file "synth_2/ebaz4205_wrapper.dcp"
set file_obj [get_files -of_objects [get_filesets utils_1] [list "*$file"]]
set_property -name "netlist_only" -value "0" -objects $file_obj


# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]


# Adding sources referenced in BDs, if not already added
if { [get_files DivideBy2N.v] == "" } {
  import_files -quiet -fileset sources_1 /home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/DivideBy2N.v
}
if { [get_files DivideBy2N.v] == "" } {
  import_files -quiet -fileset sources_1 /home/aescape/Documents/github/DEBAZAROS/Vivado/Vivado.srcs/sources_1/new/DivideBy2N.v
}


# Proc to create BD ebaz4205
proc cr_bd_ebaz4205 { parentCell } {
# The design that will be created by this Tcl proc contains the following 
# module references:
# DivideBy2N, DivideBy2N



  # CHANGE DESIGN NAME HERE
  set design_name ebaz4205

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  # Add USER_COMMENTS on $design_name
  set_property USER_COMMENTS.comment_0 "PS groups:
- Programmable System(CPU)
- Reset
- AXI control
- Ethernet" [get_bd_designs $design_name]

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  digilentinc.com:ip:axi_dynclk:1.0\
  xilinx.com:ip:axi_gpio:2.0\
  xilinx.com:ip:axi_vdma:6.3\
  xilinx.com:ip:axis_subset_converter:1.1\
  xilinx.com:ip:dds_compiler:6.0\
  digilentinc.com:ip:rgb2dvi:1.3\
  xilinx.com:ip:v_axi4s_vid_out:4.0\
  xilinx.com:ip:v_tc:6.2\
  xilinx.com:ip:xlconcat:2.1\
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:ip:clk_wiz:6.0\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:processing_system7:5.5\
  xilinx.com:ip:xlslice:1.0\
  xilinx.com:ip:mult_gen:12.0\
  user.org:user:mixer:1.0\
  xilinx.com:ip:xbip_multadd:3.0\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  ##################################################################
  # CHECK Modules
  ##################################################################
  set bCheckModules 1
  if { $bCheckModules == 1 } {
     set list_check_mods "\ 
  DivideBy2N\
  DivideBy2N\
  "

   set list_mods_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."

   foreach mod_vlnv $list_check_mods {
      if { [can_resolve_reference $mod_vlnv] == 0 } {
         lappend list_mods_missing $mod_vlnv
      }
   }

   if { $list_mods_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
      common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
      set bCheckIPsPassed 0
   }
}

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: colorGainMatrix
proc create_hier_cell_colorGainMatrix { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_colorGainMatrix() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I -from 23 -to 0 Din
  create_bd_pin -dir O -from 23 -to 0 dout
  create_bd_pin -dir I -from 15 -to 0 g_bb
  create_bd_pin -dir I -from 15 -to 0 g_bg
  create_bd_pin -dir I -from 15 -to 0 g_br
  create_bd_pin -dir I -from 15 -to 0 g_gb
  create_bd_pin -dir I -from 15 -to 0 g_gg
  create_bd_pin -dir I -from 15 -to 0 g_gr
  create_bd_pin -dir I -from 15 -to 0 g_rb
  create_bd_pin -dir I -from 15 -to 0 g_rg
  create_bd_pin -dir I -from 15 -to 0 g_rr

  # Create instance: b_xlslice_0, and set properties
  set b_xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 b_xlslice_0 ]
  set_property -dict [list \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {24} \
    CONFIG.DOUT_WIDTH {8} \
  ] $b_xlslice_0


  # Create instance: g_xlslice_0, and set properties
  set g_xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 g_xlslice_0 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {15} \
    CONFIG.DIN_TO {8} \
    CONFIG.DIN_WIDTH {24} \
    CONFIG.DOUT_WIDTH {8} \
  ] $g_xlslice_0


  # Create instance: r_xlslice_0, and set properties
  set r_xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 r_xlslice_0 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {23} \
    CONFIG.DIN_TO {16} \
    CONFIG.DIN_WIDTH {24} \
    CONFIG.DOUT_WIDTH {8} \
  ] $r_xlslice_0


  # Create instance: xbip_multadd_0, and set properties
  set xbip_multadd_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xbip_multadd:3.0 xbip_multadd_0 ]
  set_property -dict [list \
    CONFIG.c_a_type {1} \
    CONFIG.c_a_width {8} \
    CONFIG.c_ab_latency {0} \
    CONFIG.c_b_type {1} \
    CONFIG.c_b_width {16} \
    CONFIG.c_c_latency {0} \
    CONFIG.c_c_type {1} \
    CONFIG.c_c_width {16} \
    CONFIG.c_out_high {23} \
    CONFIG.c_out_low {0} \
  ] $xbip_multadd_0


  # Create instance: xbip_multadd_1, and set properties
  set xbip_multadd_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xbip_multadd:3.0 xbip_multadd_1 ]
  set_property -dict [list \
    CONFIG.c_a_type {1} \
    CONFIG.c_a_width {8} \
    CONFIG.c_ab_latency {0} \
    CONFIG.c_b_type {1} \
    CONFIG.c_b_width {16} \
    CONFIG.c_c_latency {0} \
    CONFIG.c_c_type {0} \
    CONFIG.c_c_width {24} \
    CONFIG.c_out_high {23} \
    CONFIG.c_out_low {0} \
  ] $xbip_multadd_1


  # Create instance: xbip_multadd_2, and set properties
  set xbip_multadd_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xbip_multadd:3.0 xbip_multadd_2 ]
  set_property -dict [list \
    CONFIG.c_a_type {1} \
    CONFIG.c_a_width {8} \
    CONFIG.c_ab_latency {0} \
    CONFIG.c_b_type {1} \
    CONFIG.c_b_width {16} \
    CONFIG.c_c_latency {0} \
    CONFIG.c_c_type {0} \
    CONFIG.c_c_width {24} \
    CONFIG.c_out_high {23} \
    CONFIG.c_out_low {16} \
  ] $xbip_multadd_2


  # Create instance: xbip_multadd_3, and set properties
  set xbip_multadd_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xbip_multadd:3.0 xbip_multadd_3 ]
  set_property -dict [list \
    CONFIG.c_a_type {1} \
    CONFIG.c_a_width {8} \
    CONFIG.c_ab_latency {0} \
    CONFIG.c_b_type {1} \
    CONFIG.c_b_width {16} \
    CONFIG.c_c_latency {0} \
    CONFIG.c_c_type {1} \
    CONFIG.c_c_width {16} \
    CONFIG.c_out_high {23} \
    CONFIG.c_out_low {0} \
  ] $xbip_multadd_3


  # Create instance: xbip_multadd_4, and set properties
  set xbip_multadd_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xbip_multadd:3.0 xbip_multadd_4 ]
  set_property -dict [list \
    CONFIG.c_a_type {1} \
    CONFIG.c_a_width {8} \
    CONFIG.c_ab_latency {0} \
    CONFIG.c_b_type {1} \
    CONFIG.c_b_width {16} \
    CONFIG.c_c_latency {0} \
    CONFIG.c_c_type {0} \
    CONFIG.c_c_width {24} \
    CONFIG.c_out_high {23} \
    CONFIG.c_out_low {0} \
  ] $xbip_multadd_4


  # Create instance: xbip_multadd_5, and set properties
  set xbip_multadd_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xbip_multadd:3.0 xbip_multadd_5 ]
  set_property -dict [list \
    CONFIG.c_a_type {1} \
    CONFIG.c_a_width {8} \
    CONFIG.c_ab_latency {0} \
    CONFIG.c_b_type {1} \
    CONFIG.c_b_width {16} \
    CONFIG.c_c_latency {0} \
    CONFIG.c_c_type {0} \
    CONFIG.c_c_width {24} \
    CONFIG.c_out_high {23} \
    CONFIG.c_out_low {16} \
  ] $xbip_multadd_5


  # Create instance: xbip_multadd_6, and set properties
  set xbip_multadd_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xbip_multadd:3.0 xbip_multadd_6 ]
  set_property -dict [list \
    CONFIG.c_a_type {1} \
    CONFIG.c_a_width {8} \
    CONFIG.c_ab_latency {0} \
    CONFIG.c_b_type {1} \
    CONFIG.c_b_width {16} \
    CONFIG.c_c_latency {0} \
    CONFIG.c_c_type {1} \
    CONFIG.c_c_width {16} \
    CONFIG.c_out_high {23} \
    CONFIG.c_out_low {0} \
  ] $xbip_multadd_6


  # Create instance: xbip_multadd_7, and set properties
  set xbip_multadd_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xbip_multadd:3.0 xbip_multadd_7 ]
  set_property -dict [list \
    CONFIG.c_a_type {1} \
    CONFIG.c_a_width {8} \
    CONFIG.c_ab_latency {0} \
    CONFIG.c_b_type {1} \
    CONFIG.c_b_width {16} \
    CONFIG.c_c_latency {0} \
    CONFIG.c_c_type {0} \
    CONFIG.c_c_width {24} \
    CONFIG.c_out_high {23} \
    CONFIG.c_out_low {0} \
  ] $xbip_multadd_7


  # Create instance: xbip_multadd_8, and set properties
  set xbip_multadd_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xbip_multadd:3.0 xbip_multadd_8 ]
  set_property -dict [list \
    CONFIG.c_a_type {1} \
    CONFIG.c_a_width {8} \
    CONFIG.c_ab_latency {0} \
    CONFIG.c_b_type {1} \
    CONFIG.c_b_width {16} \
    CONFIG.c_c_latency {0} \
    CONFIG.c_c_type {0} \
    CONFIG.c_c_width {24} \
    CONFIG.c_out_high {23} \
    CONFIG.c_out_low {16} \
  ] $xbip_multadd_8


  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property -dict [list \
    CONFIG.IN0_WIDTH {8} \
    CONFIG.IN1_WIDTH {8} \
    CONFIG.IN2_WIDTH {8} \
    CONFIG.NUM_PORTS {3} \
  ] $xlconcat_0


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {0} \
    CONFIG.CONST_WIDTH {16} \
  ] $xlconstant_0


  # Create port connections
  connect_bd_net -net g_bb_1 [get_bd_pins g_bb] [get_bd_pins xbip_multadd_8/B]
  connect_bd_net -net g_bg_1 [get_bd_pins g_bg] [get_bd_pins xbip_multadd_5/B]
  connect_bd_net -net g_br_1 [get_bd_pins g_br] [get_bd_pins xbip_multadd_2/B]
  connect_bd_net -net g_gb_1 [get_bd_pins g_gb] [get_bd_pins xbip_multadd_7/B]
  connect_bd_net -net g_gg_1 [get_bd_pins g_gg] [get_bd_pins xbip_multadd_4/B]
  connect_bd_net -net g_gr_1 [get_bd_pins g_gr] [get_bd_pins xbip_multadd_1/B]
  connect_bd_net -net g_rb_1 [get_bd_pins g_rb] [get_bd_pins xbip_multadd_6/B]
  connect_bd_net -net g_rg_1 [get_bd_pins g_rg] [get_bd_pins xbip_multadd_3/B]
  connect_bd_net -net g_rr_1 [get_bd_pins g_rr] [get_bd_pins xbip_multadd_0/B]
  connect_bd_net -net v_axi4s_vid_out_0_vid_data [get_bd_pins Din] [get_bd_pins b_xlslice_0/Din] [get_bd_pins g_xlslice_0/Din] [get_bd_pins r_xlslice_0/Din]
  connect_bd_net -net xbip_multadd_0_P [get_bd_pins xbip_multadd_0/P] [get_bd_pins xbip_multadd_1/C]
  connect_bd_net -net xbip_multadd_0_P1 [get_bd_pins xbip_multadd_3/P] [get_bd_pins xbip_multadd_4/C]
  connect_bd_net -net xbip_multadd_0_P2 [get_bd_pins xbip_multadd_6/P] [get_bd_pins xbip_multadd_7/C]
  connect_bd_net -net xbip_multadd_1_P [get_bd_pins xbip_multadd_1/P] [get_bd_pins xbip_multadd_2/C]
  connect_bd_net -net xbip_multadd_1_P1 [get_bd_pins xbip_multadd_4/P] [get_bd_pins xbip_multadd_5/C]
  connect_bd_net -net xbip_multadd_1_P2 [get_bd_pins xbip_multadd_7/P] [get_bd_pins xbip_multadd_8/C]
  connect_bd_net -net xbip_multadd_2_P [get_bd_pins xbip_multadd_2/P] [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net xbip_multadd_5_P [get_bd_pins xbip_multadd_5/P] [get_bd_pins xlconcat_0/In1]
  connect_bd_net -net xbip_multadd_8_P [get_bd_pins xbip_multadd_8/P] [get_bd_pins xlconcat_0/In2]
  connect_bd_net -net xlconcat_0_dout [get_bd_pins dout] [get_bd_pins xlconcat_0/dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins xbip_multadd_0/C] [get_bd_pins xbip_multadd_3/C] [get_bd_pins xbip_multadd_6/C] [get_bd_pins xlconstant_0/dout]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins b_xlslice_0/Dout] [get_bd_pins xbip_multadd_2/A] [get_bd_pins xbip_multadd_5/A] [get_bd_pins xbip_multadd_8/A]
  connect_bd_net -net xlslice_2_Dout [get_bd_pins g_xlslice_0/Dout] [get_bd_pins xbip_multadd_1/A] [get_bd_pins xbip_multadd_4/A] [get_bd_pins xbip_multadd_7/A]
  connect_bd_net -net xlslice_4_Dout [get_bd_pins r_xlslice_0/Dout] [get_bd_pins xbip_multadd_0/A] [get_bd_pins xbip_multadd_3/A] [get_bd_pins xbip_multadd_6/A]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: colorGainMain
proc create_hier_cell_colorGainMain_1 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_colorGainMain_1() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI


  # Create pins
  create_bd_pin -dir I -from 23 -to 0 Din
  create_bd_pin -dir O -from 23 -to 0 dout
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: axi_gain_1, and set properties
  set axi_gain_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gain_1 ]
  set_property -dict [list \
    CONFIG.C_ALL_OUTPUTS {1} \
    CONFIG.C_DOUT_DEFAULT {0x00FFFFFF} \
    CONFIG.C_GPIO_WIDTH {24} \
  ] $axi_gain_1


  # Create instance: mult_gen_0, and set properties
  set mult_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_gen_0 ]
  set_property -dict [list \
    CONFIG.MultType {Parallel_Multiplier} \
    CONFIG.OutputWidthLow {8} \
    CONFIG.PipeStages {0} \
    CONFIG.PortAType {Unsigned} \
    CONFIG.PortAWidth {8} \
    CONFIG.PortBType {Unsigned} \
    CONFIG.PortBWidth {8} \
    CONFIG.Use_Custom_Output_Width {true} \
  ] $mult_gen_0


  # Create instance: mult_gen_1, and set properties
  set mult_gen_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_gen_1 ]
  set_property -dict [list \
    CONFIG.MultType {Parallel_Multiplier} \
    CONFIG.OutputWidthLow {8} \
    CONFIG.PipeStages {0} \
    CONFIG.PortAType {Unsigned} \
    CONFIG.PortAWidth {8} \
    CONFIG.PortBType {Unsigned} \
    CONFIG.PortBWidth {8} \
    CONFIG.Use_Custom_Output_Width {true} \
  ] $mult_gen_1


  # Create instance: mult_gen_2, and set properties
  set mult_gen_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_gen_2 ]
  set_property -dict [list \
    CONFIG.MultType {Parallel_Multiplier} \
    CONFIG.OutputWidthLow {8} \
    CONFIG.PipeStages {0} \
    CONFIG.PortAType {Unsigned} \
    CONFIG.PortAWidth {8} \
    CONFIG.PortBType {Unsigned} \
    CONFIG.PortBWidth {8} \
    CONFIG.Use_Custom_Output_Width {true} \
  ] $mult_gen_2


  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property -dict [list \
    CONFIG.IN0_WIDTH {8} \
    CONFIG.IN1_WIDTH {8} \
    CONFIG.IN2_WIDTH {8} \
    CONFIG.NUM_PORTS {3} \
  ] $xlconcat_0


  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property -dict [list \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {24} \
    CONFIG.DOUT_WIDTH {8} \
  ] $xlslice_0


  # Create instance: xlslice_1, and set properties
  set xlslice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1 ]
  set_property -dict [list \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {24} \
    CONFIG.DOUT_WIDTH {8} \
  ] $xlslice_1


  # Create instance: xlslice_2, and set properties
  set xlslice_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {15} \
    CONFIG.DIN_TO {8} \
    CONFIG.DIN_WIDTH {24} \
    CONFIG.DOUT_WIDTH {8} \
  ] $xlslice_2


  # Create instance: xlslice_3, and set properties
  set xlslice_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_3 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {15} \
    CONFIG.DIN_TO {8} \
    CONFIG.DIN_WIDTH {24} \
    CONFIG.DOUT_WIDTH {8} \
  ] $xlslice_3


  # Create instance: xlslice_4, and set properties
  set xlslice_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_4 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {23} \
    CONFIG.DIN_TO {16} \
    CONFIG.DIN_WIDTH {24} \
    CONFIG.DOUT_WIDTH {8} \
  ] $xlslice_4


  # Create instance: xlslice_5, and set properties
  set xlslice_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_5 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {23} \
    CONFIG.DIN_TO {16} \
    CONFIG.DIN_WIDTH {24} \
    CONFIG.DOUT_WIDTH {8} \
  ] $xlslice_5


  # Create interface connections
  connect_bd_intf_net -intf_net gain_1 [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_gain_1/S_AXI]

  # Create port connections
  connect_bd_net -net PS_ARESETN [get_bd_pins s_axi_aresetn] [get_bd_pins axi_gain_1/s_axi_aresetn]
  connect_bd_net -net PS_FCLK_CLK0 [get_bd_pins s_axi_aclk] [get_bd_pins axi_gain_1/s_axi_aclk]
  connect_bd_net -net axi_gain_1_gpio_io_o [get_bd_pins axi_gain_1/gpio_io_o] [get_bd_pins xlslice_1/Din] [get_bd_pins xlslice_3/Din] [get_bd_pins xlslice_5/Din]
  connect_bd_net -net mult_gen_0_P [get_bd_pins mult_gen_0/P] [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net mult_gen_1_P [get_bd_pins mult_gen_1/P] [get_bd_pins xlconcat_0/In1]
  connect_bd_net -net mult_gen_2_P [get_bd_pins mult_gen_2/P] [get_bd_pins xlconcat_0/In2]
  connect_bd_net -net v_axi4s_vid_out_0_vid_data [get_bd_pins Din] [get_bd_pins xlslice_0/Din] [get_bd_pins xlslice_2/Din] [get_bd_pins xlslice_4/Din]
  connect_bd_net -net xlconcat_0_dout [get_bd_pins dout] [get_bd_pins xlconcat_0/dout]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins mult_gen_0/A] [get_bd_pins xlslice_0/Dout]
  connect_bd_net -net xlslice_1_Dout [get_bd_pins mult_gen_0/B] [get_bd_pins xlslice_1/Dout]
  connect_bd_net -net xlslice_2_Dout [get_bd_pins mult_gen_1/A] [get_bd_pins xlslice_2/Dout]
  connect_bd_net -net xlslice_3_Dout [get_bd_pins mult_gen_1/B] [get_bd_pins xlslice_3/Dout]
  connect_bd_net -net xlslice_4_Dout [get_bd_pins mult_gen_2/A] [get_bd_pins xlslice_4/Dout]
  connect_bd_net -net xlslice_5_Dout [get_bd_pins mult_gen_2/B] [get_bd_pins xlslice_5/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: mixerMatrix
proc create_hier_cell_mixerMatrix { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_mixerMatrix() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_G_BB

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_G_BG

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_G_BR

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_G_GB

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_G_GG

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_G_GR

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_G_RB

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_G_RG

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_G_RR


  # Create pins
  create_bd_pin -dir I -from 23 -to 0 Din
  create_bd_pin -dir I -type clk PixelClk
  create_bd_pin -dir I -from 23 -to 0 din0
  create_bd_pin -dir I -from 15 -to 0 din1
  create_bd_pin -dir I -from 15 -to 0 din2
  create_bd_pin -dir O -from 23 -to 0 dout
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: colorGainMatrix
  create_hier_cell_colorGainMatrix $hier_obj colorGainMatrix

  # Create instance: mixer_0, and set properties
  set mixer_0 [ create_bd_cell -type ip -vlnv user.org:user:mixer:1.0 mixer_0 ]
  set_property -dict [list \
    CONFIG.IN_NUM {3} \
    CONFIG.IN_WIDTH {16} \
    CONFIG.OUT_WIDTH {16} \
  ] $mixer_0


  # Create instance: mixer_1, and set properties
  set mixer_1 [ create_bd_cell -type ip -vlnv user.org:user:mixer:1.0 mixer_1 ]
  set_property -dict [list \
    CONFIG.IN_NUM {3} \
    CONFIG.IN_WIDTH {16} \
    CONFIG.OUT_WIDTH {16} \
  ] $mixer_1


  # Create instance: mixer_2, and set properties
  set mixer_2 [ create_bd_cell -type ip -vlnv user.org:user:mixer:1.0 mixer_2 ]
  set_property -dict [list \
    CONFIG.IN_NUM {3} \
    CONFIG.IN_WIDTH {16} \
    CONFIG.OUT_WIDTH {16} \
  ] $mixer_2


  # Create instance: mixer_3, and set properties
  set mixer_3 [ create_bd_cell -type ip -vlnv user.org:user:mixer:1.0 mixer_3 ]
  set_property -dict [list \
    CONFIG.IN_NUM {3} \
    CONFIG.IN_WIDTH {16} \
    CONFIG.OUT_WIDTH {16} \
  ] $mixer_3


  # Create instance: mixer_4, and set properties
  set mixer_4 [ create_bd_cell -type ip -vlnv user.org:user:mixer:1.0 mixer_4 ]
  set_property -dict [list \
    CONFIG.IN_NUM {3} \
    CONFIG.IN_WIDTH {16} \
    CONFIG.OUT_WIDTH {16} \
  ] $mixer_4


  # Create instance: mixer_5, and set properties
  set mixer_5 [ create_bd_cell -type ip -vlnv user.org:user:mixer:1.0 mixer_5 ]
  set_property -dict [list \
    CONFIG.IN_NUM {3} \
    CONFIG.IN_WIDTH {16} \
    CONFIG.OUT_WIDTH {16} \
  ] $mixer_5


  # Create instance: mixer_6, and set properties
  set mixer_6 [ create_bd_cell -type ip -vlnv user.org:user:mixer:1.0 mixer_6 ]
  set_property -dict [list \
    CONFIG.IN_NUM {3} \
    CONFIG.IN_WIDTH {16} \
    CONFIG.OUT_WIDTH {16} \
  ] $mixer_6


  # Create instance: mixer_7, and set properties
  set mixer_7 [ create_bd_cell -type ip -vlnv user.org:user:mixer:1.0 mixer_7 ]
  set_property -dict [list \
    CONFIG.IN_NUM {3} \
    CONFIG.IN_WIDTH {16} \
    CONFIG.OUT_WIDTH {16} \
  ] $mixer_7


  # Create instance: mixer_8, and set properties
  set mixer_8 [ create_bd_cell -type ip -vlnv user.org:user:mixer:1.0 mixer_8 ]
  set_property -dict [list \
    CONFIG.IN_NUM {3} \
    CONFIG.IN_WIDTH {16} \
    CONFIG.OUT_WIDTH {16} \
  ] $mixer_8


  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {23} \
    CONFIG.DIN_TO {16} \
    CONFIG.DIN_WIDTH {24} \
  ] $xlslice_0


  # Create instance: xlslice_1, and set properties
  set xlslice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {15} \
    CONFIG.DIN_TO {8} \
    CONFIG.DIN_WIDTH {24} \
  ] $xlslice_1


  # Create instance: xlslice_2, and set properties
  set xlslice_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {7} \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {24} \
  ] $xlslice_2


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S_AXI_LITE_MIXER_G_RR] [get_bd_intf_pins mixer_0/S00_AXI]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S_AXI_LITE_MIXER_G_BR] [get_bd_intf_pins mixer_1/S00_AXI]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins S_AXI_LITE_MIXER_G_GR] [get_bd_intf_pins mixer_2/S00_AXI]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins S_AXI_LITE_MIXER_G_GB] [get_bd_intf_pins mixer_3/S00_AXI]
  connect_bd_intf_net -intf_net Conn5 [get_bd_intf_pins S_AXI_LITE_MIXER_G_RB] [get_bd_intf_pins mixer_4/S00_AXI]
  connect_bd_intf_net -intf_net Conn6 [get_bd_intf_pins S_AXI_LITE_MIXER_G_BB] [get_bd_intf_pins mixer_5/S00_AXI]
  connect_bd_intf_net -intf_net Conn7 [get_bd_intf_pins S_AXI_LITE_MIXER_G_GG] [get_bd_intf_pins mixer_6/S00_AXI]
  connect_bd_intf_net -intf_net Conn8 [get_bd_intf_pins S_AXI_LITE_MIXER_G_RG] [get_bd_intf_pins mixer_7/S00_AXI]
  connect_bd_intf_net -intf_net Conn9 [get_bd_intf_pins S_AXI_LITE_MIXER_G_BG] [get_bd_intf_pins mixer_8/S00_AXI]

  # Create port connections
  connect_bd_net -net Din_1 [get_bd_pins Din] [get_bd_pins colorGainMatrix/Din]
  connect_bd_net -net PixelClk_1 [get_bd_pins PixelClk] [get_bd_pins mixer_0/pix_clk] [get_bd_pins mixer_1/pix_clk] [get_bd_pins mixer_2/pix_clk] [get_bd_pins mixer_3/pix_clk] [get_bd_pins mixer_4/pix_clk] [get_bd_pins mixer_5/pix_clk] [get_bd_pins mixer_6/pix_clk] [get_bd_pins mixer_7/pix_clk] [get_bd_pins mixer_8/pix_clk]
  connect_bd_net -net colorGainMatrix_dout [get_bd_pins dout] [get_bd_pins colorGainMatrix/dout]
  connect_bd_net -net din0_1 [get_bd_pins din0] [get_bd_pins xlslice_0/Din] [get_bd_pins xlslice_1/Din] [get_bd_pins xlslice_2/Din]
  connect_bd_net -net din1_1 [get_bd_pins din1] [get_bd_pins mixer_0/din1] [get_bd_pins mixer_1/din1] [get_bd_pins mixer_2/din1] [get_bd_pins mixer_3/din1] [get_bd_pins mixer_4/din1] [get_bd_pins mixer_5/din1] [get_bd_pins mixer_6/din1] [get_bd_pins mixer_7/din1] [get_bd_pins mixer_8/din1]
  connect_bd_net -net din2_1 [get_bd_pins din2] [get_bd_pins mixer_0/din2] [get_bd_pins mixer_1/din2] [get_bd_pins mixer_2/din2] [get_bd_pins mixer_3/din2] [get_bd_pins mixer_4/din2] [get_bd_pins mixer_5/din2] [get_bd_pins mixer_6/din2] [get_bd_pins mixer_7/din2] [get_bd_pins mixer_8/din2]
  connect_bd_net -net g_rr_1 [get_bd_pins colorGainMatrix/g_rr] [get_bd_pins mixer_0/dout]
  connect_bd_net -net mixer_1_dout [get_bd_pins colorGainMatrix/g_br] [get_bd_pins mixer_1/dout]
  connect_bd_net -net mixer_2_dout [get_bd_pins colorGainMatrix/g_gr] [get_bd_pins mixer_2/dout]
  connect_bd_net -net mixer_3_dout [get_bd_pins colorGainMatrix/g_gb] [get_bd_pins mixer_3/dout]
  connect_bd_net -net mixer_4_dout [get_bd_pins colorGainMatrix/g_rb] [get_bd_pins mixer_4/dout]
  connect_bd_net -net mixer_5_dout [get_bd_pins colorGainMatrix/g_bb] [get_bd_pins mixer_5/dout]
  connect_bd_net -net mixer_6_dout [get_bd_pins colorGainMatrix/g_gg] [get_bd_pins mixer_6/dout]
  connect_bd_net -net mixer_7_dout [get_bd_pins colorGainMatrix/g_rg] [get_bd_pins mixer_7/dout]
  connect_bd_net -net mixer_8_dout [get_bd_pins colorGainMatrix/g_bg] [get_bd_pins mixer_8/dout]
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins mixer_0/s00_axi_aclk] [get_bd_pins mixer_1/s00_axi_aclk] [get_bd_pins mixer_2/s00_axi_aclk] [get_bd_pins mixer_3/s00_axi_aclk] [get_bd_pins mixer_4/s00_axi_aclk] [get_bd_pins mixer_5/s00_axi_aclk] [get_bd_pins mixer_6/s00_axi_aclk] [get_bd_pins mixer_7/s00_axi_aclk] [get_bd_pins mixer_8/s00_axi_aclk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins mixer_0/s00_axi_aresetn] [get_bd_pins mixer_1/s00_axi_aresetn] [get_bd_pins mixer_2/s00_axi_aresetn] [get_bd_pins mixer_3/s00_axi_aresetn] [get_bd_pins mixer_4/s00_axi_aresetn] [get_bd_pins mixer_5/s00_axi_aresetn] [get_bd_pins mixer_6/s00_axi_aresetn] [get_bd_pins mixer_7/s00_axi_aresetn] [get_bd_pins mixer_8/s00_axi_aresetn]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins mixer_0/din0] [get_bd_pins mixer_1/din0] [get_bd_pins mixer_2/din0] [get_bd_pins xlslice_0/Dout]
  connect_bd_net -net xlslice_1_Dout [get_bd_pins mixer_3/din0] [get_bd_pins mixer_4/din0] [get_bd_pins mixer_5/din0] [get_bd_pins xlslice_1/Dout]
  connect_bd_net -net xlslice_2_Dout [get_bd_pins mixer_6/din0] [get_bd_pins mixer_7/din0] [get_bd_pins mixer_8/din0] [get_bd_pins xlslice_2/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: colorGainMain
proc create_hier_cell_colorGainMain { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_colorGainMain() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI


  # Create pins
  create_bd_pin -dir I -from 23 -to 0 Din
  create_bd_pin -dir O -from 23 -to 0 dout
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: axi_gpio_0, and set properties
  set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
  set_property -dict [list \
    CONFIG.C_ALL_OUTPUTS {1} \
    CONFIG.C_DOUT_DEFAULT {0xFFFFFFFF} \
    CONFIG.C_GPIO_WIDTH {24} \
  ] $axi_gpio_0


  # Create instance: mult_gen_0, and set properties
  set mult_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_gen_0 ]
  set_property -dict [list \
    CONFIG.MultType {Parallel_Multiplier} \
    CONFIG.OutputWidthLow {8} \
    CONFIG.PipeStages {0} \
    CONFIG.PortAType {Unsigned} \
    CONFIG.PortAWidth {8} \
    CONFIG.PortBType {Unsigned} \
    CONFIG.PortBWidth {8} \
    CONFIG.Use_Custom_Output_Width {true} \
  ] $mult_gen_0


  # Create instance: mult_gen_1, and set properties
  set mult_gen_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_gen_1 ]
  set_property -dict [list \
    CONFIG.MultType {Parallel_Multiplier} \
    CONFIG.OutputWidthLow {8} \
    CONFIG.PipeStages {0} \
    CONFIG.PortAType {Unsigned} \
    CONFIG.PortAWidth {8} \
    CONFIG.PortBType {Unsigned} \
    CONFIG.PortBWidth {8} \
    CONFIG.Use_Custom_Output_Width {true} \
  ] $mult_gen_1


  # Create instance: mult_gen_2, and set properties
  set mult_gen_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_gen_2 ]
  set_property -dict [list \
    CONFIG.MultType {Parallel_Multiplier} \
    CONFIG.OutputWidthLow {8} \
    CONFIG.PipeStages {0} \
    CONFIG.PortAType {Unsigned} \
    CONFIG.PortAWidth {8} \
    CONFIG.PortBType {Unsigned} \
    CONFIG.PortBWidth {8} \
    CONFIG.Use_Custom_Output_Width {true} \
  ] $mult_gen_2


  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property -dict [list \
    CONFIG.IN0_WIDTH {8} \
    CONFIG.IN1_WIDTH {8} \
    CONFIG.IN2_WIDTH {8} \
    CONFIG.NUM_PORTS {3} \
  ] $xlconcat_0


  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property -dict [list \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {24} \
    CONFIG.DOUT_WIDTH {8} \
  ] $xlslice_0


  # Create instance: xlslice_1, and set properties
  set xlslice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1 ]
  set_property -dict [list \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {24} \
    CONFIG.DOUT_WIDTH {8} \
  ] $xlslice_1


  # Create instance: xlslice_2, and set properties
  set xlslice_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {15} \
    CONFIG.DIN_TO {8} \
    CONFIG.DIN_WIDTH {24} \
    CONFIG.DOUT_WIDTH {8} \
  ] $xlslice_2


  # Create instance: xlslice_3, and set properties
  set xlslice_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_3 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {15} \
    CONFIG.DIN_TO {8} \
    CONFIG.DIN_WIDTH {24} \
    CONFIG.DOUT_WIDTH {8} \
  ] $xlslice_3


  # Create instance: xlslice_4, and set properties
  set xlslice_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_4 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {23} \
    CONFIG.DIN_TO {16} \
    CONFIG.DIN_WIDTH {24} \
    CONFIG.DOUT_WIDTH {8} \
  ] $xlslice_4


  # Create instance: xlslice_5, and set properties
  set xlslice_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_5 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {23} \
    CONFIG.DIN_TO {16} \
    CONFIG.DIN_WIDTH {24} \
    CONFIG.DOUT_WIDTH {8} \
  ] $xlslice_5


  # Create interface connections
  connect_bd_intf_net -intf_net S_AXI_1 [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]

  # Create port connections
  connect_bd_net -net axi_gain_1_gpio_io_o [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins xlslice_1/Din] [get_bd_pins xlslice_3/Din] [get_bd_pins xlslice_5/Din]
  connect_bd_net -net mult_gen_0_P [get_bd_pins mult_gen_0/P] [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net mult_gen_1_P [get_bd_pins mult_gen_1/P] [get_bd_pins xlconcat_0/In1]
  connect_bd_net -net mult_gen_2_P [get_bd_pins mult_gen_2/P] [get_bd_pins xlconcat_0/In2]
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn]
  connect_bd_net -net v_axi4s_vid_out_0_vid_data [get_bd_pins Din] [get_bd_pins xlslice_0/Din] [get_bd_pins xlslice_2/Din] [get_bd_pins xlslice_4/Din]
  connect_bd_net -net xlconcat_0_dout [get_bd_pins dout] [get_bd_pins xlconcat_0/dout]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins mult_gen_0/A] [get_bd_pins xlslice_0/Dout]
  connect_bd_net -net xlslice_1_Dout [get_bd_pins mult_gen_0/B] [get_bd_pins xlslice_1/Dout]
  connect_bd_net -net xlslice_2_Dout [get_bd_pins mult_gen_1/A] [get_bd_pins xlslice_2/Dout]
  connect_bd_net -net xlslice_3_Dout [get_bd_pins mult_gen_1/B] [get_bd_pins xlslice_3/Dout]
  connect_bd_net -net xlslice_4_Dout [get_bd_pins mult_gen_2/A] [get_bd_pins xlslice_4/Dout]
  connect_bd_net -net xlslice_5_Dout [get_bd_pins mult_gen_2/B] [get_bd_pins xlslice_5/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: PS
proc create_hier_cell_PS { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_PS() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR

  create_bd_intf_pin -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 MDIO_ETHERNET_0_0

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_GP0

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_HP0

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_HP2


  # Create pins
  create_bd_pin -dir O ADC_clk_64M
  create_bd_pin -dir O -from 0 -to 0 -type rst ARESETN
  create_bd_pin -dir O -type clk CLK_25M
  create_bd_pin -dir I -type clk ENET0_GMII_RX_CLK_0
  create_bd_pin -dir I ENET0_GMII_RX_DV_0
  create_bd_pin -dir I -type clk ENET0_GMII_TX_CLK_0
  create_bd_pin -dir O -from 0 -to 0 ENET0_GMII_TX_EN_0
  create_bd_pin -dir O -type clk FCLK_CLK0_100M
  create_bd_pin -dir O -type clk FCLK_CLK1_128M
  create_bd_pin -dir O -type clk FCLK_CLK2_140M
  create_bd_pin -dir I -from 8 -to 0 -type intr IRQ_F2P
  create_bd_pin -dir O clk_out
  create_bd_pin -dir I -from 3 -to 0 enet0_gmii_rxd
  create_bd_pin -dir O -from 3 -to 0 enet0_gmii_txd
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn1
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn_128M
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_reset

  # Create instance: DivideBy2_50MHz, and set properties
  set block_name DivideBy2N
  set block_cell_name DivideBy2_50MHz
  if { [catch {set DivideBy2_50MHz [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $DivideBy2_50MHz eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.N {1} \
    CONFIG.WIDTH {2} \
  ] $DivideBy2_50MHz


  # Create instance: DivideBy4_25MHz, and set properties
  set block_name DivideBy2N
  set block_cell_name DivideBy4_25MHz
  if { [catch {set DivideBy4_25MHz [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $DivideBy4_25MHz eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.N {2} \
    CONFIG.WIDTH {2} \
  ] $DivideBy4_25MHz


  # Create instance: clk_wiz_128M, and set properties
  set clk_wiz_128M [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_128M ]
  set_property -dict [list \
    CONFIG.CLKIN1_JITTER_PS {156.25} \
    CONFIG.CLKOUT1_DRIVES {BUFG} \
    CONFIG.CLKOUT1_JITTER {149.670} \
    CONFIG.CLKOUT1_PHASE_ERROR {114.696} \
    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {128} \
    CONFIG.CLKOUT2_DRIVES {BUFG} \
    CONFIG.CLKOUT3_DRIVES {BUFG} \
    CONFIG.CLKOUT4_DRIVES {BUFG} \
    CONFIG.CLKOUT5_DRIVES {BUFG} \
    CONFIG.CLKOUT6_DRIVES {BUFG} \
    CONFIG.CLKOUT7_DRIVES {BUFG} \
    CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
    CONFIG.MMCM_CLKFBOUT_MULT_F {14} \
    CONFIG.MMCM_CLKIN1_PERIOD {15.625} \
    CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
    CONFIG.MMCM_CLKOUT0_DIVIDE_F {7} \
    CONFIG.MMCM_COMPENSATION {ZHOLD} \
    CONFIG.PRIMITIVE {PLL} \
    CONFIG.PRIM_IN_FREQ {64.000} \
    CONFIG.RESET_PORT {resetn} \
    CONFIG.RESET_TYPE {ACTIVE_LOW} \
  ] $clk_wiz_128M


  # Create instance: proc_sys_reset_0_100M, and set properties
  set proc_sys_reset_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0_100M ]

  # Create instance: proc_sys_reset_128M, and set properties
  set proc_sys_reset_128M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_128M ]

  # Create instance: processing_system7_0, and set properties
  set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
  set_property -dict [list \
    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
    CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
    CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {25.000000} \
    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {64.000000} \
    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {145.454544} \
    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {25.000000} \
    CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {25.396826} \
    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {100.000000} \
    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
    CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
    CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666666} \
    CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
    CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
    CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
    CONFIG.PCW_CLK0_FREQ {100000000} \
    CONFIG.PCW_CLK1_FREQ {64000000} \
    CONFIG.PCW_CLK2_FREQ {145454544} \
    CONFIG.PCW_CLK3_FREQ {25000000} \
    CONFIG.PCW_CORE0_FIQ_INTR {0} \
    CONFIG.PCW_CORE0_IRQ_INTR {0} \
    CONFIG.PCW_CORE1_FIQ_INTR {0} \
    CONFIG.PCW_CORE1_IRQ_INTR {0} \
    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
    CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
    CONFIG.PCW_DDR_RAM_HIGHADDR {0x0FFFFFFF} \
    CONFIG.PCW_DM_WIDTH {4} \
    CONFIG.PCW_DQS_WIDTH {4} \
    CONFIG.PCW_DQ_WIDTH {32} \
    CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
    CONFIG.PCW_ENET0_ENET0_IO {EMIO} \
    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
    CONFIG.PCW_ENET0_GRP_MDIO_IO {EMIO} \
    CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {100 Mbps} \
    CONFIG.PCW_ENET0_RESET_ENABLE {0} \
    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_ENET_RESET_ENABLE {1} \
    CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
    CONFIG.PCW_EN_4K_TIMER {0} \
    CONFIG.PCW_EN_CAN0 {0} \
    CONFIG.PCW_EN_CAN1 {0} \
    CONFIG.PCW_EN_CLK0_PORT {1} \
    CONFIG.PCW_EN_CLK1_PORT {1} \
    CONFIG.PCW_EN_CLK2_PORT {1} \
    CONFIG.PCW_EN_CLK3_PORT {1} \
    CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
    CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
    CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
    CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
    CONFIG.PCW_EN_DDR {1} \
    CONFIG.PCW_EN_EMIO_CAN0 {0} \
    CONFIG.PCW_EN_EMIO_CAN1 {0} \
    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
    CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
    CONFIG.PCW_EN_EMIO_ENET0 {1} \
    CONFIG.PCW_EN_EMIO_ENET1 {0} \
    CONFIG.PCW_EN_EMIO_GPIO {1} \
    CONFIG.PCW_EN_EMIO_I2C0 {0} \
    CONFIG.PCW_EN_EMIO_I2C1 {0} \
    CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
    CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
    CONFIG.PCW_EN_EMIO_PJTAG {0} \
    CONFIG.PCW_EN_EMIO_SDIO0 {0} \
    CONFIG.PCW_EN_EMIO_SDIO1 {0} \
    CONFIG.PCW_EN_EMIO_SPI0 {0} \
    CONFIG.PCW_EN_EMIO_SPI1 {0} \
    CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
    CONFIG.PCW_EN_EMIO_TRACE {0} \
    CONFIG.PCW_EN_EMIO_TTC0 {0} \
    CONFIG.PCW_EN_EMIO_TTC1 {0} \
    CONFIG.PCW_EN_EMIO_UART0 {0} \
    CONFIG.PCW_EN_EMIO_UART1 {0} \
    CONFIG.PCW_EN_EMIO_WDT {0} \
    CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
    CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
    CONFIG.PCW_EN_ENET0 {1} \
    CONFIG.PCW_EN_ENET1 {0} \
    CONFIG.PCW_EN_GPIO {1} \
    CONFIG.PCW_EN_I2C0 {0} \
    CONFIG.PCW_EN_I2C1 {0} \
    CONFIG.PCW_EN_MODEM_UART0 {0} \
    CONFIG.PCW_EN_MODEM_UART1 {0} \
    CONFIG.PCW_EN_PJTAG {0} \
    CONFIG.PCW_EN_PTP_ENET0 {0} \
    CONFIG.PCW_EN_PTP_ENET1 {0} \
    CONFIG.PCW_EN_QSPI {0} \
    CONFIG.PCW_EN_RST0_PORT {1} \
    CONFIG.PCW_EN_RST1_PORT {0} \
    CONFIG.PCW_EN_RST2_PORT {0} \
    CONFIG.PCW_EN_RST3_PORT {0} \
    CONFIG.PCW_EN_SDIO0 {1} \
    CONFIG.PCW_EN_SDIO1 {0} \
    CONFIG.PCW_EN_SMC {1} \
    CONFIG.PCW_EN_SPI0 {0} \
    CONFIG.PCW_EN_SPI1 {0} \
    CONFIG.PCW_EN_TRACE {0} \
    CONFIG.PCW_EN_TTC0 {0} \
    CONFIG.PCW_EN_TTC1 {0} \
    CONFIG.PCW_EN_UART0 {0} \
    CONFIG.PCW_EN_UART1 {1} \
    CONFIG.PCW_EN_USB0 {0} \
    CONFIG.PCW_EN_USB1 {0} \
    CONFIG.PCW_EN_WDT {0} \
    CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
    CONFIG.PCW_FCLK_CLK1_BUF {TRUE} \
    CONFIG.PCW_FCLK_CLK2_BUF {TRUE} \
    CONFIG.PCW_FCLK_CLK3_BUF {TRUE} \
    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {64} \
    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {142} \
    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {25} \
    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
    CONFIG.PCW_FPGA_FCLK1_ENABLE {1} \
    CONFIG.PCW_FPGA_FCLK2_ENABLE {1} \
    CONFIG.PCW_FPGA_FCLK3_ENABLE {1} \
    CONFIG.PCW_GP0_EN_MODIFIABLE_TXN {1} \
    CONFIG.PCW_GP0_NUM_READ_THREADS {4} \
    CONFIG.PCW_GP0_NUM_WRITE_THREADS {4} \
    CONFIG.PCW_GP1_EN_MODIFIABLE_TXN {1} \
    CONFIG.PCW_GP1_NUM_READ_THREADS {4} \
    CONFIG.PCW_GP1_NUM_WRITE_THREADS {4} \
    CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} \
    CONFIG.PCW_GPIO_EMIO_GPIO_IO {64} \
    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
    CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_I2C_RESET_ENABLE {1} \
    CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
    CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
    CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
    CONFIG.PCW_IRQ_F2P_INTR {1} \
    CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_0_PULLUP {disabled} \
    CONFIG.PCW_MIO_0_SLEW {slow} \
    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_10_PULLUP {enabled} \
    CONFIG.PCW_MIO_10_SLEW {slow} \
    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_11_PULLUP {enabled} \
    CONFIG.PCW_MIO_11_SLEW {slow} \
    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_12_PULLUP {enabled} \
    CONFIG.PCW_MIO_12_SLEW {slow} \
    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_13_PULLUP {enabled} \
    CONFIG.PCW_MIO_13_SLEW {slow} \
    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_14_PULLUP {disabled} \
    CONFIG.PCW_MIO_14_SLEW {slow} \
    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_15_PULLUP {enabled} \
    CONFIG.PCW_MIO_15_SLEW {slow} \
    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_16_PULLUP {enabled} \
    CONFIG.PCW_MIO_16_SLEW {slow} \
    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_17_PULLUP {enabled} \
    CONFIG.PCW_MIO_17_SLEW {slow} \
    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_18_PULLUP {enabled} \
    CONFIG.PCW_MIO_18_SLEW {slow} \
    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_19_PULLUP {enabled} \
    CONFIG.PCW_MIO_19_SLEW {slow} \
    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_1_PULLUP {enabled} \
    CONFIG.PCW_MIO_1_SLEW {slow} \
    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_20_PULLUP {enabled} \
    CONFIG.PCW_MIO_20_SLEW {slow} \
    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_21_PULLUP {enabled} \
    CONFIG.PCW_MIO_21_SLEW {slow} \
    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_22_PULLUP {enabled} \
    CONFIG.PCW_MIO_22_SLEW {slow} \
    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_23_PULLUP {enabled} \
    CONFIG.PCW_MIO_23_SLEW {slow} \
    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_24_PULLUP {enabled} \
    CONFIG.PCW_MIO_24_SLEW {slow} \
    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_25_PULLUP {enabled} \
    CONFIG.PCW_MIO_25_SLEW {slow} \
    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_26_PULLUP {enabled} \
    CONFIG.PCW_MIO_26_SLEW {slow} \
    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_27_PULLUP {enabled} \
    CONFIG.PCW_MIO_27_SLEW {slow} \
    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_28_PULLUP {enabled} \
    CONFIG.PCW_MIO_28_SLEW {slow} \
    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_29_PULLUP {enabled} \
    CONFIG.PCW_MIO_29_SLEW {slow} \
    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_2_SLEW {slow} \
    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_30_PULLUP {enabled} \
    CONFIG.PCW_MIO_30_SLEW {slow} \
    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_31_PULLUP {enabled} \
    CONFIG.PCW_MIO_31_SLEW {slow} \
    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_32_PULLUP {enabled} \
    CONFIG.PCW_MIO_32_SLEW {slow} \
    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_33_PULLUP {enabled} \
    CONFIG.PCW_MIO_33_SLEW {slow} \
    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_34_PULLUP {enabled} \
    CONFIG.PCW_MIO_34_SLEW {slow} \
    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_35_PULLUP {enabled} \
    CONFIG.PCW_MIO_35_SLEW {slow} \
    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_36_PULLUP {enabled} \
    CONFIG.PCW_MIO_36_SLEW {slow} \
    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_37_PULLUP {enabled} \
    CONFIG.PCW_MIO_37_SLEW {slow} \
    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_38_PULLUP {enabled} \
    CONFIG.PCW_MIO_38_SLEW {slow} \
    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_39_PULLUP {enabled} \
    CONFIG.PCW_MIO_39_SLEW {slow} \
    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_3_SLEW {slow} \
    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_40_PULLUP {enabled} \
    CONFIG.PCW_MIO_40_SLEW {slow} \
    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_41_PULLUP {enabled} \
    CONFIG.PCW_MIO_41_SLEW {slow} \
    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_42_PULLUP {enabled} \
    CONFIG.PCW_MIO_42_SLEW {slow} \
    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_43_PULLUP {enabled} \
    CONFIG.PCW_MIO_43_SLEW {slow} \
    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_44_PULLUP {enabled} \
    CONFIG.PCW_MIO_44_SLEW {slow} \
    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_45_PULLUP {enabled} \
    CONFIG.PCW_MIO_45_SLEW {slow} \
    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_46_PULLUP {enabled} \
    CONFIG.PCW_MIO_46_SLEW {slow} \
    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_47_PULLUP {enabled} \
    CONFIG.PCW_MIO_47_SLEW {slow} \
    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_48_PULLUP {enabled} \
    CONFIG.PCW_MIO_48_SLEW {slow} \
    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_49_PULLUP {enabled} \
    CONFIG.PCW_MIO_49_SLEW {slow} \
    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_4_SLEW {slow} \
    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_50_PULLUP {enabled} \
    CONFIG.PCW_MIO_50_SLEW {slow} \
    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_51_PULLUP {enabled} \
    CONFIG.PCW_MIO_51_SLEW {slow} \
    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_52_PULLUP {enabled} \
    CONFIG.PCW_MIO_52_SLEW {slow} \
    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_53_PULLUP {enabled} \
    CONFIG.PCW_MIO_53_SLEW {slow} \
    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_5_SLEW {slow} \
    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_6_SLEW {slow} \
    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_7_SLEW {slow} \
    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_8_SLEW {slow} \
    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_9_PULLUP {enabled} \
    CONFIG.PCW_MIO_9_SLEW {slow} \
    CONFIG.PCW_MIO_PRIMITIVE {54} \
    CONFIG.PCW_MIO_TREE_PERIPHERALS {NAND Flash#GPIO#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#UART\
1#UART 1#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO} \
    CONFIG.PCW_MIO_TREE_SIGNALS {cs#gpio[1]#ale#we_b#data[2]#data[0]#data[1]#cle#re_b#data[4]#data[5]#data[6]#data[7]#data[3]#busy#gpio[15]#gpio[16]#gpio[17]#gpio[18]#gpio[19]#gpio[20]#gpio[21]#gpio[22]#gpio[23]#tx#rx#gpio[26]#gpio[27]#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#cd#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#gpio[46]#gpio[47]#gpio[48]#gpio[49]#gpio[50]#gpio[51]#gpio[52]#gpio[53]}\
\
    CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
    CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
    CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
    CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
    CONFIG.PCW_NAND_CYCLES_T_AR {10} \
    CONFIG.PCW_NAND_CYCLES_T_CLR {20} \
    CONFIG.PCW_NAND_CYCLES_T_RC {50} \
    CONFIG.PCW_NAND_CYCLES_T_REA {20} \
    CONFIG.PCW_NAND_CYCLES_T_RR {20} \
    CONFIG.PCW_NAND_CYCLES_T_WC {50} \
    CONFIG.PCW_NAND_CYCLES_T_WP {25} \
    CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
    CONFIG.PCW_NAND_NAND_IO {MIO 0 2.. 14} \
    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_NOR_CS0_T_CEOE {1} \
    CONFIG.PCW_NOR_CS0_T_PC {1} \
    CONFIG.PCW_NOR_CS0_T_RC {11} \
    CONFIG.PCW_NOR_CS0_T_TR {1} \
    CONFIG.PCW_NOR_CS0_T_WC {11} \
    CONFIG.PCW_NOR_CS0_T_WP {1} \
    CONFIG.PCW_NOR_CS0_WE_TIME {0} \
    CONFIG.PCW_NOR_CS1_T_CEOE {1} \
    CONFIG.PCW_NOR_CS1_T_PC {1} \
    CONFIG.PCW_NOR_CS1_T_RC {11} \
    CONFIG.PCW_NOR_CS1_T_TR {1} \
    CONFIG.PCW_NOR_CS1_T_WC {11} \
    CONFIG.PCW_NOR_CS1_T_WP {1} \
    CONFIG.PCW_NOR_CS1_WE_TIME {0} \
    CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
    CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
    CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
    CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
    CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
    CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
    CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
    CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
    CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
    CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
    CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
    CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
    CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
    CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
    CONFIG.PCW_P2F_ENET0_INTR {0} \
    CONFIG.PCW_P2F_GPIO_INTR {0} \
    CONFIG.PCW_P2F_SDIO0_INTR {0} \
    CONFIG.PCW_P2F_SMC_INTR {0} \
    CONFIG.PCW_P2F_UART1_INTR {0} \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.080} \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.063} \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.057} \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.068} \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.047} \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.025} \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.006} \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.017} \
    CONFIG.PCW_PACKAGE_NAME {clg400} \
    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
    CONFIG.PCW_PERIPHERAL_BOARD_PRESET {part0} \
    CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 3.3V} \
    CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
    CONFIG.PCW_SD0_GRP_CD_IO {MIO 34} \
    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
    CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
    CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
    CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {25} \
    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
    CONFIG.PCW_SMC_CYCLE_T0 {NA} \
    CONFIG.PCW_SMC_CYCLE_T1 {NA} \
    CONFIG.PCW_SMC_CYCLE_T2 {NA} \
    CONFIG.PCW_SMC_CYCLE_T3 {NA} \
    CONFIG.PCW_SMC_CYCLE_T4 {NA} \
    CONFIG.PCW_SMC_CYCLE_T5 {NA} \
    CONFIG.PCW_SMC_CYCLE_T6 {NA} \
    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
    CONFIG.PCW_SMC_PERIPHERAL_VALID {1} \
    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
    CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
    CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
    CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
    CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
    CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
    CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
    CONFIG.PCW_UART1_BAUD_RATE {115200} \
    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
    CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_UART1_UART1_IO {MIO 24 .. 25} \
    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
    CONFIG.PCW_UIPARAM_DDR_AL {0} \
    CONFIG.PCW_UIPARAM_DDR_BL {8} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.25} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.25} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.25} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.25} \
    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {54.563} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {54.563} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {54.563} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {54.563} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {101.239} \
    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {79.5025} \
    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {60.536} \
    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {71.7715} \
    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {104.5365} \
    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {70.676} \
    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {59.1615} \
    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {81.319} \
    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
    CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333333} \
    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K128M16 JT-125} \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
    CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_USB_RESET_ENABLE {1} \
    CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
    CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
    CONFIG.PCW_USE_AXI_NONSECURE {0} \
    CONFIG.PCW_USE_CORESIGHT {0} \
    CONFIG.PCW_USE_CROSS_TRIGGER {0} \
    CONFIG.PCW_USE_CR_FABRIC {1} \
    CONFIG.PCW_USE_DDR_BYPASS {0} \
    CONFIG.PCW_USE_DEBUG {0} \
    CONFIG.PCW_USE_DMA0 {0} \
    CONFIG.PCW_USE_DMA1 {0} \
    CONFIG.PCW_USE_DMA2 {0} \
    CONFIG.PCW_USE_DMA3 {0} \
    CONFIG.PCW_USE_EXPANDED_IOP {0} \
    CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
    CONFIG.PCW_USE_HIGH_OCM {0} \
    CONFIG.PCW_USE_M_AXI_GP0 {1} \
    CONFIG.PCW_USE_M_AXI_GP1 {0} \
    CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
    CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
    CONFIG.PCW_USE_S_AXI_ACP {0} \
    CONFIG.PCW_USE_S_AXI_GP0 {0} \
    CONFIG.PCW_USE_S_AXI_GP1 {0} \
    CONFIG.PCW_USE_S_AXI_HP0 {1} \
    CONFIG.PCW_USE_S_AXI_HP1 {0} \
    CONFIG.PCW_USE_S_AXI_HP2 {1} \
    CONFIG.PCW_USE_S_AXI_HP3 {0} \
    CONFIG.PCW_USE_TRACE {0} \
    CONFIG.PCW_VALUE_SILVERSION {3} \
    CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
    CONFIG.preset {None} \
  ] $processing_system7_0


  # Create instance: rst_ENET0_GMII_RX_CLK_0_100M, and set properties
  set rst_ENET0_GMII_RX_CLK_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ENET0_GMII_RX_CLK_0_100M ]

  # Create instance: rst_ps7_0_140M, and set properties
  set rst_ps7_0_140M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_140M ]

  # Create instance: rst_ps7_0_64M, and set properties
  set rst_ps7_0_64M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_64M ]

  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property -dict [list \
    CONFIG.IN0_WIDTH {4} \
    CONFIG.IN1_WIDTH {4} \
    CONFIG.NUM_PORTS {2} \
  ] $xlconcat_0


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]

  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {3} \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {8} \
    CONFIG.DOUT_WIDTH {4} \
  ] $xlslice_0


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins M_AXI_GP0] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
  connect_bd_intf_net -intf_net S_AXI_HP0_1 [get_bd_intf_pins S_AXI_HP0] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
  connect_bd_intf_net -intf_net S_AXI_HP2_2 [get_bd_intf_pins S_AXI_HP2] [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
  connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_pins DDR] [get_bd_intf_pins processing_system7_0/DDR]
  connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_pins FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
  connect_bd_intf_net -intf_net processing_system7_0_MDIO_ETHERNET_0 [get_bd_intf_pins MDIO_ETHERNET_0_0] [get_bd_intf_pins processing_system7_0/MDIO_ETHERNET_0]

  # Create port connections
  connect_bd_net -net DivideBy2_50MHz_clk_out [get_bd_pins clk_out] [get_bd_pins DivideBy2_50MHz/clk_out]
  connect_bd_net -net DivideBy4_25MHz_clk_out [get_bd_pins CLK_25M] [get_bd_pins DivideBy4_25MHz/clk_out]
  connect_bd_net -net ENET0_GMII_RX_CLK_0_1 [get_bd_pins ENET0_GMII_RX_CLK_0] [get_bd_pins processing_system7_0/ENET0_GMII_RX_CLK] [get_bd_pins rst_ENET0_GMII_RX_CLK_0_100M/slowest_sync_clk]
  connect_bd_net -net ENET0_GMII_RX_DV_0_1 [get_bd_pins ENET0_GMII_RX_DV_0] [get_bd_pins processing_system7_0/ENET0_GMII_RX_DV]
  connect_bd_net -net ENET0_GMII_TX_CLK_0_1 [get_bd_pins ENET0_GMII_TX_CLK_0] [get_bd_pins processing_system7_0/ENET0_GMII_TX_CLK]
  connect_bd_net -net IRQ_F2P_1 [get_bd_pins IRQ_F2P] [get_bd_pins processing_system7_0/IRQ_F2P]
  connect_bd_net -net In0_0_1 [get_bd_pins enet0_gmii_rxd] [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net clk_wiz_128M_clk_out1 [get_bd_pins FCLK_CLK1_128M] [get_bd_pins clk_wiz_128M/clk_out1] [get_bd_pins proc_sys_reset_128M/slowest_sync_clk]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins ARESETN] [get_bd_pins DivideBy2_50MHz/resetn] [get_bd_pins proc_sys_reset_0_100M/peripheral_aresetn] [get_bd_pins rst_ENET0_GMII_RX_CLK_0_100M/ext_reset_in]
  connect_bd_net -net proc_sys_reset_0_peripheral_reset [get_bd_pins peripheral_reset] [get_bd_pins proc_sys_reset_0_100M/peripheral_reset]
  connect_bd_net -net processing_system7_0_ENET0_GMII_TXD [get_bd_pins processing_system7_0/ENET0_GMII_TXD] [get_bd_pins xlslice_0/Din]
  connect_bd_net -net processing_system7_0_ENET0_GMII_TX_EN [get_bd_pins ENET0_GMII_TX_EN_0] [get_bd_pins processing_system7_0/ENET0_GMII_TX_EN]
  connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins FCLK_CLK0_100M] [get_bd_pins DivideBy2_50MHz/clk] [get_bd_pins DivideBy4_25MHz/clk] [get_bd_pins proc_sys_reset_0_100M/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
  connect_bd_net -net processing_system7_0_FCLK_CLK1 [get_bd_pins ADC_clk_64M] [get_bd_pins clk_wiz_128M/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins rst_ps7_0_64M/slowest_sync_clk]
  connect_bd_net -net processing_system7_0_FCLK_CLK2_140M [get_bd_pins FCLK_CLK2_140M] [get_bd_pins processing_system7_0/FCLK_CLK2] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP2_ACLK] [get_bd_pins rst_ps7_0_140M/slowest_sync_clk]
  connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins proc_sys_reset_0_100M/ext_reset_in] [get_bd_pins proc_sys_reset_128M/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_140M/ext_reset_in] [get_bd_pins rst_ps7_0_64M/ext_reset_in]
  connect_bd_net -net rst_ps7_0_140M_peripheral_aresetn [get_bd_pins peripheral_aresetn1] [get_bd_pins rst_ps7_0_140M/peripheral_aresetn]
  connect_bd_net -net rst_ps7_0_64M_peripheral_aresetn [get_bd_pins peripheral_aresetn_128M] [get_bd_pins proc_sys_reset_128M/peripheral_aresetn]
  connect_bd_net -net rst_ps7_0_64M_peripheral_aresetn1 [get_bd_pins peripheral_aresetn] [get_bd_pins clk_wiz_128M/resetn] [get_bd_pins rst_ps7_0_64M/peripheral_aresetn]
  connect_bd_net -net xlconcat_0_dout [get_bd_pins processing_system7_0/ENET0_GMII_RXD] [get_bd_pins xlconcat_0/dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins DivideBy4_25MHz/resetn] [get_bd_pins xlconstant_0/dout]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins enet0_gmii_txd] [get_bd_pins xlslice_0/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: HDMI_1
proc create_hier_cell_HDMI_1 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_HDMI_1() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 HDMI_HPD

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ctrl

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 gain


  # Create pins
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 0 -to 0 HDMI_OEN
  create_bd_pin -dir I -type clk PixelClk
  create_bd_pin -dir I SerialClk
  create_bd_pin -dir O TMDS_Clk_n_0
  create_bd_pin -dir O TMDS_Clk_p_0
  create_bd_pin -dir O -from 2 -to 0 TMDS_Data_n_0
  create_bd_pin -dir O -from 2 -to 0 TMDS_Data_p_0
  create_bd_pin -dir I -type rst aRst_n
  create_bd_pin -dir I -from 5 -to 0 inIRQ
  create_bd_pin -dir I -type clk m_axis_mm2s_aclk
  create_bd_pin -dir O -from 8 -to 0 outIRQ
  create_bd_pin -dir O -from 23 -to 0 pixData
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: axi_gpio_hdmi, and set properties
  set axi_gpio_hdmi [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_hdmi ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_GPIO_WIDTH {1} \
    CONFIG.C_INTERRUPT_PRESENT {1} \
  ] $axi_gpio_hdmi


  # Create instance: axi_interconnect_1, and set properties
  set axi_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1 ]
  set_property -dict [list \
    CONFIG.NUM_MI {1} \
    CONFIG.NUM_SI {1} \
    CONFIG.S00_HAS_DATA_FIFO {2} \
    CONFIG.S00_HAS_REGSLICE {4} \
  ] $axi_interconnect_1


  # Create instance: axi_vdma_0, and set properties
  set axi_vdma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0 ]
  set_property -dict [list \
    CONFIG.c_include_s2mm {0} \
    CONFIG.c_m_axis_mm2s_tdata_width {32} \
    CONFIG.c_mm2s_linebuffer_depth {4096} \
    CONFIG.c_mm2s_max_burst_length {16} \
    CONFIG.c_num_fstores {3} \
  ] $axi_vdma_0


  # Create instance: axis_subset_converter_0, and set properties
  set axis_subset_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0 ]
  set_property -dict [list \
    CONFIG.M_HAS_TKEEP {1} \
    CONFIG.M_HAS_TLAST {1} \
    CONFIG.M_TDATA_NUM_BYTES {3} \
    CONFIG.M_TUSER_WIDTH {1} \
    CONFIG.S_HAS_TKEEP {1} \
    CONFIG.S_HAS_TLAST {1} \
    CONFIG.S_TDATA_NUM_BYTES {4} \
    CONFIG.S_TUSER_WIDTH {1} \
    CONFIG.TDATA_REMAP {tdata[23:16],tdata[7:0],tdata[15:8]} \
    CONFIG.TKEEP_REMAP {tkeep[2:0]} \
    CONFIG.TLAST_REMAP {tlast[0]} \
    CONFIG.TUSER_REMAP {tuser[0:0]} \
  ] $axis_subset_converter_0


  # Create instance: colorGainMain
  create_hier_cell_colorGainMain_1 $hier_obj colorGainMain

  # Create instance: rgb2dvi_0, and set properties
  set rgb2dvi_0 [ create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.3 rgb2dvi_0 ]
  set_property -dict [list \
    CONFIG.kClkRange {2} \
    CONFIG.kGenerateSerialClk {false} \
    CONFIG.kRstActiveHigh {false} \
  ] $rgb2dvi_0


  # Create instance: v_axi4s_vid_out_0, and set properties
  set v_axi4s_vid_out_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0 ]
  set_property -dict [list \
    CONFIG.C_ADDR_WIDTH {12} \
    CONFIG.C_HAS_ASYNC_CLK {1} \
    CONFIG.C_VTG_MASTER_SLAVE {1} \
  ] $v_axi4s_vid_out_0


  # Create instance: v_tc_0, and set properties
  set v_tc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.2 v_tc_0 ]
  set_property CONFIG.enable_detection {false} $v_tc_0


  # Create instance: xlconcat_IRQ, and set properties
  set xlconcat_IRQ [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_IRQ ]
  set_property CONFIG.NUM_PORTS {4} $xlconcat_IRQ


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M00_AXI1] [get_bd_intf_pins axi_interconnect_1/M00_AXI]
  connect_bd_intf_net -intf_net PS_M02_AXI [get_bd_intf_pins S_AXI_LITE] [get_bd_intf_pins axi_vdma_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net PS_M06_AXI [get_bd_intf_pins ctrl] [get_bd_intf_pins v_tc_0/ctrl]
  connect_bd_intf_net -intf_net PS_M10_AXI [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_gpio_hdmi/S_AXI]
  connect_bd_intf_net -intf_net axi_gpio_hdmi_GPIO [get_bd_intf_pins HDMI_HPD] [get_bd_intf_pins axi_gpio_hdmi/GPIO]
  connect_bd_intf_net -intf_net axi_vdma_0_M_AXIS_MM2S [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_subset_converter_0/S_AXIS]
  connect_bd_intf_net -intf_net axi_vdma_0_M_AXI_MM2S [get_bd_intf_pins axi_interconnect_1/S00_AXI] [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S]
  connect_bd_intf_net -intf_net axis_subset_converter_0_M_AXIS [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
  connect_bd_intf_net -intf_net gain_1 [get_bd_intf_pins gain] [get_bd_intf_pins colorGainMain/S_AXI]
  connect_bd_intf_net -intf_net v_axi4s_vid_out_0_vid_io_out [get_bd_intf_pins rgb2dvi_0/RGB] [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out]
  connect_bd_intf_net -intf_net v_tc_0_vtiming_out [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in] [get_bd_intf_pins v_tc_0/vtiming_out]

  # Create port connections
  connect_bd_net -net Net [get_bd_pins m_axis_mm2s_aclk] [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk] [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk] [get_bd_pins axis_subset_converter_0/aclk] [get_bd_pins v_axi4s_vid_out_0/aclk]
  connect_bd_net -net PS_ARESETN [get_bd_pins s_axi_aresetn] [get_bd_pins axi_gpio_hdmi/s_axi_aresetn] [get_bd_pins axi_vdma_0/axi_resetn] [get_bd_pins colorGainMain/s_axi_aresetn] [get_bd_pins v_tc_0/s_axi_aresetn]
  connect_bd_net -net PS_FCLK_CLK0 [get_bd_pins s_axi_aclk] [get_bd_pins axi_gpio_hdmi/s_axi_aclk] [get_bd_pins axi_vdma_0/s_axi_lite_aclk] [get_bd_pins colorGainMain/s_axi_aclk] [get_bd_pins v_tc_0/s_axi_aclk]
  connect_bd_net -net SerialClk_1 [get_bd_pins SerialClk] [get_bd_pins rgb2dvi_0/SerialClk]
  connect_bd_net -net aRst_n_1 [get_bd_pins aRst_n] [get_bd_pins rgb2dvi_0/aRst_n]
  connect_bd_net -net axi_dynclk_0_PXL_CLK_O [get_bd_pins PixelClk] [get_bd_pins rgb2dvi_0/PixelClk] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk] [get_bd_pins v_tc_0/clk]
  connect_bd_net -net axi_gpio_hdmi_ip2intc_irpt [get_bd_pins axi_gpio_hdmi/ip2intc_irpt] [get_bd_pins xlconcat_IRQ/In2]
  connect_bd_net -net axi_vdma_0_mm2s_introut [get_bd_pins axi_vdma_0/mm2s_introut] [get_bd_pins xlconcat_IRQ/In1]
  connect_bd_net -net colorGain_dout [get_bd_pins pixData] [get_bd_pins colorGainMain/dout] [get_bd_pins rgb2dvi_0/vid_pData]
  connect_bd_net -net inIRQ_1 [get_bd_pins inIRQ] [get_bd_pins xlconcat_IRQ/In3]
  connect_bd_net -net rgb2dvi_0_TMDS_Clk_n [get_bd_pins TMDS_Clk_n_0] [get_bd_pins rgb2dvi_0/TMDS_Clk_n]
  connect_bd_net -net rgb2dvi_0_TMDS_Clk_p [get_bd_pins TMDS_Clk_p_0] [get_bd_pins rgb2dvi_0/TMDS_Clk_p]
  connect_bd_net -net rgb2dvi_0_TMDS_Data_n [get_bd_pins TMDS_Data_n_0] [get_bd_pins rgb2dvi_0/TMDS_Data_n]
  connect_bd_net -net rgb2dvi_0_TMDS_Data_p [get_bd_pins TMDS_Data_p_0] [get_bd_pins rgb2dvi_0/TMDS_Data_p]
  connect_bd_net -net rst_ps7_0_140M_peripheral_aresetn [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins axis_subset_converter_0/aresetn]
  connect_bd_net -net v_axi4s_vid_out_0_vid_data [get_bd_pins colorGainMain/Din] [get_bd_pins v_axi4s_vid_out_0/vid_data]
  connect_bd_net -net v_axi4s_vid_out_0_vid_hsync [get_bd_pins rgb2dvi_0/vid_pHSync] [get_bd_pins v_axi4s_vid_out_0/vid_hsync]
  connect_bd_net -net v_axi4s_vid_out_0_vid_vsync [get_bd_pins rgb2dvi_0/vid_pVSync] [get_bd_pins v_axi4s_vid_out_0/vid_vsync]
  connect_bd_net -net v_axi4s_vid_out_0_vtg_ce [get_bd_pins v_axi4s_vid_out_0/vtg_ce] [get_bd_pins v_tc_0/gen_clken]
  connect_bd_net -net v_tc_0_irq [get_bd_pins v_tc_0/irq] [get_bd_pins xlconcat_IRQ/In0]
  connect_bd_net -net xlconcat_IRQ_dout [get_bd_pins outIRQ] [get_bd_pins xlconcat_IRQ/dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins HDMI_OEN] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: HDMI_0
proc create_hier_cell_HDMI_0 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_HDMI_0() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 HDMI_HPD

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_DDS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_0

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_2

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_3

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_4

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_5

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_6

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_7

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_MIXER_8

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE_VDMA

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ctrl

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 gain


  # Create pins
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 0 -to 0 HDMI_OEN
  create_bd_pin -dir I -from 0 -to 0 -type intr In3
  create_bd_pin -dir I -from 0 -to 0 -type intr In4
  create_bd_pin -dir I -type intr In5
  create_bd_pin -dir I -type clk PixelClk
  create_bd_pin -dir I SerialClk
  create_bd_pin -dir O TMDS_Clk_n_0
  create_bd_pin -dir O TMDS_Clk_p_0
  create_bd_pin -dir O -from 2 -to 0 TMDS_Data_n_0
  create_bd_pin -dir O -from 2 -to 0 TMDS_Data_p_0
  create_bd_pin -dir I -type rst aRst_n
  create_bd_pin -dir O -from 5 -to 0 dout
  create_bd_pin -dir I -type clk m_axis_mm2s_aclk
  create_bd_pin -dir O -from 23 -to 0 pixData
  create_bd_pin -dir I -from 23 -to 0 pixIn
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: axi_gpio_hdmi, and set properties
  set axi_gpio_hdmi [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_hdmi ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_GPIO_WIDTH {1} \
    CONFIG.C_INTERRUPT_PRESENT {1} \
  ] $axi_gpio_hdmi


  # Create instance: axi_interconnect_1, and set properties
  set axi_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1 ]
  set_property -dict [list \
    CONFIG.NUM_MI {1} \
    CONFIG.NUM_SI {1} \
    CONFIG.S00_HAS_DATA_FIFO {2} \
    CONFIG.S00_HAS_REGSLICE {4} \
  ] $axi_interconnect_1


  # Create instance: axi_vdma_0, and set properties
  set axi_vdma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0 ]
  set_property -dict [list \
    CONFIG.c_include_s2mm {0} \
    CONFIG.c_m_axis_mm2s_tdata_width {32} \
    CONFIG.c_mm2s_linebuffer_depth {4096} \
    CONFIG.c_mm2s_max_burst_length {16} \
    CONFIG.c_num_fstores {3} \
  ] $axi_vdma_0


  # Create instance: axis_subset_converter_0, and set properties
  set axis_subset_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0 ]
  set_property -dict [list \
    CONFIG.M_HAS_TKEEP {1} \
    CONFIG.M_HAS_TLAST {1} \
    CONFIG.M_TDATA_NUM_BYTES {3} \
    CONFIG.M_TUSER_WIDTH {1} \
    CONFIG.S_HAS_TKEEP {1} \
    CONFIG.S_HAS_TLAST {1} \
    CONFIG.S_TDATA_NUM_BYTES {4} \
    CONFIG.S_TUSER_WIDTH {1} \
    CONFIG.TDATA_REMAP {tdata[23:16],tdata[7:0],tdata[15:8]} \
    CONFIG.TKEEP_REMAP {tkeep[2:0]} \
    CONFIG.TLAST_REMAP {tlast[0]} \
    CONFIG.TUSER_REMAP {tuser[0:0]} \
  ] $axis_subset_converter_0


  # Create instance: colorGainMain
  create_hier_cell_colorGainMain $hier_obj colorGainMain

  # Create instance: dds_compiler_0, and set properties
  set dds_compiler_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 dds_compiler_0 ]
  set_property -dict [list \
    CONFIG.Channels {1} \
    CONFIG.DATA_Has_TLAST {Not_Required} \
    CONFIG.DDS_Clock_Rate {0.02} \
    CONFIG.Has_ARESETn {true} \
    CONFIG.Has_TREADY {true} \
    CONFIG.Latency {5} \
    CONFIG.M_DATA_Has_TUSER {Not_Required} \
    CONFIG.M_PHASE_Has_TUSER {Not_Required} \
    CONFIG.Noise_Shaping {None} \
    CONFIG.Output_Frequency1 {0} \
    CONFIG.Output_Selection {Sine_and_Cosine} \
    CONFIG.Output_Width {8} \
    CONFIG.PINC1 {1} \
    CONFIG.Parameter_Entry {Hardware_Parameters} \
    CONFIG.Phase_Increment {Fixed} \
    CONFIG.Phase_Width {16} \
    CONFIG.S_PHASE_Has_TUSER {Not_Required} \
  ] $dds_compiler_0


  # Create instance: mixerMatrix
  create_hier_cell_mixerMatrix $hier_obj mixerMatrix

  # Create instance: rgb2dvi_0, and set properties
  set rgb2dvi_0 [ create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.3 rgb2dvi_0 ]
  set_property -dict [list \
    CONFIG.kClkRange {2} \
    CONFIG.kGenerateSerialClk {false} \
    CONFIG.kRstActiveHigh {false} \
  ] $rgb2dvi_0


  # Create instance: v_axi4s_vid_out_0, and set properties
  set v_axi4s_vid_out_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0 ]
  set_property -dict [list \
    CONFIG.C_ADDR_WIDTH {12} \
    CONFIG.C_HAS_ASYNC_CLK {1} \
    CONFIG.C_VTG_MASTER_SLAVE {1} \
  ] $v_axi4s_vid_out_0


  # Create instance: v_tc_0, and set properties
  set v_tc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.2 v_tc_0 ]
  set_property CONFIG.enable_detection {false} $v_tc_0


  # Create instance: xlconcat_IRQ, and set properties
  set xlconcat_IRQ [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_IRQ ]
  set_property CONFIG.NUM_PORTS {6} $xlconcat_IRQ


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M00_AXI1] [get_bd_intf_pins axi_interconnect_1/M00_AXI]
  connect_bd_intf_net -intf_net PS_M02_AXI [get_bd_intf_pins S_AXI_LITE_VDMA] [get_bd_intf_pins axi_vdma_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net PS_M06_AXI [get_bd_intf_pins ctrl] [get_bd_intf_pins v_tc_0/ctrl]
  connect_bd_intf_net -intf_net PS_M10_AXI [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_gpio_hdmi/S_AXI]
  connect_bd_intf_net -intf_net S_AXI_LITE_MIXER_0_1 [get_bd_intf_pins S_AXI_LITE_MIXER_0] [get_bd_intf_pins mixerMatrix/S_AXI_LITE_MIXER_G_RR]
  connect_bd_intf_net -intf_net S_AXI_LITE_MIXER_1_1 [get_bd_intf_pins S_AXI_LITE_MIXER_1] [get_bd_intf_pins mixerMatrix/S_AXI_LITE_MIXER_G_BR]
  connect_bd_intf_net -intf_net S_AXI_LITE_MIXER_2_1 [get_bd_intf_pins S_AXI_LITE_MIXER_2] [get_bd_intf_pins mixerMatrix/S_AXI_LITE_MIXER_G_GR]
  connect_bd_intf_net -intf_net S_AXI_LITE_MIXER_3_1 [get_bd_intf_pins S_AXI_LITE_MIXER_3] [get_bd_intf_pins mixerMatrix/S_AXI_LITE_MIXER_G_RB]
  connect_bd_intf_net -intf_net S_AXI_LITE_MIXER_4_1 [get_bd_intf_pins S_AXI_LITE_MIXER_4] [get_bd_intf_pins mixerMatrix/S_AXI_LITE_MIXER_G_BB]
  connect_bd_intf_net -intf_net S_AXI_LITE_MIXER_5_1 [get_bd_intf_pins S_AXI_LITE_MIXER_5] [get_bd_intf_pins mixerMatrix/S_AXI_LITE_MIXER_G_GB]
  connect_bd_intf_net -intf_net S_AXI_LITE_MIXER_6_1 [get_bd_intf_pins S_AXI_LITE_MIXER_6] [get_bd_intf_pins mixerMatrix/S_AXI_LITE_MIXER_G_RG]
  connect_bd_intf_net -intf_net S_AXI_LITE_MIXER_7_1 [get_bd_intf_pins S_AXI_LITE_MIXER_7] [get_bd_intf_pins mixerMatrix/S_AXI_LITE_MIXER_G_BG]
  connect_bd_intf_net -intf_net S_AXI_LITE_MIXER_8_1 [get_bd_intf_pins S_AXI_LITE_MIXER_8] [get_bd_intf_pins mixerMatrix/S_AXI_LITE_MIXER_G_GG]
  connect_bd_intf_net -intf_net axi_gpio_hdmi_GPIO [get_bd_intf_pins HDMI_HPD] [get_bd_intf_pins axi_gpio_hdmi/GPIO]
  connect_bd_intf_net -intf_net axi_vdma_0_M_AXIS_MM2S [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_subset_converter_0/S_AXIS]
  connect_bd_intf_net -intf_net axi_vdma_0_M_AXI_MM2S [get_bd_intf_pins axi_interconnect_1/S00_AXI] [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S]
  connect_bd_intf_net -intf_net axis_subset_converter_0_M_AXIS [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
  connect_bd_intf_net -intf_net gain_1 [get_bd_intf_pins gain] [get_bd_intf_pins colorGainMain/S_AXI]
  connect_bd_intf_net -intf_net v_axi4s_vid_out_0_vid_io_out [get_bd_intf_pins rgb2dvi_0/RGB] [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out]
  connect_bd_intf_net -intf_net v_tc_0_vtiming_out [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in] [get_bd_intf_pins v_tc_0/vtiming_out]

  # Create port connections
  connect_bd_net -net Din_1 [get_bd_pins colorGainMain/Din] [get_bd_pins mixerMatrix/dout]
  connect_bd_net -net In3_1 [get_bd_pins In3] [get_bd_pins xlconcat_IRQ/In3]
  connect_bd_net -net In4_1 [get_bd_pins In4] [get_bd_pins xlconcat_IRQ/In4]
  connect_bd_net -net In5_1 [get_bd_pins In5] [get_bd_pins xlconcat_IRQ/In5]
  connect_bd_net -net Net [get_bd_pins m_axis_mm2s_aclk] [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk] [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk] [get_bd_pins axis_subset_converter_0/aclk] [get_bd_pins v_axi4s_vid_out_0/aclk]
  connect_bd_net -net PS_ARESETN [get_bd_pins s_axi_aresetn] [get_bd_pins axi_gpio_hdmi/s_axi_aresetn] [get_bd_pins axi_vdma_0/axi_resetn] [get_bd_pins dds_compiler_0/aresetn] [get_bd_pins mixerMatrix/s_axi_aresetn] [get_bd_pins v_tc_0/s_axi_aresetn]
  connect_bd_net -net PS_FCLK_CLK0 [get_bd_pins s_axi_aclk] [get_bd_pins axi_gpio_hdmi/s_axi_aclk] [get_bd_pins axi_vdma_0/s_axi_lite_aclk] [get_bd_pins colorGainMain/s_axi_aclk] [get_bd_pins dds_compiler_0/aclk] [get_bd_pins mixerMatrix/s_axi_aclk] [get_bd_pins v_tc_0/s_axi_aclk]
  connect_bd_net -net SerialClk_1 [get_bd_pins SerialClk] [get_bd_pins rgb2dvi_0/SerialClk]
  connect_bd_net -net aRst_n_1 [get_bd_pins aRst_n] [get_bd_pins rgb2dvi_0/aRst_n] [get_bd_pins v_axi4s_vid_out_0/aresetn]
  connect_bd_net -net axi_dynclk_0_PXL_CLK_O [get_bd_pins PixelClk] [get_bd_pins mixerMatrix/PixelClk] [get_bd_pins rgb2dvi_0/PixelClk] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk] [get_bd_pins v_tc_0/clk]
  connect_bd_net -net axi_gpio_hdmi_ip2intc_irpt [get_bd_pins axi_gpio_hdmi/ip2intc_irpt] [get_bd_pins xlconcat_IRQ/In2]
  connect_bd_net -net axi_vdma_0_mm2s_introut [get_bd_pins axi_vdma_0/mm2s_introut] [get_bd_pins xlconcat_IRQ/In1]
  connect_bd_net -net colorGain_dout [get_bd_pins pixData] [get_bd_pins colorGainMain/dout] [get_bd_pins rgb2dvi_0/vid_pData]
  connect_bd_net -net dds_compiler_0_m_axis_data_tdata [get_bd_pins dds_compiler_0/m_axis_data_tdata] [get_bd_pins mixerMatrix/din1]
  connect_bd_net -net dds_compiler_0_m_axis_phase_tdata [get_bd_pins dds_compiler_0/m_axis_phase_tdata] [get_bd_pins mixerMatrix/din2]
  connect_bd_net -net pixIn_1 [get_bd_pins pixIn] [get_bd_pins mixerMatrix/din0]
  connect_bd_net -net rgb2dvi_0_TMDS_Clk_n [get_bd_pins TMDS_Clk_n_0] [get_bd_pins rgb2dvi_0/TMDS_Clk_n]
  connect_bd_net -net rgb2dvi_0_TMDS_Clk_p [get_bd_pins TMDS_Clk_p_0] [get_bd_pins rgb2dvi_0/TMDS_Clk_p]
  connect_bd_net -net rgb2dvi_0_TMDS_Data_n [get_bd_pins TMDS_Data_n_0] [get_bd_pins rgb2dvi_0/TMDS_Data_n]
  connect_bd_net -net rgb2dvi_0_TMDS_Data_p [get_bd_pins TMDS_Data_p_0] [get_bd_pins rgb2dvi_0/TMDS_Data_p]
  connect_bd_net -net rst_ps7_0_140M_peripheral_aresetn [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins axis_subset_converter_0/aresetn] [get_bd_pins colorGainMain/s_axi_aresetn]
  connect_bd_net -net v_axi4s_vid_out_0_vid_data [get_bd_pins mixerMatrix/Din] [get_bd_pins v_axi4s_vid_out_0/vid_data]
  connect_bd_net -net v_axi4s_vid_out_0_vid_hsync [get_bd_pins rgb2dvi_0/vid_pHSync] [get_bd_pins v_axi4s_vid_out_0/vid_hsync]
  connect_bd_net -net v_axi4s_vid_out_0_vid_vsync [get_bd_pins rgb2dvi_0/vid_pVSync] [get_bd_pins v_axi4s_vid_out_0/vid_vsync]
  connect_bd_net -net v_axi4s_vid_out_0_vtg_ce [get_bd_pins v_axi4s_vid_out_0/vtg_ce] [get_bd_pins v_tc_0/gen_clken]
  connect_bd_net -net v_tc_0_irq [get_bd_pins v_tc_0/irq] [get_bd_pins xlconcat_IRQ/In0]
  connect_bd_net -net xlconcat_IRQ_dout [get_bd_pins dout] [get_bd_pins xlconcat_IRQ/dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins HDMI_OEN] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]

  set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]

  set HDMI_HPD_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 HDMI_HPD_0 ]

  set HDMI_HPD_1 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 HDMI_HPD_1 ]

  set MDIO_ETHERNET_0_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 MDIO_ETHERNET_0_0 ]


  # Create ports
  set CLK25M [ create_bd_port -dir O -type clk CLK25M ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {25000000} \
 ] $CLK25M
  set ENET0_GMII_RX_CLK_0 [ create_bd_port -dir I -type clk ENET0_GMII_RX_CLK_0 ]
  set ENET0_GMII_RX_DV_0 [ create_bd_port -dir I ENET0_GMII_RX_DV_0 ]
  set ENET0_GMII_TX_CLK_0 [ create_bd_port -dir I -type clk ENET0_GMII_TX_CLK_0 ]
  set ENET0_GMII_TX_EN_0 [ create_bd_port -dir O -from 0 -to 0 ENET0_GMII_TX_EN_0 ]
  set HDMI_OEN_0 [ create_bd_port -dir O -from 0 -to 0 HDMI_OEN_0 ]
  set HDMI_OEN_1 [ create_bd_port -dir O -from 0 -to 0 HDMI_OEN_1 ]
  set LED_GREEN [ create_bd_port -dir O -from 0 -to 0 -type data LED_GREEN ]
  set OTR [ create_bd_port -dir I -type data OTR ]
  set TMDS_Clk_n_0 [ create_bd_port -dir O TMDS_Clk_n_0 ]
  set TMDS_Clk_n_1 [ create_bd_port -dir O TMDS_Clk_n_1 ]
  set TMDS_Clk_p_0 [ create_bd_port -dir O TMDS_Clk_p_0 ]
  set TMDS_Clk_p_1 [ create_bd_port -dir O TMDS_Clk_p_1 ]
  set TMDS_Data_n_0 [ create_bd_port -dir O -from 2 -to 0 TMDS_Data_n_0 ]
  set TMDS_Data_n_1 [ create_bd_port -dir O -from 2 -to 0 TMDS_Data_n_1 ]
  set TMDS_Data_p_0 [ create_bd_port -dir O -from 2 -to 0 TMDS_Data_p_0 ]
  set TMDS_Data_p_1 [ create_bd_port -dir O -from 2 -to 0 TMDS_Data_p_1 ]
  set enet0_gmii_rxd [ create_bd_port -dir I -from 3 -to 0 enet0_gmii_rxd ]
  set enet0_gmii_txd [ create_bd_port -dir O -from 3 -to 0 enet0_gmii_txd ]

  # Create instance: HDMI_0
  create_hier_cell_HDMI_0 [current_bd_instance .] HDMI_0

  # Create instance: HDMI_1
  create_hier_cell_HDMI_1 [current_bd_instance .] HDMI_1

  # Create instance: PS
  create_hier_cell_PS [current_bd_instance .] PS

  # Create instance: axi_dynclk_0, and set properties
  set axi_dynclk_0 [ create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.0 axi_dynclk_0 ]

  # Create instance: axi_gpio_0, and set properties
  set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
  set_property CONFIG.C_GPIO_WIDTH {1} $axi_gpio_0


  # Create instance: ps7_axi_periph, and set properties
  set ps7_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_axi_periph ]
  set_property -dict [list \
    CONFIG.ENABLE_ADVANCED_OPTIONS {0} \
    CONFIG.NUM_MI {21} \
    CONFIG.NUM_SI {1} \
    CONFIG.STRATEGY {1} \
  ] $ps7_axi_periph


  # Create interface connections
  connect_bd_intf_net -intf_net HDMI_1_HDMI_HPD [get_bd_intf_ports HDMI_HPD_1] [get_bd_intf_pins HDMI_1/HDMI_HPD]
  connect_bd_intf_net -intf_net HDMI_1_M00_AXI1 [get_bd_intf_pins HDMI_1/M00_AXI1] [get_bd_intf_pins PS/S_AXI_HP2]
  connect_bd_intf_net -intf_net S00_AXI_2 [get_bd_intf_pins PS/M_AXI_GP0] [get_bd_intf_pins ps7_axi_periph/S00_AXI]
  connect_bd_intf_net -intf_net S_AXI_HP0_1 [get_bd_intf_pins HDMI_0/M00_AXI1] [get_bd_intf_pins PS/S_AXI_HP0]
  connect_bd_intf_net -intf_net S_AXI_LITE_1 [get_bd_intf_pins HDMI_0/S_AXI_LITE_VDMA] [get_bd_intf_pins ps7_axi_periph/M02_AXI]
  connect_bd_intf_net -intf_net axi_gpio_hdmi_GPIO [get_bd_intf_ports HDMI_HPD_0] [get_bd_intf_pins HDMI_0/HDMI_HPD]
  connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins PS/DDR]
  connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins PS/FIXED_IO]
  connect_bd_intf_net -intf_net processing_system7_0_MDIO_ETHERNET_0 [get_bd_intf_ports MDIO_ETHERNET_0_0] [get_bd_intf_pins PS/MDIO_ETHERNET_0_0]
  connect_bd_intf_net -intf_net ps7_axi_periph_M00_AXI [get_bd_intf_pins HDMI_0/S_AXI] [get_bd_intf_pins ps7_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M01_AXI [get_bd_intf_pins HDMI_0/ctrl] [get_bd_intf_pins ps7_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M03_AXI [get_bd_intf_pins HDMI_1/S_AXI] [get_bd_intf_pins ps7_axi_periph/M03_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M04_AXI [get_bd_intf_pins HDMI_1/ctrl] [get_bd_intf_pins ps7_axi_periph/M04_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M05_AXI [get_bd_intf_pins HDMI_1/S_AXI_LITE] [get_bd_intf_pins ps7_axi_periph/M05_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M06_AXI [get_bd_intf_pins HDMI_1/gain] [get_bd_intf_pins ps7_axi_periph/M06_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M07_AXI [get_bd_intf_pins HDMI_0/gain] [get_bd_intf_pins ps7_axi_periph/M07_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M08_AXI [get_bd_intf_pins HDMI_0/S_AXI_LITE_MIXER_0] [get_bd_intf_pins ps7_axi_periph/M08_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M09_AXI [get_bd_intf_pins HDMI_0/S_AXI_LITE_MIXER_1] [get_bd_intf_pins ps7_axi_periph/M09_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M10_AXI [get_bd_intf_pins HDMI_0/S_AXI_LITE_MIXER_2] [get_bd_intf_pins ps7_axi_periph/M10_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M11_AXI [get_bd_intf_pins HDMI_0/S_AXI_LITE_DDS] [get_bd_intf_pins ps7_axi_periph/M11_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M12_AXI [get_bd_intf_pins HDMI_0/S_AXI_LITE_MIXER_3] [get_bd_intf_pins ps7_axi_periph/M12_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M13_AXI [get_bd_intf_pins HDMI_0/S_AXI_LITE_MIXER_4] [get_bd_intf_pins ps7_axi_periph/M13_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M14_AXI [get_bd_intf_pins HDMI_0/S_AXI_LITE_MIXER_5] [get_bd_intf_pins ps7_axi_periph/M14_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M15_AXI [get_bd_intf_pins HDMI_0/S_AXI_LITE_MIXER_6] [get_bd_intf_pins ps7_axi_periph/M15_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M16_AXI [get_bd_intf_pins HDMI_0/S_AXI_LITE_MIXER_7] [get_bd_intf_pins ps7_axi_periph/M16_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M17_AXI [get_bd_intf_pins HDMI_0/S_AXI_LITE_MIXER_8] [get_bd_intf_pins ps7_axi_periph/M17_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M19_AXI [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins ps7_axi_periph/M19_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M20_AXI [get_bd_intf_pins axi_dynclk_0/s00_axi] [get_bd_intf_pins ps7_axi_periph/M20_AXI]

  # Create port connections
  connect_bd_net -net ARESETN_1 [get_bd_pins HDMI_0/ARESETN] [get_bd_pins HDMI_1/ARESETN] [get_bd_pins PS/peripheral_aresetn1]
  connect_bd_net -net ENET0_GMII_RX_CLK_0_1 [get_bd_ports ENET0_GMII_RX_CLK_0] [get_bd_pins PS/ENET0_GMII_RX_CLK_0]
  connect_bd_net -net ENET0_GMII_RX_DV_0_1 [get_bd_ports ENET0_GMII_RX_DV_0] [get_bd_pins PS/ENET0_GMII_RX_DV_0]
  connect_bd_net -net ENET0_GMII_TX_CLK_0_1 [get_bd_ports ENET0_GMII_TX_CLK_0] [get_bd_pins PS/ENET0_GMII_TX_CLK_0]
  connect_bd_net -net HDMI_0_dout [get_bd_pins HDMI_0/dout] [get_bd_pins HDMI_1/inIRQ]
  connect_bd_net -net HDMI_1_HDMI_OEN [get_bd_ports HDMI_OEN_1] [get_bd_pins HDMI_1/HDMI_OEN]
  connect_bd_net -net HDMI_1_TMDS_Clk_n_0 [get_bd_ports TMDS_Clk_n_1] [get_bd_pins HDMI_1/TMDS_Clk_n_0]
  connect_bd_net -net HDMI_1_TMDS_Clk_p_0 [get_bd_ports TMDS_Clk_p_1] [get_bd_pins HDMI_1/TMDS_Clk_p_0]
  connect_bd_net -net HDMI_1_TMDS_Data_n_0 [get_bd_ports TMDS_Data_n_1] [get_bd_pins HDMI_1/TMDS_Data_n_0]
  connect_bd_net -net HDMI_1_TMDS_Data_p_0 [get_bd_ports TMDS_Data_p_1] [get_bd_pins HDMI_1/TMDS_Data_p_0]
  connect_bd_net -net HDMI_1_outIRQ [get_bd_pins HDMI_1/outIRQ] [get_bd_pins PS/IRQ_F2P]
  connect_bd_net -net HDMI_1_pixData [get_bd_pins HDMI_0/pixIn] [get_bd_pins HDMI_1/pixData]
  connect_bd_net -net In0_0_1 [get_bd_ports enet0_gmii_rxd] [get_bd_pins PS/enet0_gmii_rxd]
  connect_bd_net -net Net [get_bd_pins HDMI_0/m_axis_mm2s_aclk] [get_bd_pins HDMI_1/m_axis_mm2s_aclk] [get_bd_pins PS/FCLK_CLK2_140M]
  connect_bd_net -net PS_ARESETN [get_bd_pins HDMI_0/s_axi_aresetn] [get_bd_pins HDMI_1/s_axi_aresetn] [get_bd_pins PS/ARESETN] [get_bd_pins axi_dynclk_0/s00_axi_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins ps7_axi_periph/ARESETN] [get_bd_pins ps7_axi_periph/M00_ARESETN] [get_bd_pins ps7_axi_periph/M01_ARESETN] [get_bd_pins ps7_axi_periph/M02_ARESETN] [get_bd_pins ps7_axi_periph/M03_ARESETN] [get_bd_pins ps7_axi_periph/M04_ARESETN] [get_bd_pins ps7_axi_periph/M05_ARESETN] [get_bd_pins ps7_axi_periph/M06_ARESETN] [get_bd_pins ps7_axi_periph/M07_ARESETN] [get_bd_pins ps7_axi_periph/M08_ARESETN] [get_bd_pins ps7_axi_periph/M09_ARESETN] [get_bd_pins ps7_axi_periph/M10_ARESETN] [get_bd_pins ps7_axi_periph/M11_ARESETN] [get_bd_pins ps7_axi_periph/M12_ARESETN] [get_bd_pins ps7_axi_periph/M13_ARESETN] [get_bd_pins ps7_axi_periph/M14_ARESETN] [get_bd_pins ps7_axi_periph/M15_ARESETN] [get_bd_pins ps7_axi_periph/M16_ARESETN] [get_bd_pins ps7_axi_periph/M17_ARESETN] [get_bd_pins ps7_axi_periph/M18_ARESETN] [get_bd_pins ps7_axi_periph/M19_ARESETN] [get_bd_pins ps7_axi_periph/M20_ARESETN] [get_bd_pins ps7_axi_periph/S00_ARESETN]
  connect_bd_net -net PS_FCLK_CLK0 [get_bd_pins HDMI_0/s_axi_aclk] [get_bd_pins HDMI_1/s_axi_aclk] [get_bd_pins PS/FCLK_CLK0_100M] [get_bd_pins axi_dynclk_0/REF_CLK_I] [get_bd_pins axi_dynclk_0/s00_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins ps7_axi_periph/ACLK] [get_bd_pins ps7_axi_periph/M00_ACLK] [get_bd_pins ps7_axi_periph/M01_ACLK] [get_bd_pins ps7_axi_periph/M02_ACLK] [get_bd_pins ps7_axi_periph/M03_ACLK] [get_bd_pins ps7_axi_periph/M04_ACLK] [get_bd_pins ps7_axi_periph/M05_ACLK] [get_bd_pins ps7_axi_periph/M06_ACLK] [get_bd_pins ps7_axi_periph/M07_ACLK] [get_bd_pins ps7_axi_periph/M08_ACLK] [get_bd_pins ps7_axi_periph/M09_ACLK] [get_bd_pins ps7_axi_periph/M10_ACLK] [get_bd_pins ps7_axi_periph/M11_ACLK] [get_bd_pins ps7_axi_periph/M12_ACLK] [get_bd_pins ps7_axi_periph/M13_ACLK] [get_bd_pins ps7_axi_periph/M14_ACLK] [get_bd_pins ps7_axi_periph/M15_ACLK] [get_bd_pins ps7_axi_periph/M16_ACLK] [get_bd_pins ps7_axi_periph/M17_ACLK] [get_bd_pins ps7_axi_periph/M18_ACLK] [get_bd_pins ps7_axi_periph/M19_ACLK] [get_bd_pins ps7_axi_periph/M20_ACLK] [get_bd_pins ps7_axi_periph/S00_ACLK]
  connect_bd_net -net PS_FCLK_CLK3_0 [get_bd_ports CLK25M] [get_bd_pins PS/CLK_25M]
  connect_bd_net -net axi_dynclk_0_LOCKED_O [get_bd_pins HDMI_0/aRst_n] [get_bd_pins HDMI_1/aRst_n] [get_bd_pins axi_dynclk_0/LOCKED_O]
  connect_bd_net -net axi_dynclk_0_PXL_CLK_5X_O [get_bd_pins HDMI_0/SerialClk] [get_bd_pins HDMI_1/SerialClk] [get_bd_pins axi_dynclk_0/PXL_CLK_5X_O]
  connect_bd_net -net axi_dynclk_0_PXL_CLK_O [get_bd_pins HDMI_0/PixelClk] [get_bd_pins HDMI_1/PixelClk] [get_bd_pins axi_dynclk_0/PXL_CLK_O]
  connect_bd_net -net axi_gpio_0_gpio_io_o [get_bd_ports LED_GREEN] [get_bd_pins axi_gpio_0/gpio_io_o]
  connect_bd_net -net processing_system7_0_ENET0_GMII_TX_EN [get_bd_ports ENET0_GMII_TX_EN_0] [get_bd_pins PS/ENET0_GMII_TX_EN_0]
  connect_bd_net -net rgb2dvi_0_TMDS_Clk_n [get_bd_ports TMDS_Clk_n_0] [get_bd_pins HDMI_0/TMDS_Clk_n_0]
  connect_bd_net -net rgb2dvi_0_TMDS_Clk_p [get_bd_ports TMDS_Clk_p_0] [get_bd_pins HDMI_0/TMDS_Clk_p_0]
  connect_bd_net -net rgb2dvi_0_TMDS_Data_n [get_bd_ports TMDS_Data_n_0] [get_bd_pins HDMI_0/TMDS_Data_n_0]
  connect_bd_net -net rgb2dvi_0_TMDS_Data_p [get_bd_ports TMDS_Data_p_0] [get_bd_pins HDMI_0/TMDS_Data_p_0]
  connect_bd_net -net xlconstant_0_dout [get_bd_ports HDMI_OEN_0] [get_bd_pins HDMI_0/HDMI_OEN]
  connect_bd_net -net xlslice_0_Dout [get_bd_ports enet0_gmii_txd] [get_bd_pins PS/enet0_gmii_txd]

  # Create address segments
  assign_bd_address -offset 0x00000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces HDMI_0/axi_vdma_0/Data_MM2S] [get_bd_addr_segs PS/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
  assign_bd_address -offset 0x00000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces HDMI_1/axi_vdma_0/Data_MM2S] [get_bd_addr_segs PS/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM] -force
  assign_bd_address -offset 0x43C40000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs axi_dynclk_0/s00_axi/reg0] -force
  assign_bd_address -offset 0x41230000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI_1/colorGainMain/axi_gain_1/S_AXI/Reg] -force
  assign_bd_address -offset 0x41210000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI_0/colorGainMain/axi_gpio_0/S_AXI/Reg] -force
  assign_bd_address -offset 0x41240000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
  assign_bd_address -offset 0x41200000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI_0/axi_gpio_hdmi/S_AXI/Reg] -force
  assign_bd_address -offset 0x41220000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI_1/axi_gpio_hdmi/S_AXI/Reg] -force
  assign_bd_address -offset 0x43000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI_0/axi_vdma_0/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0x43010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI_1/axi_vdma_0/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0x43C50000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI_0/mixerMatrix/mixer_0/S00_AXI/S00_AXI_reg] -force
  assign_bd_address -offset 0x43C60000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI_0/mixerMatrix/mixer_1/S00_AXI/S00_AXI_reg] -force
  assign_bd_address -offset 0x43C70000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI_0/mixerMatrix/mixer_2/S00_AXI/S00_AXI_reg] -force
  assign_bd_address -offset 0x43C80000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI_0/mixerMatrix/mixer_3/S00_AXI/S00_AXI_reg] -force
  assign_bd_address -offset 0x43C90000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI_0/mixerMatrix/mixer_4/S00_AXI/S00_AXI_reg] -force
  assign_bd_address -offset 0x43CA0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI_0/mixerMatrix/mixer_5/S00_AXI/S00_AXI_reg] -force
  assign_bd_address -offset 0x43CB0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI_0/mixerMatrix/mixer_6/S00_AXI/S00_AXI_reg] -force
  assign_bd_address -offset 0x43CC0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI_0/mixerMatrix/mixer_7/S00_AXI/S00_AXI_reg] -force
  assign_bd_address -offset 0x43CD0000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI_0/mixerMatrix/mixer_8/S00_AXI/S00_AXI_reg] -force
  assign_bd_address -offset 0x43C20000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI_0/v_tc_0/ctrl/Reg] -force
  assign_bd_address -offset 0x43C30000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI_1/v_tc_0/ctrl/Reg] -force

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.707042",
   "Default View_TopLeft":"-481,1",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"",
   "PinnedPorts":"",
   "comment_0":"PS groups:
- Programmable System(CPU)
- Reset
- AXI control
- Ethernet",
   "commentid":"comment_0|",
   "font_comment_0":"11",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 4 -x 1450 -y 670 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 4 -x 1450 -y 690 -defaultsOSRD
preplace port MDIO_ETHERNET_0_0 -pg 1 -lvl 4 -x 1450 -y 650 -defaultsOSRD
preplace port HDMI_HPD_0 -pg 1 -lvl 4 -x 1450 -y 1300 -defaultsOSRD
preplace port HDMI_HPD_1 -pg 1 -lvl 4 -x 1450 -y 290 -defaultsOSRD
preplace port port-id_ENET0_GMII_RX_CLK_0 -pg 1 -lvl 0 -x 0 -y 1220 -defaultsOSRD
preplace port port-id_ENET0_GMII_RX_DV_0 -pg 1 -lvl 0 -x 0 -y 1240 -defaultsOSRD
preplace port port-id_ENET0_GMII_TX_CLK_0 -pg 1 -lvl 0 -x 0 -y 1260 -defaultsOSRD
preplace port port-id_CLK25M -pg 1 -lvl 4 -x 1450 -y 790 -defaultsOSRD
preplace port port-id_OTR -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_TMDS_Clk_p_0 -pg 1 -lvl 4 -x 1450 -y 1400 -defaultsOSRD
preplace port port-id_TMDS_Clk_n_0 -pg 1 -lvl 4 -x 1450 -y 1380 -defaultsOSRD
preplace port port-id_TMDS_Clk_n_1 -pg 1 -lvl 4 -x 1450 -y 370 -defaultsOSRD
preplace port port-id_TMDS_Clk_p_1 -pg 1 -lvl 4 -x 1450 -y 350 -defaultsOSRD
preplace portBus ENET0_GMII_TX_EN_0 -pg 1 -lvl 4 -x 1450 -y 730 -defaultsOSRD
preplace portBus enet0_gmii_rxd -pg 1 -lvl 0 -x 0 -y 1280 -defaultsOSRD
preplace portBus enet0_gmii_txd -pg 1 -lvl 4 -x 1450 -y 820 -defaultsOSRD
preplace portBus LED_GREEN -pg 1 -lvl 4 -x 1450 -y 1230 -defaultsOSRD
preplace portBus HDMI_OEN_0 -pg 1 -lvl 4 -x 1450 -y 1320 -defaultsOSRD
preplace portBus TMDS_Data_p_0 -pg 1 -lvl 4 -x 1450 -y 1360 -defaultsOSRD
preplace portBus TMDS_Data_n_0 -pg 1 -lvl 4 -x 1450 -y 1340 -defaultsOSRD
preplace portBus HDMI_OEN_1 -pg 1 -lvl 4 -x 1450 -y 330 -defaultsOSRD
preplace portBus TMDS_Data_n_1 -pg 1 -lvl 4 -x 1450 -y 410 -defaultsOSRD
preplace portBus TMDS_Data_p_1 -pg 1 -lvl 4 -x 1450 -y 390 -defaultsOSRD
preplace inst PS -pg 1 -lvl 3 -x 1210 -y 850 -defaultsOSRD -resize 333 488
preplace inst HDMI_0 -pg 1 -lvl 2 -x 680 -y 830 -defaultsOSRD
preplace inst ps7_axi_periph -pg 1 -lvl 1 -x 190 -y 710 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 2 -x 680 -y 90 -defaultsOSRD
preplace inst HDMI_1 -pg 1 -lvl 2 -x 680 -y 370 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 1210 -y 1220 -defaultsOSRD
preplace netloc ARESETN_1 1 1 3 450 1130 NJ 1130 1400
preplace netloc ENET0_GMII_RX_CLK_0_1 1 0 3 30J 1230 NJ 1230 920J
preplace netloc ENET0_GMII_RX_DV_0_1 1 0 3 NJ 1240 NJ 1240 930J
preplace netloc ENET0_GMII_TX_CLK_0_1 1 0 3 NJ 1260 NJ 1260 950J
preplace netloc HDMI_0_dout 1 1 2 490 1120 860
preplace netloc HDMI_1_HDMI_OEN 1 2 2 NJ 330 NJ
preplace netloc HDMI_1_TMDS_Clk_n_0 1 2 2 NJ 370 NJ
preplace netloc HDMI_1_TMDS_Clk_p_0 1 2 2 NJ 350 NJ
preplace netloc HDMI_1_TMDS_Data_n_0 1 2 2 NJ 410 NJ
preplace netloc HDMI_1_TMDS_Data_p_0 1 2 2 NJ 390 NJ
preplace netloc HDMI_1_outIRQ 1 2 1 980 430n
preplace netloc HDMI_1_pixData 1 1 2 480 1150 870
preplace netloc In0_0_1 1 0 3 NJ 1280 NJ 1280 970J
preplace netloc Net 1 1 3 440 1140 NJ 1140 1430
preplace netloc PS_ARESETN 1 0 4 30 180 420 1160 990 1120 1410
preplace netloc PS_FCLK_CLK0 1 0 4 20 170 400 1170 980 1110 1420
preplace netloc PS_FCLK_CLK3_0 1 3 1 NJ 790
preplace netloc axi_dynclk_0_LOCKED_O 1 1 2 460 180 870
preplace netloc axi_dynclk_0_PXL_CLK_5X_O 1 1 2 480 530 970
preplace netloc axi_dynclk_0_PXL_CLK_O 1 1 2 470 200 990
preplace netloc axi_gpio_0_gpio_io_o 1 3 1 NJ 1230
preplace netloc processing_system7_0_ENET0_GMII_TX_EN 1 3 1 NJ 730
preplace netloc rgb2dvi_0_TMDS_Clk_n 1 2 2 900J 1380 NJ
preplace netloc rgb2dvi_0_TMDS_Clk_p 1 2 2 910J 1400 NJ
preplace netloc rgb2dvi_0_TMDS_Data_n 1 2 2 880J 1340 NJ
preplace netloc rgb2dvi_0_TMDS_Data_p 1 2 2 890J 1360 NJ
preplace netloc xlconstant_0_dout 1 2 2 940J 1320 NJ
preplace netloc xlslice_0_Dout 1 3 1 NJ 820
preplace netloc HDMI_1_HDMI_HPD 1 2 2 NJ 290 NJ
preplace netloc HDMI_1_M00_AXI1 1 2 1 990 310n
preplace netloc S00_AXI_2 1 0 4 40 190 NJ 190 NJ 190 1430
preplace netloc S_AXI_HP0_1 1 2 1 970 750n
preplace netloc S_AXI_LITE_1 1 1 1 390 550n
preplace netloc axi_gpio_hdmi_GPIO 1 2 2 960J 1300 NJ
preplace netloc processing_system7_0_DDR 1 3 1 NJ 670
preplace netloc processing_system7_0_FIXED_IO 1 3 1 NJ 690
preplace netloc processing_system7_0_MDIO_ETHERNET_0 1 3 1 NJ 650
preplace netloc ps7_axi_periph_M00_AXI 1 1 1 430 510n
preplace netloc ps7_axi_periph_M01_AXI 1 1 1 410 530n
preplace netloc ps7_axi_periph_M03_AXI 1 1 1 340 260n
preplace netloc ps7_axi_periph_M04_AXI 1 1 1 370 280n
preplace netloc ps7_axi_periph_M05_AXI 1 1 1 380 300n
preplace netloc ps7_axi_periph_M06_AXI 1 1 1 350 320n
preplace netloc ps7_axi_periph_M07_AXI 1 1 1 N 650
preplace netloc ps7_axi_periph_M08_AXI 1 1 1 N 670
preplace netloc ps7_axi_periph_M09_AXI 1 1 1 380 690n
preplace netloc ps7_axi_periph_M10_AXI 1 1 1 340 710n
preplace netloc ps7_axi_periph_M11_AXI 1 1 1 430 690n
preplace netloc ps7_axi_periph_M12_AXI 1 1 1 N 750
preplace netloc ps7_axi_periph_M13_AXI 1 1 1 N 770
preplace netloc ps7_axi_periph_M14_AXI 1 1 1 N 790
preplace netloc ps7_axi_periph_M15_AXI 1 1 1 N 810
preplace netloc ps7_axi_periph_M16_AXI 1 1 1 N 830
preplace netloc ps7_axi_periph_M17_AXI 1 1 1 N 850
preplace netloc ps7_axi_periph_M19_AXI 1 1 2 340 1200 NJ
preplace netloc ps7_axi_periph_M20_AXI 1 1 1 360 60n
preplace cgraphic comment_0 place left 22 246 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 190 680 1210 1450
pagesize -pg 1 -db -bbox -sgen -220 0 1690 1420
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_ebaz4205()
cr_bd_ebaz4205 ""
set_property REGISTERED_WITH_MANAGER "1" [get_files ebaz4205.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files ebaz4205.bd ] 

#call make_wrapper to create wrapper files
if { [get_property IS_LOCKED [ get_files -norecurse ebaz4205.bd] ] == 1  } {
  import_files -fileset sources_1 [file normalize "${origin_dir}/Vivado.gen/sources_1/bd/ebaz4205/hdl/ebaz4205_wrapper.v" ]
} else {
  set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse ebaz4205.bd] -top]
  add_files -norecurse -fileset sources_1 $wrapper_path
}


set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xc7z010clg400-1 -flow {Vivado Synthesis 2021} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2021" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_1]
set_property -name "part" -value "xc7z010clg400-1" -objects $obj
set_property -name "incremental_checkpoint" -value "/home/aescape/Documents/github/EBAZ4205_HDMI/Vivado/Vivado.srcs/utils_1/imports/synth_1/ebaz4205_wrapper.dcp" -objects $obj
set_property -name "write_incremental_synth_checkpoint" -value "1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "$proj_dir/synth_1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj

# Create 'synth_2' run (if not found)
if {[string equal [get_runs -quiet synth_2] ""]} {
    create_run -name synth_2 -part xc7z010clg400-1 -flow {Vivado Synthesis 2022} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_2]
  set_property flow "Vivado Synthesis 2022" [get_runs synth_2]
}
set obj [get_runs synth_2]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_2_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_2] synth_2_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_2_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_2
}
set obj [get_report_configs -of_objects [get_runs synth_2] synth_2_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_2]
set_property -name "part" -value "xc7z010clg400-1" -objects $obj
set_property -name "incremental_checkpoint" -value "$proj_dir/Vivado.srcs/utils_1/imports/synth_2/ebaz4205_wrapper.dcp" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_2]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xc7z010clg400-1 -flow {Vivado Implementation 2020} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2020" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "part" -value "xc7z010clg400-1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205/ebaz4205.srcs/utils_1/imports/impl_1" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# Create 'impl_2' run (if not found)
if {[string equal [get_runs -quiet impl_2] ""]} {
    create_run -name impl_2 -part xc7z010clg400-1 -flow {Vivado Implementation 2022} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_2
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_2]
  set_property flow "Vivado Implementation 2022" [get_runs impl_2]
}
set obj [get_runs impl_2]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_2_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_2_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_2_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_2_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_2_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_2_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_io_0] "" ] } {
  create_report_config -report_name impl_2_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_2_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_2_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_2_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_2_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_2_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_2_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_2_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_2_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_2_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_2_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_2_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_2_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_2_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_2_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_2_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_2_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_power_0] "" ] } {
  create_report_config -report_name impl_2_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_2_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_2_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_2_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_2_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_2_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_2_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_2_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_2_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_2_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_2_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_2_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_2_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_2] impl_2_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_2_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_2
}
set obj [get_report_configs -of_objects [get_runs impl_2] impl_2_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_2]
set_property -name "part" -value "xc7z010clg400-1" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_2]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
