EESchema Schematic File Version 4
LIBS:DeWille-cache
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 7
Title "DeWille"
Date "2019-11-01"
Rev "1"
Comp "Zmei Research Ltd"
Comment1 "DeWille - DYI DAC"
Comment2 "License: CC-Attribution-ShareAlike"
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 11200 3800 1350 1100
U 5DBF9B5A
F0 "DAC_LEFT" 50
F1 "pcm1794_dac.sch" 50
F2 "I+" I R 12550 4300 50 
F3 "I-" I R 12550 4400 50 
F4 "LRCK" I L 11200 3900 50 
F5 "DATA" I L 11200 4000 50 
F6 "BCK" I L 11200 4100 50 
F7 "SCK" I L 11200 4200 50 
F8 "MISO" O L 11200 4400 50 
F9 "~CS~" I L 11200 4700 50 
F10 "MOSI" I L 11200 4500 50 
F11 "~RST~" I L 11200 4800 50 
F12 "SCLK" I L 11200 4600 50 
F13 "+15VA" U R 12550 4000 50 
F14 "+3V3DAC" U R 12550 3900 50 
$EndSheet
Wire Wire Line
	11200 3900 10300 3900
Wire Wire Line
	10300 3900 10300 5300
Wire Wire Line
	10300 5300 11200 5300
Wire Wire Line
	11200 5400 10400 5400
Wire Wire Line
	10400 5400 10400 4000
Wire Wire Line
	10400 4000 11200 4000
Wire Wire Line
	11200 4100 10500 4100
Wire Wire Line
	10500 4100 10500 5500
Wire Wire Line
	10500 5500 11200 5500
Wire Wire Line
	11200 5600 10600 5600
Wire Wire Line
	10600 5600 10600 4200
Wire Wire Line
	10600 4200 11200 4200
Wire Wire Line
	11200 4400 10700 4400
Wire Wire Line
	10700 4400 10700 5800
Wire Wire Line
	10700 5800 11200 5800
Wire Wire Line
	11200 4500 10800 4500
Wire Wire Line
	10800 4500 10800 5900
Wire Wire Line
	10800 5900 11200 5900
Wire Wire Line
	11200 6000 10900 6000
Wire Wire Line
	10900 6000 10900 4600
Wire Wire Line
	10900 4600 11200 4600
Wire Wire Line
	11200 6200 11000 6200
Wire Wire Line
	11000 6200 11000 4800
Wire Wire Line
	11000 4800 11200 4800
Wire Wire Line
	10300 3900 9850 3900
Connection ~ 10300 3900
Wire Wire Line
	10400 4000 9850 4000
Connection ~ 10400 4000
Wire Wire Line
	9850 4100 10500 4100
Connection ~ 10500 4100
Wire Wire Line
	10600 4200 9850 4200
Connection ~ 10600 4200
Wire Wire Line
	9850 4400 10700 4400
Connection ~ 10700 4400
Wire Wire Line
	10800 4500 9850 4500
Connection ~ 10800 4500
Wire Wire Line
	10900 4600 9850 4600
Connection ~ 10900 4600
Wire Wire Line
	9850 4700 11200 4700
Wire Wire Line
	9850 4900 10200 4900
Wire Wire Line
	10200 4900 10200 4800
Wire Wire Line
	10200 4800 11000 4800
Connection ~ 11000 4800
Wire Wire Line
	10050 6100 10050 4800
Wire Wire Line
	10050 4800 9850 4800
Wire Wire Line
	10050 6100 11200 6100
$Sheet
S 8500 3600 1350 1400
U 5DCC37DA
F0 "Isolator" 50
F1 "Isolator.sch" 50
F2 "LRCK_OUT" O R 9850 3900 50 
F3 "DATA_OUT" O R 9850 4000 50 
F4 "SCK_OUT" O R 9850 4100 50 
F5 "BCK_OUT" O R 9850 4200 50 
F6 "MOSI_OUT" O R 9850 4500 50 
F7 "SCLK_OUT" O R 9850 4600 50 
F8 "MISO_IN" I R 9850 4400 50 
F9 "~RST_OUT~" O R 9850 4900 50 
F10 "~CS_L_OUT~" O R 9850 4700 50 
F11 "~CS_R_OUT~" O R 9850 4800 50 
F12 "LRCK_IN" I L 8500 3900 50 
F13 "DATA_IN" I L 8500 4000 50 
F14 "BCK_IN" I L 8500 4200 50 
F15 "SCK_IN" I L 8500 4100 50 
F16 "MOSI_IN" I L 8500 4500 50 
F17 "SCLK_IN" I L 8500 4600 50 
F18 "~RST_IN~" I L 8500 4900 50 
F19 "MISO_OUT" O L 8500 4400 50 
F20 "~CS_L_IN~" I L 8500 4700 50 
F21 "~CS_R_IN~" I L 8500 4800 50 
F22 "+3V3DAC" U R 9850 3700 50 
F23 "+3V3D" U L 8500 3700 50 
$EndSheet
Wire Wire Line
	12550 3900 12650 3900
Wire Wire Line
	12650 3900 12650 3500
Wire Wire Line
	12650 3500 9950 3500
Wire Wire Line
	9950 3500 9950 3700
Wire Wire Line
	9850 3700 9950 3700
$Sheet
S 6000 3600 1350 1100
U 5DCFEDFC
F0 "SignalProcessing" 50
F1 "SignalProcessing.sch" 50
F2 "FPGA_MOSI" I L 6000 4600 50 
F3 "FPGA_MISO" O L 6000 4500 50 
F4 "FPGA_SCLK" I L 6000 4400 50 
F5 "~FPGA_CS~" I L 6000 4300 50 
F6 "LRCK_OUT" O R 7350 3900 50 
F7 "BCK_OUT" O R 7350 4200 50 
F8 "DATA_OUT" O R 7350 4000 50 
F9 "SCK_IN" I R 7350 4100 50 
$EndSheet
$Sheet
S 11200 5200 1350 1100
U 5DCC3140
F0 "DAC_RIGHT" 50
F1 "pcm1794_dac.sch" 50
F2 "I+" I R 12550 5700 50 
F3 "I-" I R 12550 5800 50 
F4 "LRCK" I L 11200 5300 50 
F5 "DATA" I L 11200 5400 50 
F6 "BCK" I L 11200 5500 50 
F7 "SCK" I L 11200 5600 50 
F8 "MISO" O L 11200 5800 50 
F9 "~CS~" I L 11200 6100 50 
F10 "MOSI" I L 11200 5900 50 
F11 "~RST~" I L 11200 6200 50 
F12 "SCLK" I L 11200 6000 50 
F13 "+15VA" U R 12550 5400 50 
F14 "+3V3DAC" U R 12550 5300 50 
$EndSheet
Wire Wire Line
	12550 5300 12650 5300
Wire Wire Line
	12650 5300 12650 3900
Connection ~ 12650 3900
Wire Wire Line
	12550 5400 12750 5400
Wire Wire Line
	12550 4000 12750 4000
Connection ~ 12750 4000
Wire Wire Line
	12750 4000 12750 3400
Wire Wire Line
	12750 4000 12750 5400
$Sheet
S 6000 5000 1350 1150
U 5DDEE9E3
F0 "Control" 50
F1 "Control.sch" 50
$EndSheet
$Sheet
S 6000 2600 1350 650 
U 5DD2C0D9
F0 "Clock" 50
F1 "Clock.sch" 50
F2 "+3V3D" I R 7350 2700 50 
$EndSheet
Wire Wire Line
	8250 2700 8250 3700
Wire Wire Line
	8250 3700 8500 3700
Wire Wire Line
	7350 4000 8500 4000
Wire Wire Line
	8500 3900 7350 3900
Wire Wire Line
	7350 4200 8500 4200
$EndSCHEMATC
