INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/praktykant2/workspace_vivado/thermo/thermo.sim/sim_1/synth/func/xsim/T_ENT_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENT
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/praktykant2/workspace_vivado/thermo/thermo.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'T_ENT'
