Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov  2 23:35:02 2024
| Host         : DESKTOP-DNC9NIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ADC_CONTROL_TOP_timing_summary_routed.rpt -pb ADC_CONTROL_TOP_timing_summary_routed.pb -rpx ADC_CONTROL_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ADC_CONTROL_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     72          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (112)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (154)
5. checking no_input_delay (1)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (112)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: EXT_TEST_ACQUIRE_START (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: MASTER_CLK_IN (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/PULSE_TRIGGER_SPI_CLK_ADC_CONTROL_TO_PULSEGEN_1_OUT_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/clks_start_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_1_SDACLK/done_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SDACLK/output_set_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SDACLK/output_state_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SDACLK/start_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_3_45ns/active_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_3_45ns/done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (154)
--------------------------------------------------
 There are 154 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  172          inf        0.000                      0                  172           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.108ns  (logic 1.330ns (16.403%)  route 6.778ns (83.597%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=15, routed)          6.778     8.108    adc_ctrl1/D[0]
    SLICE_X64Y27         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.108ns  (logic 1.330ns (16.403%)  route 6.778ns (83.597%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=15, routed)          6.778     8.108    adc_ctrl1/D[0]
    SLICE_X65Y27         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.107ns  (logic 1.330ns (16.405%)  route 6.777ns (83.595%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=15, routed)          6.777     8.107    adc_ctrl1/D[0]
    SLICE_X64Y25         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.107ns  (logic 1.330ns (16.405%)  route 6.777ns (83.595%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=15, routed)          6.777     8.107    adc_ctrl1/D[0]
    SLICE_X65Y25         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.958ns  (logic 1.330ns (16.712%)  route 6.628ns (83.288%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=15, routed)          6.628     7.958    adc_ctrl1/D[0]
    SLICE_X64Y26         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.958ns  (logic 1.330ns (16.712%)  route 6.628ns (83.288%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=15, routed)          6.628     7.958    adc_ctrl1/D[0]
    SLICE_X65Y26         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.788ns  (logic 1.330ns (17.077%)  route 6.458ns (82.923%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=15, routed)          6.458     7.788    adc_ctrl1/D[0]
    SLICE_X62Y27         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.782ns  (logic 1.330ns (17.090%)  route 6.452ns (82.910%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=15, routed)          6.452     7.782    adc_ctrl1/D[0]
    SLICE_X63Y27         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.758ns  (logic 1.330ns (17.144%)  route 6.428ns (82.856%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=15, routed)          6.428     7.758    adc_ctrl1/D[0]
    SLICE_X65Y29         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
                            (input port)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.617ns  (logic 1.330ns (17.461%)  route 6.287ns (82.539%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN (IN)
                         net (fo=0)                   0.000     0.000    EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN
    B15                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN_IBUF_inst/O
                         net (fo=15, routed)          6.287     7.617    adc_ctrl1/D[0]
    SLICE_X65Y28         FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl1/start_acquisition_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/clks_start_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE                         0.000     0.000 r  adc_ctrl1/start_acquisition_reg/C
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  adc_ctrl1/start_acquisition_reg/Q
                         net (fo=2, routed)           0.098     0.239    adc_ctrl1/start_acquisition
    SLICE_X63Y32         LUT4 (Prop_lut4_I2_O)        0.045     0.284 r  adc_ctrl1/clks_start_i_1/O
                         net (fo=1, routed)           0.000     0.284    adc_ctrl1/clks_start_i_1_n_0
    SLICE_X63Y32         FDRE                                         r  adc_ctrl1/clks_start_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.109     0.250    pulse_gen_2_35ns/run
    SLICE_X64Y62         LUT5 (Prop_lut5_I3_O)        0.045     0.295 r  pulse_gen_2_35ns/active_i_1/O
                         net (fo=1, routed)           0.000     0.295    pulse_gen_2_35ns/active_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  pulse_gen_2_35ns/active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=5, routed)           0.109     0.250    pulse_gen_3_45ns/run
    SLICE_X64Y38         LUT5 (Prop_lut5_I3_O)        0.045     0.295 r  pulse_gen_3_45ns/active_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    pulse_gen_3_45ns/active_i_1__0_n_0
    SLICE_X64Y38         FDRE                                         r  pulse_gen_3_45ns/active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.109     0.250    pulse_gen_2_35ns/run
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.048     0.298 r  pulse_gen_2_35ns/done_i_1/O
                         net (fo=1, routed)           0.000     0.298    pulse_gen_2_35ns/done_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  pulse_gen_2_35ns/done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=5, routed)           0.109     0.250    pulse_gen_3_45ns/run
    SLICE_X64Y38         LUT4 (Prop_lut4_I3_O)        0.048     0.298 r  pulse_gen_3_45ns/done_i_1__0/O
                         net (fo=1, routed)           0.000     0.298    pulse_gen_3_45ns/done_i_1__0_n_0
    SLICE_X64Y38         FDRE                                         r  pulse_gen_3_45ns/done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.113     0.254    pulse_gen_2_35ns/run
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.045     0.299 r  pulse_gen_2_35ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.299    pulse_gen_2_35ns/count[0]_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=5, routed)           0.113     0.254    pulse_gen_3_45ns/run
    SLICE_X64Y38         LUT4 (Prop_lut4_I3_O)        0.045     0.299 r  pulse_gen_3_45ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.299    pulse_gen_3_45ns/count[0]_i_1_n_0
    SLICE_X64Y38         FDRE                                         r  pulse_gen_3_45ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.113     0.254    pulse_gen_2_35ns/run
    SLICE_X64Y62         LUT4 (Prop_lut4_I3_O)        0.048     0.302 r  pulse_gen_2_35ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.302    pulse_gen_2_35ns/count[2]_i_1_n_0
    SLICE_X64Y62         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_3_45ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_3_45ns/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE                         0.000     0.000 r  pulse_gen_3_45ns/run_reg/C
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pulse_gen_3_45ns/run_reg/Q
                         net (fo=5, routed)           0.113     0.254    pulse_gen_3_45ns/run
    SLICE_X64Y38         LUT4 (Prop_lut4_I3_O)        0.048     0.302 r  pulse_gen_3_45ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.302    pulse_gen_3_45ns/count[2]_i_1_n_0
    SLICE_X64Y38         FDRE                                         r  pulse_gen_3_45ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            pulse_gen_1_SDACLK/pulse_complete_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE                         0.000     0.000 r  pulse_gen_1_SDACLK/pulse_complete_reg__0/C
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pulse_gen_1_SDACLK/pulse_complete_reg__0/Q
                         net (fo=1, routed)           0.137     0.278    pulse_gen_1_SDACLK/pulse_complete_reg__1
    SLICE_X59Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.323 r  pulse_gen_1_SDACLK/pulse_complete_i_1/O
                         net (fo=1, routed)           0.000     0.323    pulse_gen_1_SDACLK/pulse_complete_i_1_n_0
    SLICE_X59Y33         FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/D
  -------------------------------------------------------------------    -------------------





