{
  "block/ADC_COMMON": {
    "description": "Analog-to-Digital Converter",
    "items": [
      {
        "name": "CSR",
        "description": "ADC Common status register",
        "byte_offset": 0,
        "access": "Read",
        "fieldset": "CSR"
      },
      {
        "name": "CCR",
        "description": "ADC common control register",
        "byte_offset": 8,
        "fieldset": "CCR"
      },
      {
        "name": "CDR",
        "description": "ADC common regular data register for dual and triple modes",
        "byte_offset": 12,
        "access": "Read",
        "fieldset": "CDR"
      }
    ]
  },
  "fieldset/CCR": {
    "description": "ADC common control register",
    "fields": [
      {
        "name": "MULT",
        "description": "Multi ADC mode selection",
        "bit_offset": 0,
        "bit_size": 5
      },
      {
        "name": "DELAY",
        "description": "Delay between 2 sampling phases",
        "bit_offset": 8,
        "bit_size": 4
      },
      {
        "name": "DMACFG",
        "description": "DMA configuration (for multi-ADC mode)",
        "bit_offset": 13,
        "bit_size": 1
      },
      {
        "name": "MDMA",
        "description": "Direct memory access mode for multi ADC mode",
        "bit_offset": 14,
        "bit_size": 2
      },
      {
        "name": "CKMODE",
        "description": "ADC clock mode",
        "bit_offset": 16,
        "bit_size": 2
      },
      {
        "name": "VREFEN",
        "description": "VREFINT enable",
        "bit_offset": 22,
        "bit_size": 1
      },
      {
        "name": "CH18SEL",
        "description": "CH18 selection (Vbat)",
        "bit_offset": 23,
        "bit_size": 1
      },
      {
        "name": "CH17SEL",
        "description": "CH17 selection (temperature)",
        "bit_offset": 24,
        "bit_size": 1
      }
    ]
  },
  "fieldset/CDR": {
    "description": "ADC common regular data register for dual and triple modes",
    "fields": [
      {
        "name": "RDATA_MST",
        "description": "Regular data of the master ADC",
        "bit_offset": 0,
        "bit_size": 16
      },
      {
        "name": "RDATA_SLV",
        "description": "Regular data of the slave ADC",
        "bit_offset": 16,
        "bit_size": 16
      }
    ]
  },
  "fieldset/CSR": {
    "description": "ADC Common status register",
    "fields": [
      {
        "name": "ADDRDY_MST",
        "description": "ADDRDY_MST",
        "bit_offset": 0,
        "bit_size": 1
      },
      {
        "name": "EOSMP_MST",
        "description": "EOSMP_MST",
        "bit_offset": 1,
        "bit_size": 1
      },
      {
        "name": "EOC_MST",
        "description": "EOC_MST",
        "bit_offset": 2,
        "bit_size": 1
      },
      {
        "name": "EOS_MST",
        "description": "EOS_MST",
        "bit_offset": 3,
        "bit_size": 1
      },
      {
        "name": "OVR_MST",
        "description": "OVR_MST",
        "bit_offset": 4,
        "bit_size": 1
      },
      {
        "name": "JEOC_MST",
        "description": "JEOC_MST",
        "bit_offset": 5,
        "bit_size": 1
      },
      {
        "name": "JEOS_MST",
        "description": "JEOS_MST",
        "bit_offset": 6,
        "bit_size": 1
      },
      {
        "name": "JQOVF_MST",
        "description": "JQOVF_MST",
        "bit_offset": 10,
        "bit_size": 1
      },
      {
        "name": "ADRDY_SLV",
        "description": "ADRDY_SLV",
        "bit_offset": 16,
        "bit_size": 1
      },
      {
        "name": "EOSMP_SLV",
        "description": "EOSMP_SLV",
        "bit_offset": 17,
        "bit_size": 1
      },
      {
        "name": "EOC_SLV",
        "description": "End of regular conversion of the slave ADC",
        "bit_offset": 18,
        "bit_size": 1
      },
      {
        "name": "EOS_SLV",
        "description": "End of regular sequence flag of the slave ADC",
        "bit_offset": 19,
        "bit_size": 1
      },
      {
        "name": "OVR_SLV",
        "description": "Overrun flag of the slave ADC",
        "bit_offset": 20,
        "bit_size": 1
      },
      {
        "name": "JEOC_SLV",
        "description": "End of injected conversion flag of the slave ADC",
        "bit_offset": 21,
        "bit_size": 1
      },
      {
        "name": "JEOS_SLV",
        "description": "End of injected sequence flag of the slave ADC",
        "bit_offset": 22,
        "bit_size": 1
      },
      {
        "name": "JQOVF_SLV",
        "description": "Injected Context Queue Overflow flag of the slave ADC",
        "bit_offset": 26,
        "bit_size": 1
      },
      {
        "name": "AWD_MST",
        "description": "Analog watchdog flag of the master ADC",
        "bit_offset": 7,
        "bit_size": 1,
        "array": {
          "len": 3,
          "stride": 1
        }
      },
      {
        "name": "AWD_SLV",
        "description": "Analog watchdog 1 flag of the slave ADC",
        "bit_offset": 23,
        "bit_size": 1,
        "array": {
          "len": 3,
          "stride": 1
        }
      }
    ]
  }
}