Chip Requirements
    - USB high-speed
    - Fast interface to stream data from ice40
        - External Bus Interface (EBI)
        - QSPI
        - SDIO interface



Chips
    
    ST STM32F730I8 (https://www.st.com/resource/en/datasheet/stm32f730r8.pdf)
        
        * Programmable via USB DFU mode ğŸ‘
        
        * Internal USB HS PHY ğŸ‘
        
        * Max HCLK (Power Scale 1, Overdrive OFF) = 180 MHz
        
        * Flexible Memory Controller (FMC) to interface with ice40
            - "The maximum FMC_CLK/FMC_SDCLK frequency for synchronous accesses is HCLK/2"
                - FMC_CLK = HCLK/2 = 180/2 = 90 MHz
                - "For 1.71 Vâ‰¤VDD<1.9 V, maximum FMC_SDCLK = 70 MHz at CL=10 pF (on FMC_SDCLK)." -- Page 177
                    - Not sure which one is true -- 70 MHz or 90 MHz
        
        * QUADSPI memory interface to interface with ice40
            - Supports dual-flash, so we could have an 8-bit bus ğŸ‘
            - Writing isn't supported in memory-mapped mode ğŸ‘
            - Max freq:
                - 100 MHz when Vdd<2.7V (Page 180)
                    - 4-bit width -> 100*4 = 400 Mbps ğŸ‘
                    - 8-bit width -> 100*8 = 800 Mbps ğŸ‘
        
        * SDIO interface
            - Max freq = 50 MHz = 50*4 = 200 Mbps ğŸ‘
        
        * 176-pin BGA ğŸ‘
            - Smaller models don't have USB HS PHY / expose FMC to pins
        
        * Price
            $5.12/100 ğŸ‘
    
    
    
    
    
    
    ST STM32H750VB (https://www.st.com/resource/en/datasheet/stm32h750ib.pdf)
        * Programmable via USB DFU mode ğŸ‘
        
        * Flexible Memory Controller (FMC) to interface with ice40
            - "The maximum FMC_CLK/FMC_SDCLK frequency for synchronous accesses is the FMC kernel clock divided by 2."
                - Max freq = 100 MHz, 8-bit width -> 800 Mbps ğŸ‘
        
        * QUADSPI memory interface to interface with ice40
            - Supports dual-flash, so we could have an 8-bit bus ğŸ‘
            
            - Max freq:
                - 100 MHz when Vdd>1.62V (Page 180)
                    - 4-bit width -> 100*4 = 400 Mbps ğŸ‘
                    - 8-bit width -> 100*8 = 800 Mbps ğŸ‘
                - 133 MHz when Vdd>2.7V
                    - 133*4 = 532 Mbps ğŸ‘
            
            - Can we effectively stream data with QUADSPI? Or does it need to take breaks while reading data?
                - SIOO mode might allow streaming data without breaks
            
            - Writing isn't supported in memory-mapped mode ğŸ‘
        
        * SDIO interface
            - Max freq = 125 MHz (62.5 MB/s)
        
        * Requires external USB-HS PHY ğŸ‘
        
        * Price
            $5.51/100
        
        * Dev board
            Uses STM32H753ZI
            https://www.st.com/en/evaluation-tools/nucleo-h753zi.html
    
    
    
    ATSAMS70J19A-MN
        * Built-in USB-HS PHY ğŸ‘
        
        * Fast (300 MHz) ğŸ‘
        
        * External Bus Interface (EBI) to interface with ice40
            - Includes clock via SDRAM controller ğŸ‘
        
        * QSPI interface to interface with ice40
            - Fast enough?
        
        * "SAMV7x operates at 3.3V only."
        
        * Price
            $6.92/100
        
        * Dev board
    
    
    
    
    ATSAM3U1E
        * Built-in USB-HS PHY ğŸ‘
        
        * External Bus Interface (EBI) to interface with ice40
            - No clock ğŸ‘
        
        * HSMCI (8-bit)
            - Max freq: 65 MHz -> 65*8 == 520 Mbps ğŸ‘
                - "Pin Group 1 (1) Maximum output frequency" == 65 MHz @ VDDIO=3.0V
                    - May only be able to run at 45 MHz @ VDDIO=1.8V ğŸ‘
            
            - "The HSMCI operates at a rate of up to Master Clock divided by 2 and supports the interfacing of 1 slot(s)."
            - "High Speed MultiMedia Card Interface clock (MCCK or HSMCI_CK) is Master Clock (MCK) divided by (2*(CLKDIV+1))."
        
        * Max clock = 96 MHz, might limit throughput?
        
        * Price
            $4.47/100 
        
        * Dev board
            
    
    
    
    ATSAM3U1C
        * Built-in USB-HS PHY ğŸ‘
        
        * External Bus Interface (EBI) to interface with ice40
            - No clock ğŸ‘
        
        * HSMCI (4-bit)
            - Max freq: 65 MHz -> 65*4 == 260 Mbps ğŸ‘
        
        * Max clock = 96 MHz, might limit throughput?
            - Likely limits throughput, since:
                - HSMCI is limited to 4-bit width
                - EBI doesn't support clock
                    ğŸ‘
        
        * Price
            $3.78/100 ğŸ‘
        
        * Dev board
    
    
    
    
    
    i.MX RT1060
        * Supports 1.8V I/Os even though VDD is 3.3V
    
    
    
    PIC32MZ
        * VDD > 2.1V ğŸ‘
            - VDD also supplies I/O pins, so we'd need level shifters ğŸ‘
    
    
    ğŸ‘
    ğŸ‘
    
    "NXP Kinetis K65/66"
    
    
    "Cypress did integrated USB-HS Phy on 48MHz 8051's"









STM32H743ZI     
STM32H753ZI     
STM32H7A3ZI     240 MHz


STM32H745ZI     Dual core
STM32H755ZI     Dual core
