# TCL File Generated by Component Editor 13.1
# Mon Aug 19 08:52:30 AMT 2019
# DO NOT MODIFY


# 
# vga_driver "vga" v1.0
#  2019.08.19.08:52:30
# 
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 13.1


# 
# module vga_driver
# 
set_module_property DESCRIPTION ""
set_module_property NAME vga_driver
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME vga
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL vgaDriver
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file clk50to25.v VERILOG PATH verilog/clk50to25.v
add_fileset_file vgaDriver.v VERILOG PATH verilog/vgaDriver.v TOP_LEVEL_FILE
add_fileset_file vgaPxlGen.v VERILOG PATH verilog/vgaPxlGen.v
add_fileset_file vgaSync.v VERILOG PATH verilog/vgaSync.v


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock_50MHz clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset rst reset Input 1


# 
# connection point VS
# 
add_interface VS conduit end
set_interface_property VS associatedClock clock
set_interface_property VS associatedReset reset
set_interface_property VS ENABLED true
set_interface_property VS EXPORT_OF ""
set_interface_property VS PORT_NAME_MAP ""
set_interface_property VS CMSIS_SVD_VARIABLES ""
set_interface_property VS SVD_ADDRESS_GROUP ""

add_interface_port VS VGA_VS export Output 1


# 
# connection point HS
# 
add_interface HS conduit end
set_interface_property HS associatedClock clock
set_interface_property HS associatedReset reset
set_interface_property HS ENABLED true
set_interface_property HS EXPORT_OF ""
set_interface_property HS PORT_NAME_MAP ""
set_interface_property HS CMSIS_SVD_VARIABLES ""
set_interface_property HS SVD_ADDRESS_GROUP ""

add_interface_port HS VGA_HS export Output 1


# 
# connection point VGA_R
# 
add_interface VGA_R conduit end
set_interface_property VGA_R associatedClock clock
set_interface_property VGA_R associatedReset reset
set_interface_property VGA_R ENABLED true
set_interface_property VGA_R EXPORT_OF ""
set_interface_property VGA_R PORT_NAME_MAP ""
set_interface_property VGA_R CMSIS_SVD_VARIABLES ""
set_interface_property VGA_R SVD_ADDRESS_GROUP ""

add_interface_port VGA_R VGA_R export Output 4


# 
# connection point VGA_G
# 
add_interface VGA_G conduit end
set_interface_property VGA_G associatedClock clock
set_interface_property VGA_G associatedReset reset
set_interface_property VGA_G ENABLED true
set_interface_property VGA_G EXPORT_OF ""
set_interface_property VGA_G PORT_NAME_MAP ""
set_interface_property VGA_G CMSIS_SVD_VARIABLES ""
set_interface_property VGA_G SVD_ADDRESS_GROUP ""

add_interface_port VGA_G VGA_G export Output 4


# 
# connection point VGA_B
# 
add_interface VGA_B conduit end
set_interface_property VGA_B associatedClock clock
set_interface_property VGA_B associatedReset reset
set_interface_property VGA_B ENABLED true
set_interface_property VGA_B EXPORT_OF ""
set_interface_property VGA_B PORT_NAME_MAP ""
set_interface_property VGA_B CMSIS_SVD_VARIABLES ""
set_interface_property VGA_B SVD_ADDRESS_GROUP ""

add_interface_port VGA_B VGA_B export Output 4


# 
# connection point x2
# 
add_interface x2 avalon end
set_interface_property x2 addressUnits WORDS
set_interface_property x2 associatedClock clock
set_interface_property x2 associatedReset ""
set_interface_property x2 bitsPerSymbol 1
set_interface_property x2 burstOnBurstBoundariesOnly false
set_interface_property x2 burstcountUnits WORDS
set_interface_property x2 explicitAddressSpan 0
set_interface_property x2 holdTime 0
set_interface_property x2 linewrapBursts false
set_interface_property x2 maximumPendingReadTransactions 0
set_interface_property x2 readLatency 0
set_interface_property x2 readWaitTime 1
set_interface_property x2 setupTime 0
set_interface_property x2 timingUnits Cycles
set_interface_property x2 writeWaitTime 0
set_interface_property x2 ENABLED true
set_interface_property x2 EXPORT_OF ""
set_interface_property x2 PORT_NAME_MAP ""
set_interface_property x2 CMSIS_SVD_VARIABLES ""
set_interface_property x2 SVD_ADDRESS_GROUP ""

add_interface_port x2 x2 writedata Input 10
set_interface_assignment x2 embeddedsw.configuration.isFlash 0
set_interface_assignment x2 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment x2 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment x2 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point x1
# 
add_interface x1 avalon end
set_interface_property x1 addressUnits WORDS
set_interface_property x1 associatedClock clock
set_interface_property x1 associatedReset ""
set_interface_property x1 bitsPerSymbol 1
set_interface_property x1 burstOnBurstBoundariesOnly false
set_interface_property x1 burstcountUnits WORDS
set_interface_property x1 explicitAddressSpan 0
set_interface_property x1 holdTime 0
set_interface_property x1 linewrapBursts false
set_interface_property x1 maximumPendingReadTransactions 0
set_interface_property x1 readLatency 0
set_interface_property x1 readWaitTime 1
set_interface_property x1 setupTime 0
set_interface_property x1 timingUnits Cycles
set_interface_property x1 writeWaitTime 0
set_interface_property x1 ENABLED true
set_interface_property x1 EXPORT_OF ""
set_interface_property x1 PORT_NAME_MAP ""
set_interface_property x1 CMSIS_SVD_VARIABLES ""
set_interface_property x1 SVD_ADDRESS_GROUP ""

add_interface_port x1 x1 writedata Input 10
set_interface_assignment x1 embeddedsw.configuration.isFlash 0
set_interface_assignment x1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment x1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment x1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point y1
# 
add_interface y1 avalon end
set_interface_property y1 addressUnits WORDS
set_interface_property y1 associatedClock clock
set_interface_property y1 associatedReset ""
set_interface_property y1 bitsPerSymbol 1
set_interface_property y1 burstOnBurstBoundariesOnly false
set_interface_property y1 burstcountUnits WORDS
set_interface_property y1 explicitAddressSpan 0
set_interface_property y1 holdTime 0
set_interface_property y1 linewrapBursts false
set_interface_property y1 maximumPendingReadTransactions 0
set_interface_property y1 readLatency 0
set_interface_property y1 readWaitTime 1
set_interface_property y1 setupTime 0
set_interface_property y1 timingUnits Cycles
set_interface_property y1 writeWaitTime 0
set_interface_property y1 ENABLED true
set_interface_property y1 EXPORT_OF ""
set_interface_property y1 PORT_NAME_MAP ""
set_interface_property y1 CMSIS_SVD_VARIABLES ""
set_interface_property y1 SVD_ADDRESS_GROUP ""

add_interface_port y1 y1 writedata Input 10
set_interface_assignment y1 embeddedsw.configuration.isFlash 0
set_interface_assignment y1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment y1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment y1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point xb
# 
add_interface xb avalon end
set_interface_property xb addressUnits WORDS
set_interface_property xb associatedClock clock
set_interface_property xb associatedReset ""
set_interface_property xb bitsPerSymbol 8
set_interface_property xb burstOnBurstBoundariesOnly false
set_interface_property xb burstcountUnits WORDS
set_interface_property xb explicitAddressSpan 0
set_interface_property xb holdTime 0
set_interface_property xb linewrapBursts false
set_interface_property xb maximumPendingReadTransactions 0
set_interface_property xb readLatency 0
set_interface_property xb readWaitTime 1
set_interface_property xb setupTime 0
set_interface_property xb timingUnits Cycles
set_interface_property xb writeWaitTime 0
set_interface_property xb ENABLED true
set_interface_property xb EXPORT_OF ""
set_interface_property xb PORT_NAME_MAP ""
set_interface_property xb CMSIS_SVD_VARIABLES ""
set_interface_property xb SVD_ADDRESS_GROUP ""

add_interface_port xb xb writedata Input 10
set_interface_assignment xb embeddedsw.configuration.isFlash 0
set_interface_assignment xb embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment xb embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment xb embeddedsw.configuration.isPrintableDevice 0


# 
# connection point yb
# 
add_interface yb avalon end
set_interface_property yb addressUnits WORDS
set_interface_property yb associatedClock clock
set_interface_property yb associatedReset ""
set_interface_property yb bitsPerSymbol 1
set_interface_property yb burstOnBurstBoundariesOnly false
set_interface_property yb burstcountUnits WORDS
set_interface_property yb explicitAddressSpan 0
set_interface_property yb holdTime 0
set_interface_property yb linewrapBursts false
set_interface_property yb maximumPendingReadTransactions 0
set_interface_property yb readLatency 0
set_interface_property yb readWaitTime 1
set_interface_property yb setupTime 0
set_interface_property yb timingUnits Cycles
set_interface_property yb writeWaitTime 0
set_interface_property yb ENABLED true
set_interface_property yb EXPORT_OF ""
set_interface_property yb PORT_NAME_MAP ""
set_interface_property yb CMSIS_SVD_VARIABLES ""
set_interface_property yb SVD_ADDRESS_GROUP ""

add_interface_port yb yb writedata Input 10
set_interface_assignment yb embeddedsw.configuration.isFlash 0
set_interface_assignment yb embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment yb embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment yb embeddedsw.configuration.isPrintableDevice 0


# 
# connection point y2
# 
add_interface y2 avalon end
set_interface_property y2 addressUnits WORDS
set_interface_property y2 associatedClock clock
set_interface_property y2 associatedReset ""
set_interface_property y2 bitsPerSymbol 1
set_interface_property y2 burstOnBurstBoundariesOnly false
set_interface_property y2 burstcountUnits WORDS
set_interface_property y2 explicitAddressSpan 0
set_interface_property y2 holdTime 0
set_interface_property y2 linewrapBursts false
set_interface_property y2 maximumPendingReadTransactions 0
set_interface_property y2 readLatency 0
set_interface_property y2 readWaitTime 1
set_interface_property y2 setupTime 0
set_interface_property y2 timingUnits Cycles
set_interface_property y2 writeWaitTime 0
set_interface_property y2 ENABLED true
set_interface_property y2 EXPORT_OF ""
set_interface_property y2 PORT_NAME_MAP ""
set_interface_property y2 CMSIS_SVD_VARIABLES ""
set_interface_property y2 SVD_ADDRESS_GROUP ""

add_interface_port y2 y2 writedata Input 10
set_interface_assignment y2 embeddedsw.configuration.isFlash 0
set_interface_assignment y2 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment y2 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment y2 embeddedsw.configuration.isPrintableDevice 0

