do task2.do
# ** Warning: (vlib-34) Library already exists at "work".
# vsim -do "sim.do" -novopt testbench 
# Start time: 15:29:34 on Oct 10,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# do sim.do
do wave.do
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:31 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 15:30:31 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:15 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 16:51:15 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:56 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 16:51:56 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:30 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 16:52:30 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
ls
# debounce_entity.vhd
# debounce_sim.vhd
# debounce_synth.vhd
# gcd_top.vhd
# gcd.vhd
# Nexys4DDR_gcd.xdc
# resrun.do
# sim.do
# task2.do
# transcript
# vsim.wlf
# wave.do
# work
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:59 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 16:54:59 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 130 ns  Iteration: 4  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 140 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:19 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 16:56:19 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 130 ns  Iteration: 4  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 140 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:32 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 16:56:32 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 130 ns  Iteration: 4  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 140 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:46 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 16:59:46 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2600 ns  Iteration: 5  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:50 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 17:05:50 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
restart
run -all
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:36 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 17:11:36 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:40 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 17:18:41 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2480 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:44:07 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 17:44:07 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 130 ns  Iteration: 4  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 140 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:08 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 17:45:09 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 130 ns  Iteration: 4  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 140 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:48 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 18:07:48 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 130 ns  Iteration: 4  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 140 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:26 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 18:09:26 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2480 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:52 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 18:13:52 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2610 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:56 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 18:29:56 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 130 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 130 ns  Iteration: 4  Instance: /testbench/GCD_module/u2
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:16 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 18:41:16 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2610 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:47 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 19:35:47 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2710 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:56 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 19:35:57 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2710 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:03 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 19:36:03 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Wrong result!
#    Time: 260 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:39 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 19:36:39 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:53 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 19:36:53 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2600 ns  Iteration: 5  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:28 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 19:37:28 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Wrong result!
#    Time: 250 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:15 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 19:38:15 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2600 ns  Iteration: 5  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:08 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 19:41:08 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2610 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:28 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 19:41:28 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2610 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:51 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 19:42:51 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 11430 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 11430 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:50 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity debounce
# End time: 20:58:50 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:50 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity debounce
# End time: 20:58:50 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:50 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 20:58:50 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:50 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 20:58:50 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:50 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 20:58:50 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:50 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 20:58:50 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 11430 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:27 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 21:20:27 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:27 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 21:20:27 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:27 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 21:20:28 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:28 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 21:20:28 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:28 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# ** Error: ../task1/env.vhd(84): near "after": syntax error
# ** Error: ../task1/env.vhd(88): near "TOHEN": (vcom-1576) expecting GENERATE or THEN or USE.
# End time: 21:20:28 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/thm/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 5
# /home/thm/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../task1/env.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:12 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 21:25:12 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:13 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 21:25:13 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:13 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 21:25:13 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:13 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 21:25:13 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:13 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# ** Error: ../task1/env.vhd(62): (vcom-1226) A wait statement is illegal for a process with a sensitivity list.
# ** Error: ../task1/env.vhd(88): near "TOHEN": (vcom-1576) expecting GENERATE or THEN or USE.
# End time: 21:25:13 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/thm/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 5
# /home/thm/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../task1/env.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:27 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 21:25:27 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:27 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 21:25:27 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:27 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 21:25:27 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:27 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 21:25:27 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:27 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# ** Error: ../task1/env.vhd(87): near "TOHEN": (vcom-1576) expecting GENERATE or THEN or USE.
# End time: 21:25:27 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/thm/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 5
# /home/thm/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../task1/env.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:49 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 21:25:49 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:49 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 21:25:49 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:49 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 21:25:49 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:49 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 21:25:49 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:49 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 21:25:50 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:50 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 21:25:50 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:29 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 21:29:29 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:29 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 21:29:29 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:29 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 21:29:29 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:29 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 21:29:29 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:29 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 21:29:29 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:29 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 21:29:29 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:04 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 21:33:04 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:04 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 21:33:04 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:04 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 21:33:04 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:04 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 21:33:04 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:04 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 21:33:04 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:04 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 21:33:04 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 11530 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:12 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 21:33:12 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:12 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 21:33:12 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:12 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 21:33:12 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:12 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 21:33:12 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:12 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 21:33:12 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:12 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 21:33:12 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 11530 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 21:33:22 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 21:33:22 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 21:33:22 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 21:33:22 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 21:33:22 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:22 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 21:33:22 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 11530 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:17 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 21:34:17 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:17 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 21:34:17 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:17 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 21:34:17 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:17 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 21:34:17 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:17 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 21:34:17 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:17 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 21:34:17 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 11430 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:15 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:01:15 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:15 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:01:15 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:15 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:01:15 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:15 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:01:16 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:16 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:01:16 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:16 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:01:16 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:28 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:01:28 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:28 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:01:28 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:28 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:01:28 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:28 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:01:28 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:28 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:01:28 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:28 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:01:28 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Wrong result!
#    Time: 130 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:59 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:03:59 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:59 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:03:59 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:59 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:03:59 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:00 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:04:00 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:00 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:04:00 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:00 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:04:00 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 120 ns  Iteration: 4  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 130 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:42 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:06:42 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:42 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:06:42 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:42 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:06:42 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:42 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:06:42 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:42 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:06:42 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:42 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:06:42 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:58 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:12:58 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:58 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:12:58 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:58 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:12:58 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:58 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:12:58 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:58 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:12:58 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:58 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:12:58 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:06 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:14:06 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:06 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:14:06 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:06 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:14:06 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:06 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:14:06 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:06 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:14:06 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:06 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:14:06 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:51 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:14:51 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:51 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:14:51 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:51 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:14:51 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:51 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:14:51 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:51 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:14:51 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:51 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:14:51 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 140 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 150 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:33 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:15:33 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:33 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:15:33 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:33 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:15:33 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:33 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:15:33 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:33 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:15:33 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:33 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:15:33 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 140 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 150 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:09 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:17:09 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:09 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:17:10 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:10 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:17:10 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:10 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:17:10 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:10 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:17:10 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:10 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:17:10 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 11530 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:44 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:25:44 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:44 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:25:44 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:44 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:25:44 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:44 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:25:44 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:44 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:25:45 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:25:45 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:25:45 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 140 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:26:00 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:00 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:26:00 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:26:01 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:26:01 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:26:01 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:01 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:26:01 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 11530 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:45 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:27:45 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:45 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:27:45 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:45 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:27:45 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:45 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:27:46 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:46 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:27:46 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:46 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:27:46 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:01 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:28:01 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:01 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:28:01 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:01 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:28:01 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:01 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:28:01 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:01 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:28:01 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:01 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:28:01 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 11530 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:29 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:28:29 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:29 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:28:30 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:28:30 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:28:30 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:28:30 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:30 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:28:30 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 11530 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:44 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:28:44 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:44 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:28:44 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:44 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:28:44 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:44 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:28:44 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:44 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:28:44 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:44 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:28:44 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 140 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 250 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 5640 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 6980 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 7170 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 7230 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 10300 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 11090 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 11460 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
# ** Failure: Test passed
#    Time: 11530 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:32 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:29:32 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:32 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:29:33 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:33 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:29:33 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:33 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:29:33 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:33 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:29:33 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:29:33 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:29:33 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 11530 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:00 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:30:00 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:00 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:30:00 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:00 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:30:00 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:00 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:30:00 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:00 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:30:00 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:00 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:30:00 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 11530 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:41 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:55:41 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:41 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:55:42 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:42 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:55:42 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:42 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:55:42 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:42 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:55:42 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:42 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:55:42 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Wrong result!
#    Time: 130 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:21 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:57:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:21 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:57:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:21 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:57:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:21 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:57:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:21 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:57:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:21 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:57:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 11430 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:27 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 22:58:27 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:27 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 22:58:27 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:27 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 22:58:27 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:27 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 22:58:27 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:27 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 22:58:27 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:27 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 22:58:27 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Wrong result!
#    Time: 130 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:51 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 23:04:51 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:51 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 23:04:51 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:51 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 23:04:51 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:51 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 23:04:51 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:51 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 23:04:51 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:04:51 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 23:04:51 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 11430 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:44 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 23:05:44 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:44 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 23:05:44 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:44 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 23:05:44 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:44 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 23:05:44 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:44 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 23:05:44 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:44 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 23:05:44 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:30 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 23:06:30 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:30 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 23:06:30 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:30 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 23:06:30 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:30 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 23:06:31 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:31 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 23:06:31 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:31 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 23:06:31 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:15 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 23:07:16 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:16 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 23:07:16 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:16 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 23:07:16 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:16 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 23:07:16 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:16 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 23:07:16 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:16 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 23:07:16 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2580 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:21 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 23:15:22 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:22 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 23:15:22 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:22 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 23:15:22 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:22 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 23:15:22 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:22 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 23:15:22 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:22 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 23:15:22 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2630 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:28 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 23:15:28 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:28 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 23:15:29 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:29 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 23:15:29 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:29 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 23:15:29 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:29 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 23:15:29 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:29 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 23:15:29 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2630 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:15 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 23:18:15 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:15 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 23:18:15 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:15 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 23:18:15 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:15 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 23:18:15 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:15 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 23:18:15 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:15 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 23:18:15 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2630 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:17 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 23:32:17 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:17 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 23:32:17 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:17 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 23:32:17 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:17 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 23:32:17 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:17 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 23:32:17 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:17 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 23:32:17 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2630 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:42 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 23:57:42 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:42 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 23:57:43 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:43 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 23:57:43 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:43 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 23:57:43 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:43 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# ** Error: ../task1/env.vhd(62): (vcom-1226) A wait statement is illegal for a process with a sensitivity list.
# ** Error: ../task1/env.vhd(161): VHDL Compiler exiting
# End time: 23:57:43 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/thm/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 5
# /home/thm/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../task1/env.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:21 on Oct 10,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 23:58:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:21 on Oct 10,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 23:58:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:21 on Oct 10,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 23:58:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:21 on Oct 10,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 23:58:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:21 on Oct 10,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 23:58:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:21 on Oct 10,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 23:58:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2630 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 118
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:10 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:10:10 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:10 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:10:10 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:11 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:10:11 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:11 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:10:11 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:11 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:10:11 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:11 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:10:11 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2630 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 118
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:36 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:20:36 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:36 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:20:36 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:36 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:20:36 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:36 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:20:36 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:36 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:20:36 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:36 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:20:36 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:55 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:20:55 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:55 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:20:55 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:55 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:20:55 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:55 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:20:56 on Oct 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:56 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:20:56 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:56 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:20:56 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:41 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:21:42 on Oct 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:42 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:21:42 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:42 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:21:42 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:42 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:21:42 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:42 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:21:42 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:42 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:21:42 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:26 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:22:26 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:26 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:22:26 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:26 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:22:26 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:26 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:22:26 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:26 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:22:26 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:26 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:22:26 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:47 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:22:47 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:47 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:22:47 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:47 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:22:47 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:47 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:22:47 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:47 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:22:47 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:47 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:22:47 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:54 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:22:54 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:54 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:22:54 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:54 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:22:54 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:54 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:22:54 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:54 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:22:54 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:54 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:22:54 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:08 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:24:08 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:08 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:24:08 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:08 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:24:08 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:08 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:24:08 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:09 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:24:09 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:09 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:24:09 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:45 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:25:46 on Oct 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:46 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:25:46 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:46 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:25:46 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:46 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:25:46 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:46 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:25:46 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:25:46 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:25:46 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Wrong result!
#    Time: 140 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:00 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:26:00 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:00 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:26:00 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:00 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:26:00 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:00 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:26:00 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:00 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:26:00 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:00 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:26:00 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Wrong result!
#    Time: 140 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:06 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:26:06 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:06 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:26:06 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:06 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:26:06 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:06 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:26:06 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:06 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:26:06 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:06 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:26:07 on Oct 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Wrong result!
#    Time: 150 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:24 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:27:24 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:24 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:27:24 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:24 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:27:25 on Oct 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:25 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:27:25 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:25 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:27:25 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:25 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:27:25 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Wrong result!
#    Time: 150 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:31 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:27:31 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:31 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:27:31 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:31 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:27:31 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:31 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:27:31 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:31 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:27:31 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:31 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:27:31 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Wrong result!
#    Time: 150 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:33 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:28:33 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:33 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:28:33 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:33 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# ** Error: gcd.vhd(133): Illegal target for signal assignment.
# ** Error: gcd.vhd(133): (vcom-1136) Unknown identifier "swap_a_b".
# ** Error: gcd.vhd(154): Illegal target for signal assignment.
# ** Error: gcd.vhd(154): (vcom-1136) Unknown identifier "swap_a_b".
# ** Error: gcd.vhd(246): VHDL Compiler exiting
# End time: 00:28:34 on Oct 11,2017, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: /home/thm/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 3
# /home/thm/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom gcd.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:50 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:28:51 on Oct 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:51 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:28:51 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:51 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:28:51 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:51 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:28:51 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:51 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:28:51 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:51 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:28:51 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Wrong result!
#    Time: 150 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:01 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:31:01 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:01 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:31:02 on Oct 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:02 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:31:02 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:02 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:31:02 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:02 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:31:02 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:02 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:31:02 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Wrong result!
#    Time: 150 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:20 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:31:20 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:20 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:31:20 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:20 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:31:20 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:20 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:31:20 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:20 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:31:20 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:20 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:31:20 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Wrong result!
#    Time: 150 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:00 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:32:00 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:00 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:32:00 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:00 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:32:00 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:00 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:32:00 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:00 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:32:00 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:00 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:32:00 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Wrong result!
#    Time: 160 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:42 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:32:42 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:42 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:32:42 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:42 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:32:42 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:42 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:32:42 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:42 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:32:42 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:32:42 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:32:42 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Wrong result!
#    Time: 160 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
run
run -all
# ** Failure: Wrong result!
#    Time: 170 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
run -all
# ** Failure: Wrong result!
#    Time: 240 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
run -all
# ** Failure: Wrong result!
#    Time: 250 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
run -all
# ** Failure: Wrong result!
#    Time: 400 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
run -all
# ** Failure: Wrong result!
#    Time: 410 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
run -all
# ** Failure: Wrong result!
#    Time: 480 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
run -all
# ** Failure: Wrong result!
#    Time: 490 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
run -all
# ** Failure: Test passed
#    Time: 490 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 118
run -all
# ** Failure: Wrong result!
#    Time: 560 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
run -all
# ** Failure: Wrong result!
#    Time: 570 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
run -all
# ** Failure: Wrong result!
#    Time: 640 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
run -all
# ** Failure: Wrong result!
#    Time: 650 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
run -all
# ** Failure: Wrong result!
#    Time: 800 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
run -all
# ** Failure: Wrong result!
#    Time: 810 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
run -all
# ** Failure: Wrong result!
#    Time: 880 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 110
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:16 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:34:16 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:16 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:34:16 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:16 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:34:16 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:16 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:34:16 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:16 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:34:16 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:16 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:34:16 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2630 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 118
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:34 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:34:34 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:34 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:34:34 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:34 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:34:34 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:34 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:34:34 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:34 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:34:34 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:34 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:34:34 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2530 ns  Iteration: 5  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 118
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:11 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 00:58:11 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:11 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 00:58:11 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:11 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 00:58:12 on Oct 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:12 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 00:58:12 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:12 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 00:58:12 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:12 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 00:58:12 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2630 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 118
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:28 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 01:16:28 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:28 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 01:16:28 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:28 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 01:16:28 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:28 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 01:16:28 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:28 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 01:16:28 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:28 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 01:16:28 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2630 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 118
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:57 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 01:24:57 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:57 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 01:24:57 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:57 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 01:24:57 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:57 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 01:24:57 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:57 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 01:24:57 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:57 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 01:24:57 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Failure: Test passed
#    Time: 2630 ns  Iteration: 4  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 118
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:02 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 01:25:02 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:02 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 01:25:02 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:02 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# ** Error: gcd.vhd(32): Nonresolved signal 'next_state' has multiple sources.
#   Drivers:
#     gcd.vhd(131):Process CL_original
#        Driven at:
#           gcd.vhd(133)
#     gcd.vhd(64):Process CL_improved
#        Driven at:
#           gcd.vhd(66)
# ** Error: gcd.vhd(206): VHDL Compiler exiting
# End time: 01:25:02 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/thm/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 3
# /home/thm/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom gcd.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:16 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 01:25:16 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:16 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 01:25:16 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:16 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 01:25:16 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:16 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 01:25:16 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:16 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 01:25:17 on Oct 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:25:17 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 01:25:17 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 140 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 150 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
add wave -position end  sim:/testbench/GCD_module/u2/sum
add wave -position end  sim:/testbench/GCD_module/u2/swap_a_b
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/thm/digital_design2017/lab1/task2/wave.do
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:19 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 01:26:19 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:19 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 01:26:19 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:19 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 01:26:19 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:19 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 01:26:19 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:19 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 01:26:19 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:19 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 01:26:19 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 140 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 150 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:53 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 01:26:53 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:53 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 01:26:54 on Oct 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:54 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 01:26:54 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:54 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 01:26:54 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:54 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 01:26:54 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:54 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 01:26:54 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# Invalid time value: 2700 nss
# Error in macro ./resrun.do line 9
# invalid command name "IsSystemVerilogDPIInDesign"
#     while executing
# "::tcl_unknown IsSystemVerilogDPIInDesign"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:01 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 01:27:01 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:01 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 01:27:01 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:01 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 01:27:01 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:01 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 01:27:01 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:01 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 01:27:01 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:27:01 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 01:27:01 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 140 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 150 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:23 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 01:30:23 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:23 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 01:30:23 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:23 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 01:30:24 on Oct 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:24 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 01:30:24 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:24 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 01:30:24 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:30:24 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 01:30:24 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 140 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 150 ns  Iteration: 3  Instance: /testbench/GCD_module/u2
add wave -position end  sim:/testbench/GCD_module/u2/src0
add wave -position end  sim:/testbench/GCD_module/u2/src1
add wave -position end  sim:/testbench/GCD_module/u2/src1
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:17 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 01:31:17 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:17 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 01:31:17 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:17 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 01:31:17 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:17 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 01:31:17 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:17 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 01:31:17 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:17 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 01:31:17 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 150 ns.
# Error in macro ./resrun.do line 9
# invalid command name "IsSystemVerilogDPIInDesign"
#     while executing
# "::tcl_unknown IsSystemVerilogDPIInDesign"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:28 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 01:33:28 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:28 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 01:33:28 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:28 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 01:33:28 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:28 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 01:33:28 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:28 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 01:33:28 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:33:28 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 01:33:28 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:21 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 01:34:21 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:21 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 01:34:21 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:21 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 01:34:21 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:21 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 01:34:21 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:21 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 01:34:21 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:21 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 01:34:21 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 150 ns.
# Error in macro ./resrun.do line 9
# invalid command name "IsSystemVerilogDPIInDesign"
#     while executing
# "::tcl_unknown IsSystemVerilogDPIInDesign"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:41 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 01:34:41 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:41 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 01:34:41 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:41 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 01:34:41 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:41 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 01:34:41 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:41 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 01:34:41 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:41 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 01:34:41 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:13 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 01:36:13 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:13 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 01:36:13 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:13 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 01:36:13 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:13 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 01:36:13 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:13 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 01:36:13 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:13 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 01:36:13 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:11 on Oct 11,2017
# vcom -reportprogress 300 debounce_entity.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity debounce
# End time: 01:37:11 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:11 on Oct 11,2017
# vcom -reportprogress 300 debounce_sim.vhd 
# -- Loading package STANDARD
# -- Compiling architecture sim_behav of debounce
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity debounce
# End time: 01:37:11 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:11 on Oct 11,2017
# vcom -reportprogress 300 gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture FSMD of gcd
# End time: 01:37:11 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:11 on Oct 11,2017
# vcom -reportprogress 300 gcd_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd_sys
# -- Compiling architecture fsmd_io of gcd_sys
# End time: 01:37:11 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:11 on Oct 11,2017
# vcom -reportprogress 300 ../task1/env.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity env
# -- Compiling architecture behaviour of env
# End time: 01:37:11 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:11 on Oct 11,2017
# vcom -reportprogress 300 ../task1/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 01:37:11 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(fsmd)
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/thm/digital_design2017/lab1/task2/wave.do
# End time: 01:38:17 on Oct 11,2017, Elapsed time: 10:08:43
# Errors: 36, Warnings: 38
