TimeQuest Timing Analyzer report for sdram_test
Wed Jan 11 13:33:11 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Recovery: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Removal: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'clk'
 32. Slow 1200mV 0C Model Hold: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'clk'
 34. Slow 1200mV 0C Model Recovery: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Removal: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Slow 1200mV 0C Model Metastability Report
 43. Fast 1200mV 0C Model Setup Summary
 44. Fast 1200mV 0C Model Hold Summary
 45. Fast 1200mV 0C Model Recovery Summary
 46. Fast 1200mV 0C Model Removal Summary
 47. Fast 1200mV 0C Model Minimum Pulse Width Summary
 48. Fast 1200mV 0C Model Setup: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Setup: 'clk'
 50. Fast 1200mV 0C Model Hold: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Hold: 'clk'
 52. Fast 1200mV 0C Model Recovery: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Removal: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Fast 1200mV 0C Model Metastability Report
 61. Multicorner Timing Analysis Summary
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Board Trace Model Assignments
 67. Input Transition Times
 68. Slow Corner Signal Integrity Metrics
 69. Fast Corner Signal Integrity Metrics
 70. Setup Transfers
 71. Hold Transfers
 72. Recovery Transfers
 73. Removal Transfers
 74. Report TCCS
 75. Report RSKM
 76. Unconstrained Paths
 77. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                    ;
+--------------------+-------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name      ; sdram_test                                      ;
; Device Family      ; Cyclone III                                     ;
; Device Name        ; EP3C40F484C8                                    ;
; Timing Models      ; Final                                           ;
; Delay Model        ; Combined                                        ;
; Rise/Fall Delays   ; Enabled                                         ;
+--------------------+-------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Clock Name                                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                                 ; Targets                                                                  ;
+----------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+
; clk                                                                  ; Base      ; 18.867 ; 53.0 MHz  ; 0.000 ; 9.433  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                        ; { clk }                                                                  ;
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 18.867 ; 53.0 MHz  ; 0.000 ; 9.433  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0] ; { uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] } ;
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 18.867 ; 53.0 MHz  ; 9.433 ; 18.866 ; 50.00      ; 1         ; 1           ; 180.0 ;        ;           ;            ; false    ; clk    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0] ; { uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                  ;
+------------+-----------------+----------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                           ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------+---------------------------------------------------------------+
; 116.92 MHz ; 116.92 MHz      ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 435.92 MHz ; 250.0 MHz       ; clk                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                           ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 10.314 ; 0.000         ;
; clk                                                                  ; 16.573 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                           ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.431 ; 0.000         ;
; clk                                                                  ; 0.443 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                        ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 11.286 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                        ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 6.270 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                            ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 9.119 ; 0.000         ;
; clk                                                                  ; 9.202 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                                                                                      ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 10.314 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.098     ; 8.456      ;
; 10.455 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.098     ; 8.315      ;
; 10.515 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 8.254      ;
; 10.590 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.100     ; 8.178      ;
; 10.654 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 8.112      ;
; 10.654 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 8.112      ;
; 10.654 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[2]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 8.112      ;
; 10.654 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 8.112      ;
; 10.654 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 8.112      ;
; 10.654 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 8.112      ;
; 10.654 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[6]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 8.112      ;
; 10.654 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[7]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 8.112      ;
; 10.656 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 8.113      ;
; 10.661 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[5]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 8.108      ;
; 10.666 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.098     ; 8.104      ;
; 10.689 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100  ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ram_block2a0~portb_address_reg0 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.227      ; 8.453      ;
; 10.691 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[6]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 8.078      ;
; 10.702 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.100     ; 8.066      ;
; 10.791 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.101     ; 7.976      ;
; 10.795 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 7.971      ;
; 10.795 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 7.971      ;
; 10.795 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[2]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 7.971      ;
; 10.795 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 7.971      ;
; 10.795 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 7.971      ;
; 10.795 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 7.971      ;
; 10.795 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[6]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 7.971      ;
; 10.795 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[7]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 7.971      ;
; 10.799 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ram_block2a0~portb_address_reg0 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.227      ; 8.343      ;
; 10.802 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[5]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.967      ;
; 10.807 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[3]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.962      ;
; 10.830 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[0]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.939      ;
; 10.830 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[1]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.939      ;
; 10.830 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[2]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.939      ;
; 10.830 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[4]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.939      ;
; 10.832 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[6]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.937      ;
; 10.840 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.098     ; 7.930      ;
; 10.857 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|usedw_is_1_dff                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.098     ; 7.913      ;
; 10.867 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.902      ;
; 10.884 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.105     ; 7.879      ;
; 10.890 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.105     ; 7.873      ;
; 10.903 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.101     ; 7.864      ;
; 10.930 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.104     ; 7.834      ;
; 10.930 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.104     ; 7.834      ;
; 10.930 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[2]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.104     ; 7.834      ;
; 10.930 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.104     ; 7.834      ;
; 10.930 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.104     ; 7.834      ;
; 10.930 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.104     ; 7.834      ;
; 10.930 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[6]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.104     ; 7.834      ;
; 10.930 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[7]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.104     ; 7.834      ;
; 10.937 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[5]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.101     ; 7.830      ;
; 10.948 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[3]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.821      ;
; 10.954 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.100     ; 7.814      ;
; 10.961 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.808      ;
; 10.963 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.806      ;
; 10.963 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.806      ;
; 10.966 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[12]                                                                                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.803      ;
; 10.967 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[6]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.101     ; 7.800      ;
; 10.968 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.801      ;
; 10.971 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[0]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.798      ;
; 10.971 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[1]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.798      ;
; 10.971 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[2]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.798      ;
; 10.971 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[4]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.798      ;
; 10.998 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|usedw_is_1_dff                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.098     ; 7.772      ;
; 11.006 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 7.760      ;
; 11.006 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 7.760      ;
; 11.006 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[2]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 7.760      ;
; 11.006 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 7.760      ;
; 11.006 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 7.760      ;
; 11.006 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 7.760      ;
; 11.006 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[6]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 7.760      ;
; 11.006 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[7]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.102     ; 7.760      ;
; 11.012 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_we_reg                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.299      ; 8.202      ;
; 11.012 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.299      ; 8.202      ;
; 11.013 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.306      ; 8.208      ;
; 11.013 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[5]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.756      ;
; 11.015 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[0]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.076     ; 7.777      ;
; 11.015 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[12]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.076     ; 7.777      ;
; 11.015 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[3]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.076     ; 7.777      ;
; 11.015 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[2]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.076     ; 7.777      ;
; 11.015 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[1]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.076     ; 7.777      ;
; 11.015 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[4]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.076     ; 7.777      ;
; 11.015 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[7]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.076     ; 7.777      ;
; 11.015 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[5]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.076     ; 7.777      ;
; 11.015 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[6]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.076     ; 7.777      ;
; 11.015 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[11]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.076     ; 7.777      ;
; 11.015 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[10]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.076     ; 7.777      ;
; 11.015 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[9]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.076     ; 7.777      ;
; 11.015 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[8]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.076     ; 7.777      ;
; 11.028 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[0]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.074     ; 7.766      ;
; 11.028 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[1]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.074     ; 7.766      ;
; 11.041 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.728      ;
; 11.042 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.104     ; 7.722      ;
; 11.042 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.104     ; 7.722      ;
; 11.042 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[2]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.104     ; 7.722      ;
; 11.042 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.104     ; 7.722      ;
; 11.042 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.104     ; 7.722      ;
; 11.042 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.104     ; 7.722      ;
; 11.042 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[6]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.104     ; 7.722      ;
; 11.042 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[7]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.104     ; 7.722      ;
; 11.043 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[6]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.099     ; 7.726      ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                   ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 16.573 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.083     ; 2.212      ;
; 16.573 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.083     ; 2.212      ;
; 16.573 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.083     ; 2.212      ;
; 16.573 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.083     ; 2.212      ;
; 16.573 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 18.867       ; -0.083     ; 2.212      ;
; 16.573 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.083     ; 2.212      ;
; 16.573 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 18.867       ; -0.083     ; 2.212      ;
; 16.680 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.083     ; 2.105      ;
; 16.770 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.083     ; 2.015      ;
; 16.781 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.083     ; 2.004      ;
; 16.788 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.083     ; 1.997      ;
; 16.788 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.997      ;
; 16.788 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.997      ;
; 16.788 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.997      ;
; 16.788 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.997      ;
; 16.788 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.997      ;
; 16.788 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.997      ;
; 16.801 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.984      ;
; 16.805 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.980      ;
; 16.816 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.969      ;
; 16.826 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.959      ;
; 16.856 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.929      ;
; 16.916 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.869      ;
; 16.921 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.083     ; 1.864      ;
; 16.921 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.864      ;
; 16.921 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.864      ;
; 16.921 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.864      ;
; 16.921 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.864      ;
; 16.921 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.864      ;
; 16.927 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.858      ;
; 16.947 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.838      ;
; 16.951 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.834      ;
; 17.157 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.083     ; 1.628      ;
; 17.207 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.083     ; 1.578      ;
; 17.478 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.083     ; 1.307      ;
; 17.500 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.285      ;
; 17.512 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.273      ;
; 17.525 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.083     ; 1.260      ;
; 17.927 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 18.867       ; -0.083     ; 0.858      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                                                      ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.431 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                          ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.431 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_col_addr[8]                                                                                           ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_col_addr[8]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.431 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_col_addr[8]                                                                                           ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_col_addr[8]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.431 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[0]                                                                                          ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[0]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.431 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[1]                                                                                          ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[1]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|rd_reqr_d                                                                                                                      ; cache_ctrl:uut_cache|rd_reqr_d                                                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|full_dff                               ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|full_dff                                                                        ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[0]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[0]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[1]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[1]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[2]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[2]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[3]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[3]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[4]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[4]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[5]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[5]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[6]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[6]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[7]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[7]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|usedw_is_0_dff                         ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|usedw_is_0_dff                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|rd_bstop_fifo                                                                                                                  ; cache_ctrl:uut_cache|rd_bstop_fifo                                                                                                                                                           ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|cnt_rst_r                                                                                                                      ; cache_ctrl:uut_cache|cnt_rst_r                                                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|cnt_r_en                                                                                                                       ; cache_ctrl:uut_cache|cnt_r_en                                                                                                                                                                ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|rd_reqr                                                                                                                        ; cache_ctrl:uut_cache|rd_reqr                                                                                                                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|wr_reqr_d                                                                                                                      ; cache_ctrl:uut_cache|wr_reqr_d                                                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|rd_bstop_fifo_clr                                                                                                              ; cache_ctrl:uut_cache|rd_bstop_fifo_clr                                                                                                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|bstop_en                                                                                                                       ; cache_ctrl:uut_cache|bstop_en                                                                                                                                                                ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|flag                                                                                                                           ; cache_ctrl:uut_cache|flag                                                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|cnt_rst_w                                                                                                                      ; cache_ctrl:uut_cache|cnt_rst_w                                                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|a_fefifo_08f:fifo_state|b_full        ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|w_sclr1                                                                                                                        ; cache_ctrl:uut_cache|w_sclr1                                                                                                                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|wr_reqr1                                                                                                                       ; cache_ctrl:uut_cache|wr_reqr1                                                                                                                                                                ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1100                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1100                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                                                        ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[0]                                                                                           ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[0]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; cache_ctrl:uut_cache|cnt_led[25]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[25]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[0]                                                                                          ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[0]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[1]                                                                                          ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[1]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.444 ; cache_ctrl:uut_cache|cnt_led2[0]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led2[0]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.444 ; cache_ctrl:uut_cache|cnt_led[0]                                                                                                                     ; cache_ctrl:uut_cache|cnt_led[0]                                                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.445 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|rd_ptr_lsb                             ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|rd_ptr_lsb                                                                      ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.471 ; cache_ctrl:uut_cache|flag                                                                                                                           ; cache_ctrl:uut_cache|bstop_en                                                                                                                                                                ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.785      ;
; 0.512 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.826      ;
; 0.624 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.379      ;
; 0.628 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.383      ;
; 0.645 ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]    ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ram_block2a0~porta_address_reg0 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.394      ;
; 0.646 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.960      ;
; 0.658 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]     ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.413      ;
; 0.661 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                         ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.416      ;
; 0.665 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[12]                                                                                          ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[12]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.979      ;
; 0.667 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.422      ;
; 0.670 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                         ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.425      ;
; 0.671 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]     ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.426      ;
; 0.671 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]     ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.426      ;
; 0.679 ; cache_ctrl:uut_cache|wr_reqr2                                                                                                                       ; cache_ctrl:uut_cache|wr_reqr                                                                                                                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.993      ;
; 0.682 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]     ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.437      ;
; 0.683 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[14]                                                                                          ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[14]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.997      ;
; 0.691 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]     ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.446      ;
; 0.693 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_n8b:rd_ptr_msb|counter_reg_bit[1] ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[2]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.007      ;
; 0.694 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10001                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.008      ;
; 0.695 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1110                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.008      ;
; 0.705 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.019      ;
; 0.708 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                                                                         ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.463      ;
; 0.708 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01001                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.022      ;
; 0.712 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.467      ;
; 0.714 ; cache_ctrl:uut_cache|cnt_led2[26]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[26]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.029      ;
; 0.714 ; cache_ctrl:uut_cache|cnt_led2[20]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[20]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.029      ;
; 0.714 ; cache_ctrl:uut_cache|cnt_led2[18]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[18]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.029      ;
; 0.714 ; cache_ctrl:uut_cache|cnt_led2[16]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[16]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.029      ;
; 0.714 ; cache_ctrl:uut_cache|cnt_led2[14]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[14]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.028      ;
; 0.714 ; cache_ctrl:uut_cache|cnt_led2[12]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[12]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.028      ;
; 0.714 ; cache_ctrl:uut_cache|cnt_led2[10]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[10]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.028      ;
; 0.714 ; cache_ctrl:uut_cache|cnt_led2[2]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led2[2]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.028      ;
; 0.714 ; cache_ctrl:uut_cache|cnt_led[16]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[16]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.028      ;
; 0.714 ; cache_ctrl:uut_cache|cnt_led[12]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[12]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.028      ;
; 0.714 ; cache_ctrl:uut_cache|cnt_led[10]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[10]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.028      ;
; 0.714 ; cache_ctrl:uut_cache|cnt_led[8]                                                                                                                     ; cache_ctrl:uut_cache|cnt_led[8]                                                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.028      ;
; 0.714 ; cache_ctrl:uut_cache|cnt_led[2]                                                                                                                     ; cache_ctrl:uut_cache|cnt_led[2]                                                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.028      ;
; 0.715 ; cache_ctrl:uut_cache|cnt_led2[4]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led2[4]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.715 ; cache_ctrl:uut_cache|cnt_led[24]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[24]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.715 ; cache_ctrl:uut_cache|cnt_led[18]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[18]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.715 ; cache_ctrl:uut_cache|cnt_led[14]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[14]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.716 ; cache_ctrl:uut_cache|cnt_led2[15]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[15]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.031      ;
; 0.716 ; cache_ctrl:uut_cache|cnt_led[6]                                                                                                                     ; cache_ctrl:uut_cache|cnt_led[6]                                                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.717 ; cache_ctrl:uut_cache|cnt_led2[24]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[24]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.032      ;
; 0.717 ; cache_ctrl:uut_cache|cnt_led2[22]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[22]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.032      ;
; 0.717 ; cache_ctrl:uut_cache|cnt_led2[21]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[21]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.032      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                   ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.443 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 0.000        ; 0.083      ; 0.758      ;
; 0.639 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.083      ; 0.954      ;
; 0.725 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.040      ;
; 0.733 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.048      ;
; 0.734 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.049      ;
; 0.735 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.050      ;
; 0.745 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.060      ;
; 0.746 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.061      ;
; 0.767 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.083      ; 1.082      ;
; 0.870 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.083      ; 1.185      ;
; 1.019 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.083      ; 1.334      ;
; 1.079 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.394      ;
; 1.087 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.402      ;
; 1.087 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.402      ;
; 1.089 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.404      ;
; 1.095 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.410      ;
; 1.096 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.411      ;
; 1.098 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.413      ;
; 1.104 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.419      ;
; 1.132 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.083      ; 1.447      ;
; 1.179 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.083      ; 1.494      ;
; 1.210 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.525      ;
; 1.219 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.534      ;
; 1.227 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.542      ;
; 1.229 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.544      ;
; 1.236 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.551      ;
; 1.238 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.553      ;
; 1.512 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.827      ;
; 1.512 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.827      ;
; 1.512 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.827      ;
; 1.512 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.827      ;
; 1.652 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.967      ;
; 1.652 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.967      ;
; 1.652 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 0.000        ; 0.083      ; 1.967      ;
; 1.787 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.083      ; 2.102      ;
; 1.787 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.083      ; 2.102      ;
; 1.787 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 0.000        ; 0.083      ; 2.102      ;
; 1.787 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.083      ; 2.102      ;
; 1.787 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 0.000        ; 0.083      ; 2.102      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+--------+---------------------------------+-----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                         ; Launch Clock ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; 11.286 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.090     ; 4.442      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[7]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[1]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[2]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[0]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[5]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[3]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[6]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[4]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[9]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[10]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[8]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[28]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.127     ; 4.404      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[27]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.127     ; 4.404      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[26]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.127     ; 4.404      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[25]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.127     ; 4.404      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[24]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.127     ; 4.404      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[23]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.127     ; 4.404      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[22]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.127     ; 4.404      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[21]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.127     ; 4.404      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[20]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.127     ; 4.404      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[19]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.127     ; 4.404      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[18]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.127     ; 4.404      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[17]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.127     ; 4.404      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[16]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.127     ; 4.404      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[15]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.127     ; 4.404      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[1]                                 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.121     ; 4.410      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[0]                                 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.121     ; 4.410      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[12]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.121     ; 4.410      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[11]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.121     ; 4.410      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[10]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.121     ; 4.410      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[9]                                 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.121     ; 4.410      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[8]                                 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.121     ; 4.410      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[7]                                 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.121     ; 4.410      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[6]                                 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.121     ; 4.410      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[5]                                 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.121     ; 4.410      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[4]                                 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.121     ; 4.410      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[3]                                 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.121     ; 4.410      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[2]                                 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.121     ; 4.410      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_col_addr[8]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.115     ; 4.416      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_col_addr[8]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.115     ; 4.416      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.116     ; 4.415      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.106     ; 4.425      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.115     ; 4.416      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.116     ; 4.415      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.116     ; 4.415      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[0]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.116     ; 4.415      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.116     ; 4.415      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[1]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.116     ; 4.415      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.117     ; 4.414      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.123     ; 4.408      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.115     ; 4.416      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.115     ; 4.416      ;
; 11.287 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|dqm                                      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.089     ; 4.442      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|rd_reqr_d                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.136     ; 4.394      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|r_sclr1                                    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.136     ; 4.394      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.128     ; 4.402      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.134     ; 4.396      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.128     ; 4.402      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1110  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.128     ; 4.402      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1100  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.133     ; 4.397      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.129     ; 4.401      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.133     ; 4.397      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.134     ; 4.396      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.128     ; 4.402      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.128     ; 4.402      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.128     ; 4.402      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.133     ; 4.397      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.133     ; 4.397      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.133     ; 4.397      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.133     ; 4.397      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.133     ; 4.397      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.135     ; 4.395      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.129     ; 4.401      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[8]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.136     ; 4.394      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|rd_bstop_fifo                              ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.137     ; 4.393      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[4]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.136     ; 4.394      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.135     ; 4.395      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.135     ; 4.395      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.128     ; 4.402      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.128     ; 4.402      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.128     ; 4.402      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.128     ; 4.402      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_rst_r                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.136     ; 4.394      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[0]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.136     ; 4.394      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[2]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.136     ; 4.394      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[1]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.136     ; 4.394      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[7]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.136     ; 4.394      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[5]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.136     ; 4.394      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[6]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.136     ; 4.394      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[3]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.136     ; 4.394      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r_en                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.136     ; 4.394      ;
; 11.288 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|rd_reqr                                    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -3.136     ; 4.394      ;
+--------+---------------------------------+-----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-------+---------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                        ; Launch Clock ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; 6.270 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.491     ; 4.091      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[0]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.498     ; 4.085      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_col_addr[8]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.489     ; 4.094      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[12]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.498     ; 4.085      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[3]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.498     ; 4.085      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[2]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.498     ; 4.085      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[1]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.498     ; 4.085      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[4]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.498     ; 4.085      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[7]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.498     ; 4.085      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[5]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.498     ; 4.085      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[6]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.498     ; 4.085      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[11]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.498     ; 4.085      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[10]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.498     ; 4.085      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[9]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.498     ; 4.085      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[8]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.498     ; 4.085      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[0]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.491     ; 4.092      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[12]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.491     ; 4.092      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_col_addr[8]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.489     ; 4.094      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[10]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.491     ; 4.092      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[9]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.491     ; 4.092      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[11]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.491     ; 4.092      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[8]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.491     ; 4.092      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[6]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.491     ; 4.092      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[7]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.491     ; 4.092      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[4]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.491     ; 4.092      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[5]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.491     ; 4.092      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[3]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.491     ; 4.092      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[1]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.491     ; 4.092      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[2]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.491     ; 4.092      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.490     ; 4.093      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.489     ; 4.094      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.490     ; 4.093      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.490     ; 4.093      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[0]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.496     ; 4.087      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[0]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.490     ; 4.093      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.490     ; 4.093      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[1]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.496     ; 4.087      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[1]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.490     ; 4.093      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.496     ; 4.087      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.496     ; 4.087      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.086      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.086      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.086      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.086      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.086      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.086      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.086      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.489     ; 4.094      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.489     ; 4.094      ;
; 6.271 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[12]   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.496     ; 4.087      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.087      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[7]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.087      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[1]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.087      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[2]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.087      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[0]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.087      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[5]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.087      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[3]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.087      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[6]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.087      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[4]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.087      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[9]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.087      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[10]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.087      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[8]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.497     ; 4.087      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[28]                              ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[27]                              ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[26]                              ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[25]                              ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[24]                              ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[23]                              ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[22]                              ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[21]                              ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[20]                              ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[19]                              ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[18]                              ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[17]                              ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[16]                              ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[15]                              ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[25]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[24]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[23]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[22]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[21]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[20]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[19]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[18]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[17]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[16]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[15]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[14]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.272 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[13]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.501     ; 4.083      ;
; 6.273 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.503     ; 4.082      ;
; 6.273 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.510     ; 4.075      ;
; 6.273 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.503     ; 4.082      ;
; 6.273 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1110 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.503     ; 4.082      ;
; 6.273 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1100 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.508     ; 4.077      ;
; 6.273 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.504     ; 4.081      ;
; 6.273 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.508     ; 4.077      ;
; 6.273 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.509     ; 4.076      ;
; 6.273 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.503     ; 4.082      ;
; 6.273 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.503     ; 4.082      ;
; 6.273 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.503     ; 4.082      ;
+-------+---------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.119 ; 9.339        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_col_addr[8]                                                                                        ;
; 9.119 ; 9.339        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                                     ;
; 9.119 ; 9.339        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                     ;
; 9.119 ; 9.339        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                      ;
; 9.119 ; 9.339        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                      ;
; 9.119 ; 9.339        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                      ;
; 9.119 ; 9.339        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                      ;
; 9.119 ; 9.339        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                                      ;
; 9.119 ; 9.339        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                                      ;
; 9.119 ; 9.339        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                      ;
; 9.119 ; 9.339        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                      ;
; 9.119 ; 9.339        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                                       ;
; 9.119 ; 9.339        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_col_addr[8]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[0]                                                                                       ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[1]                                                                                       ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[0]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[10]                                                                                       ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[11]                                                                                       ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[12]                                                                                       ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[1]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[2]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[3]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[4]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[5]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[6]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[7]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[8]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[9]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                      ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[12]                                                                                     ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                      ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                                       ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]                                                                                       ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[0]                                                                                       ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[1]                                                                                       ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[0]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[10]                                                                                       ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[11]                                                                                       ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[12]                                                                                       ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[1]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[2]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[3]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[4]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[5]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[6]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[7]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[8]                                                                                        ;
; 9.120 ; 9.340        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[9]                                                                                        ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[0]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[10]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[11]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[12]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[13]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[14]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[15]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[16]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[17]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[18]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[19]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[1]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[20]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[21]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[22]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[23]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[24]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[25]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[26]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[27]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[28]                                                                                                                ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[2]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[3]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[4]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[5]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[6]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[7]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[8]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[9]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[13]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[14]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[15]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[16]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[17]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[18]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[19]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[20]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[21]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[22]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[23]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[24]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[25]                                                                                                                 ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0] ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[1] ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[2] ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[3] ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[4] ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5] ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[6] ;
; 9.121 ; 9.341        ; 0.220          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[7] ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; 9.202  ; 9.390        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[0]                                              ;
; 9.202  ; 9.390        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[1]                                              ;
; 9.202  ; 9.390        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[2]                                              ;
; 9.202  ; 9.390        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[3]                                              ;
; 9.202  ; 9.390        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[4]                                              ;
; 9.202  ; 9.390        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[5]                                              ;
; 9.202  ; 9.390        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|sysrst_nr1                                                ;
; 9.255  ; 9.475        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[0]                                              ;
; 9.255  ; 9.475        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[1]                                              ;
; 9.255  ; 9.475        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[2]                                              ;
; 9.255  ; 9.475        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[3]                                              ;
; 9.255  ; 9.475        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[4]                                              ;
; 9.255  ; 9.475        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[5]                                              ;
; 9.255  ; 9.475        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|sysrst_nr1                                                ;
; 9.304  ; 9.304        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.304  ; 9.304        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.304  ; 9.304        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.322  ; 9.322        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                    ;
; 9.332  ; 9.332        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 9.332  ; 9.332        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 9.342  ; 9.342        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[0]|clk                                                   ;
; 9.342  ; 9.342        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[1]|clk                                                   ;
; 9.342  ; 9.342        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[2]|clk                                                   ;
; 9.342  ; 9.342        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[3]|clk                                                   ;
; 9.342  ; 9.342        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[4]|clk                                                   ;
; 9.342  ; 9.342        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[5]|clk                                                   ;
; 9.342  ; 9.342        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|sysrst_nr1|clk                                                     ;
; 9.359  ; 9.359        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.433  ; 9.433        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                    ;
; 9.434  ; 9.434        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                    ;
; 9.506  ; 9.506        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.524  ; 9.524        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[0]|clk                                                   ;
; 9.524  ; 9.524        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[1]|clk                                                   ;
; 9.524  ; 9.524        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[2]|clk                                                   ;
; 9.524  ; 9.524        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[3]|clk                                                   ;
; 9.524  ; 9.524        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[4]|clk                                                   ;
; 9.524  ; 9.524        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[5]|clk                                                   ;
; 9.524  ; 9.524        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|sysrst_nr1|clk                                                     ;
; 9.534  ; 9.534        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 9.534  ; 9.534        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 9.545  ; 9.545        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                    ;
; 9.560  ; 9.560        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.560  ; 9.560        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.560  ; 9.560        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|observablevcoout ;
; 14.867 ; 18.867       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                            ;
; 16.380 ; 18.867       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[0]                                              ;
; 16.380 ; 18.867       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[1]                                              ;
; 16.380 ; 18.867       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[2]                                              ;
; 16.380 ; 18.867       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[3]                                              ;
; 16.380 ; 18.867       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[4]                                              ;
; 16.380 ; 18.867       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[5]                                              ;
; 16.380 ; 18.867       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|sysrst_nr1                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                      ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; conn_f_in[*]    ; clk        ; 7.040 ; 7.423 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[0]   ; clk        ; 4.598 ; 4.926 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[1]   ; clk        ; 4.594 ; 4.938 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[2]   ; clk        ; 4.451 ; 4.746 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[3]   ; clk        ; 4.609 ; 4.954 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[4]   ; clk        ; 4.567 ; 4.898 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[5]   ; clk        ; 4.754 ; 5.009 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[6]   ; clk        ; 4.777 ; 5.007 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[7]   ; clk        ; 4.782 ; 5.047 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[8]   ; clk        ; 4.360 ; 4.637 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[9]   ; clk        ; 4.756 ; 4.993 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[10]  ; clk        ; 4.783 ; 5.047 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[11]  ; clk        ; 5.038 ; 5.288 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[12]  ; clk        ; 4.747 ; 5.033 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[13]  ; clk        ; 4.283 ; 4.587 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[14]  ; clk        ; 4.730 ; 5.033 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[15]  ; clk        ; 7.040 ; 7.423 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; rw_cmd          ; clk        ; 7.050 ; 7.487 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 5.533 ; 5.913 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 5.465 ; 5.863 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 5.417 ; 5.781 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 5.533 ; 5.913 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 4.864 ; 5.166 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 4.900 ; 5.237 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 4.845 ; 5.149 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 5.133 ; 5.388 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 5.234 ; 5.548 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 5.094 ; 5.368 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 4.871 ; 5.171 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 4.842 ; 5.140 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 4.905 ; 5.244 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 5.078 ; 5.458 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 5.362 ; 5.702 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 5.490 ; 5.872 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 5.470 ; 5.827 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                         ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; conn_f_in[*]    ; clk        ; -3.428 ; -3.719 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[0]   ; clk        ; -3.723 ; -4.041 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[1]   ; clk        ; -3.719 ; -4.053 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[2]   ; clk        ; -3.582 ; -3.869 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[3]   ; clk        ; -3.733 ; -4.068 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[4]   ; clk        ; -3.692 ; -4.014 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[5]   ; clk        ; -3.881 ; -4.125 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[6]   ; clk        ; -3.902 ; -4.123 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[7]   ; clk        ; -3.907 ; -4.161 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[8]   ; clk        ; -3.502 ; -3.767 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[9]   ; clk        ; -3.881 ; -4.109 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[10]  ; clk        ; -3.907 ; -4.160 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[11]  ; clk        ; -4.152 ; -4.392 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[12]  ; clk        ; -3.873 ; -4.148 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[13]  ; clk        ; -3.428 ; -3.719 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[14]  ; clk        ; -3.857 ; -4.148 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[15]  ; clk        ; -4.300 ; -4.532 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; rw_cmd          ; clk        ; -4.510 ; -4.851 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; -3.953 ; -4.231 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; -4.552 ; -4.926 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; -4.506 ; -4.847 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; -4.617 ; -4.974 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; -3.975 ; -4.256 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; -4.009 ; -4.324 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; -3.956 ; -4.239 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; -4.232 ; -4.469 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; -4.330 ; -4.622 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; -4.195 ; -4.449 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; -3.981 ; -4.260 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; -3.953 ; -4.231 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; -4.013 ; -4.330 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; -4.181 ; -4.537 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; -4.452 ; -4.770 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; -4.576 ; -4.934 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; -4.558 ; -4.892 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; conn_f_out[*]   ; clk        ; 6.972  ; 6.850  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[0]  ; clk        ; 5.819  ; 5.442  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[1]  ; clk        ; 6.483  ; 6.047  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[2]  ; clk        ; 5.261  ; 5.006  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[3]  ; clk        ; 6.016  ; 5.741  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[4]  ; clk        ; 6.669  ; 6.202  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[5]  ; clk        ; 6.972  ; 6.850  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[6]  ; clk        ; 6.430  ; 6.180  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[7]  ; clk        ; 5.659  ; 5.537  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[8]  ; clk        ; 6.086  ; 5.896  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[9]  ; clk        ; 5.939  ; 5.687  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[10] ; clk        ; 6.786  ; 6.466  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[11] ; clk        ; 6.643  ; 6.302  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[12] ; clk        ; 6.253  ; 6.028  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[13] ; clk        ; 6.270  ; 5.980  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[14] ; clk        ; 6.949  ; 6.604  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[15] ; clk        ; 5.994  ; 5.851  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; led1            ; clk        ; 10.344 ; 10.352 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk        ; 5.081  ; 5.387  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk        ; 4.709  ; 4.905  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk        ; 4.505  ; 4.723  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk        ; 4.507  ; 4.715  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk        ; 4.865  ; 5.081  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk        ; 5.081  ; 5.387  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk        ; 4.496  ; 4.699  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk        ; 4.769  ; 5.064  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk        ; 4.278  ; 4.443  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk        ; 4.690  ; 4.976  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk        ; 4.487  ; 4.721  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk        ; 4.768  ; 5.016  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk        ; 4.595  ; 4.800  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; clk        ; 5.038  ; 5.349  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; clk        ; 4.501  ; 4.710  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; clk        ; 4.458  ; 4.698  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; clk        ; 4.501  ; 4.710  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk        ; 4.220  ; 4.389  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; clk        ; 3.981  ; 3.836  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; clk        ; 3.841  ; 3.997  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 6.166  ; 5.782  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 6.102  ; 5.718  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 6.166  ; 5.782  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 5.276  ; 4.892  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 5.034  ; 4.650  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 5.034  ; 4.650  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 5.024  ; 4.640  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 5.546  ; 5.162  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 5.546  ; 5.162  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 5.546  ; 5.162  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 5.577  ; 5.193  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 5.034  ; 4.650  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 5.024  ; 4.640  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 4.609  ; 4.249  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 6.082  ; 5.698  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 6.117  ; 5.733  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 6.102  ; 5.718  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm       ; clk        ; 3.837  ; 3.985  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk        ; 5.353  ; 5.662  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk        ; 4.752  ; 5.030  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk        ; 12.167 ;        ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ;        ; 11.973 ; Fall       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; conn_f_out[*]   ; clk        ; 4.684  ; 4.436  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[0]  ; clk        ; 5.219  ; 4.854  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[1]  ; clk        ; 5.858  ; 5.436  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[2]  ; clk        ; 4.684  ; 4.436  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[3]  ; clk        ; 5.409  ; 5.141  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[4]  ; clk        ; 6.035  ; 5.583  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[5]  ; clk        ; 6.341  ; 6.224  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[6]  ; clk        ; 5.821  ; 5.581  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[7]  ; clk        ; 5.079  ; 4.962  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[8]  ; clk        ; 5.489  ; 5.307  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[9]  ; clk        ; 5.348  ; 5.107  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[10] ; clk        ; 6.161  ; 5.854  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[11] ; clk        ; 6.025  ; 5.697  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[12] ; clk        ; 5.650  ; 5.434  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[13] ; clk        ; 5.666  ; 5.388  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[14] ; clk        ; 6.318  ; 5.986  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[15] ; clk        ; 5.402  ; 5.265  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; led1            ; clk        ; 9.560  ; 9.675  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk        ; 3.718  ; 3.881  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk        ; 4.133  ; 4.325  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk        ; 3.937  ; 4.150  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk        ; 3.938  ; 4.142  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk        ; 4.282  ; 4.493  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk        ; 4.489  ; 4.787  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk        ; 3.927  ; 4.127  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk        ; 4.189  ; 4.477  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk        ; 3.718  ; 3.881  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk        ; 4.113  ; 4.392  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk        ; 3.918  ; 4.147  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk        ; 4.189  ; 4.430  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk        ; 4.022  ; 4.223  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; clk        ; 4.448  ; 4.751  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; clk        ; 3.891  ; 4.125  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; clk        ; 3.891  ; 4.125  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; clk        ; 3.932  ; 4.137  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk        ; 3.662  ; 3.828  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; clk        ; 3.437  ; 3.294  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; clk        ; 3.298  ; 3.452  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 3.847  ; 3.525  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 4.548  ; 4.347  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 4.838  ; 4.598  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 4.399  ; 4.102  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 4.182  ; 3.892  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 4.249  ; 3.892  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 4.190  ; 3.882  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 4.409  ; 4.155  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 4.377  ; 4.119  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 4.664  ; 4.296  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 4.129  ; 3.930  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 3.897  ; 3.736  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 4.191  ; 3.882  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 3.847  ; 3.525  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 5.023  ; 4.758  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 4.418  ; 4.226  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 5.028  ; 4.785  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm       ; clk        ; 3.295  ; 3.441  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk        ; 4.750  ; 5.050  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk        ; 4.172  ; 4.443  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk        ; 11.684 ;        ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ;        ; 11.495 ; Fall       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                   ;
+------------+-----------------+----------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                           ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------+---------------------------------------------------------------+
; 123.55 MHz ; 123.55 MHz      ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 475.96 MHz ; 250.0 MHz       ; clk                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                            ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 10.773 ; 0.000         ;
; clk                                                                  ; 16.766 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                            ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.380 ; 0.000         ;
; clk                                                                  ; 0.395 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                         ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 12.037 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                         ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 5.545 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                             ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 9.124 ; 0.000         ;
; clk                                                                  ; 9.197 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                                                                      ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 10.773 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.088     ; 8.008      ;
; 10.907 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.875      ;
; 10.965 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.088     ; 7.816      ;
; 11.051 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.089     ; 7.729      ;
; 11.091 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[5]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.088     ; 7.690      ;
; 11.096 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.686      ;
; 11.099 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.683      ;
; 11.107 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.091     ; 7.671      ;
; 11.107 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.091     ; 7.671      ;
; 11.107 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[2]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.091     ; 7.671      ;
; 11.107 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.091     ; 7.671      ;
; 11.107 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.091     ; 7.671      ;
; 11.107 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.091     ; 7.671      ;
; 11.107 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[6]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.091     ; 7.671      ;
; 11.107 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[7]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.091     ; 7.671      ;
; 11.119 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[6]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.088     ; 7.662      ;
; 11.161 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.089     ; 7.619      ;
; 11.195 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[0]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.088     ; 7.586      ;
; 11.195 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[1]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.088     ; 7.586      ;
; 11.195 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[2]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.088     ; 7.586      ;
; 11.195 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[3]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.088     ; 7.586      ;
; 11.195 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[4]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.088     ; 7.586      ;
; 11.208 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100 ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ram_block2a0~portb_address_reg0 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.202      ; 7.900      ;
; 11.225 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[5]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.557      ;
; 11.239 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.543      ;
; 11.241 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.090     ; 7.538      ;
; 11.241 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.090     ; 7.538      ;
; 11.241 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[2]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.090     ; 7.538      ;
; 11.241 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.090     ; 7.538      ;
; 11.241 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.090     ; 7.538      ;
; 11.241 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.090     ; 7.538      ;
; 11.241 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[6]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.090     ; 7.538      ;
; 11.241 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[7]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.090     ; 7.538      ;
; 11.243 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.089     ; 7.537      ;
; 11.250 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ram_block2a0~portb_address_reg0 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.201      ; 7.857      ;
; 11.253 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[6]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.529      ;
; 11.272 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|usedw_is_1_dff                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.088     ; 7.509      ;
; 11.288 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.494      ;
; 11.307 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]      ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.093     ; 7.469      ;
; 11.320 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.093     ; 7.456      ;
; 11.329 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[0]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.453      ;
; 11.329 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[1]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.453      ;
; 11.329 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[2]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.453      ;
; 11.329 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[3]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.453      ;
; 11.329 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[4]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.453      ;
; 11.352 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.088     ; 7.429      ;
; 11.353 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.089     ; 7.427      ;
; 11.354 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.088     ; 7.427      ;
; 11.354 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.088     ; 7.427      ;
; 11.358 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[12]                                                                                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.088     ; 7.423      ;
; 11.360 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.088     ; 7.421      ;
; 11.369 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[5]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.089     ; 7.411      ;
; 11.385 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.092     ; 7.392      ;
; 11.385 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.092     ; 7.392      ;
; 11.385 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[2]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.092     ; 7.392      ;
; 11.385 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.092     ; 7.392      ;
; 11.385 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.092     ; 7.392      ;
; 11.385 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.092     ; 7.392      ;
; 11.385 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[6]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.092     ; 7.392      ;
; 11.385 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[7]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.092     ; 7.392      ;
; 11.397 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[6]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.089     ; 7.383      ;
; 11.401 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.089     ; 7.379      ;
; 11.406 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.269      ; 7.769      ;
; 11.406 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|usedw_is_1_dff                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.376      ;
; 11.407 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_we_reg                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.264      ; 7.763      ;
; 11.407 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.264      ; 7.763      ;
; 11.414 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[5]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.368      ;
; 11.430 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.090     ; 7.349      ;
; 11.430 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.090     ; 7.349      ;
; 11.430 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[2]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.090     ; 7.349      ;
; 11.430 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.090     ; 7.349      ;
; 11.430 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.090     ; 7.349      ;
; 11.430 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.090     ; 7.349      ;
; 11.430 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[6]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.090     ; 7.349      ;
; 11.430 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[7]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.090     ; 7.349      ;
; 11.431 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.351      ;
; 11.442 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[6]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.340      ;
; 11.473 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[0]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.089     ; 7.307      ;
; 11.473 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[1]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.089     ; 7.307      ;
; 11.473 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[2]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.089     ; 7.307      ;
; 11.473 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[3]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.089     ; 7.307      ;
; 11.473 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[4]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.089     ; 7.307      ;
; 11.479 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[5]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.089     ; 7.301      ;
; 11.485 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.089     ; 7.295      ;
; 11.495 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.092     ; 7.282      ;
; 11.495 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.092     ; 7.282      ;
; 11.495 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[2]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.092     ; 7.282      ;
; 11.495 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.092     ; 7.282      ;
; 11.495 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.092     ; 7.282      ;
; 11.495 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.092     ; 7.282      ;
; 11.495 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[6]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.092     ; 7.282      ;
; 11.495 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[7]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.092     ; 7.282      ;
; 11.499 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]      ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.093     ; 7.277      ;
; 11.507 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[6]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.089     ; 7.273      ;
; 11.512 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.093     ; 7.264      ;
; 11.518 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[0]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.264      ;
; 11.518 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[1]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.264      ;
; 11.518 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[2]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.264      ;
; 11.518 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[3]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.264      ;
; 11.518 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[4]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.087     ; 7.264      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                    ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 16.766 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.074     ; 2.029      ;
; 16.766 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.074     ; 2.029      ;
; 16.766 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.074     ; 2.029      ;
; 16.766 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.074     ; 2.029      ;
; 16.766 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 18.867       ; -0.074     ; 2.029      ;
; 16.766 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.074     ; 2.029      ;
; 16.766 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 18.867       ; -0.074     ; 2.029      ;
; 16.908 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.887      ;
; 16.952 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.074     ; 1.843      ;
; 16.952 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.843      ;
; 16.952 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.843      ;
; 16.952 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.843      ;
; 16.952 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.843      ;
; 16.952 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.843      ;
; 16.952 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.843      ;
; 16.988 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.807      ;
; 16.991 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.804      ;
; 16.993 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.802      ;
; 17.000 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.795      ;
; 17.025 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.770      ;
; 17.034 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.761      ;
; 17.073 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.722      ;
; 17.079 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.074     ; 1.716      ;
; 17.079 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.716      ;
; 17.079 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.716      ;
; 17.079 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.716      ;
; 17.079 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.716      ;
; 17.079 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.716      ;
; 17.114 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.681      ;
; 17.117 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.678      ;
; 17.119 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.676      ;
; 17.126 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.669      ;
; 17.315 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.074     ; 1.480      ;
; 17.369 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.074     ; 1.426      ;
; 17.612 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.074     ; 1.183      ;
; 17.634 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.161      ;
; 17.646 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.149      ;
; 17.657 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.074     ; 1.138      ;
; 18.025 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 18.867       ; -0.074     ; 0.770      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                                                      ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.380 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[3]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[3]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[4]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[4]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[5]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[5]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[6]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[6]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[7]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[7]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; cache_ctrl:uut_cache|rd_bstop_fifo                                                                                                                  ; cache_ctrl:uut_cache|rd_bstop_fifo                                                                                                                                                           ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; cache_ctrl:uut_cache|rd_bstop_fifo_clr                                                                                                              ; cache_ctrl:uut_cache|rd_bstop_fifo_clr                                                                                                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; cache_ctrl:uut_cache|bstop_en                                                                                                                       ; cache_ctrl:uut_cache|bstop_en                                                                                                                                                                ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; cache_ctrl:uut_cache|flag                                                                                                                           ; cache_ctrl:uut_cache|flag                                                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                          ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[0]                                                                                           ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[0]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_col_addr[8]                                                                                           ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_col_addr[8]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_col_addr[8]                                                                                           ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_col_addr[8]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[0]                                                                                          ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[0]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[0]                                                                                          ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[0]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[1]                                                                                          ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[1]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[1]                                                                                          ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[1]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.381 ; cache_ctrl:uut_cache|rd_reqr_d                                                                                                                      ; cache_ctrl:uut_cache|rd_reqr_d                                                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|full_dff                               ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|full_dff                                                                        ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[0]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[0]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[1]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[1]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[2]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[2]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|usedw_is_0_dff                         ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|usedw_is_0_dff                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; cache_ctrl:uut_cache|cnt_rst_r                                                                                                                      ; cache_ctrl:uut_cache|cnt_rst_r                                                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; cache_ctrl:uut_cache|cnt_r_en                                                                                                                       ; cache_ctrl:uut_cache|cnt_r_en                                                                                                                                                                ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; cache_ctrl:uut_cache|rd_reqr                                                                                                                        ; cache_ctrl:uut_cache|rd_reqr                                                                                                                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; cache_ctrl:uut_cache|wr_reqr_d                                                                                                                      ; cache_ctrl:uut_cache|wr_reqr_d                                                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; cache_ctrl:uut_cache|cnt_rst_w                                                                                                                      ; cache_ctrl:uut_cache|cnt_rst_w                                                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|a_fefifo_08f:fifo_state|b_full        ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; cache_ctrl:uut_cache|w_sclr1                                                                                                                        ; cache_ctrl:uut_cache|w_sclr1                                                                                                                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; cache_ctrl:uut_cache|wr_reqr1                                                                                                                       ; cache_ctrl:uut_cache|wr_reqr1                                                                                                                                                                ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1100                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1100                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                                                        ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; cache_ctrl:uut_cache|cnt_led[25]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[25]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.395 ; cache_ctrl:uut_cache|cnt_led2[0]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led2[0]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.396 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|rd_ptr_lsb                             ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|rd_ptr_lsb                                                                      ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.396 ; cache_ctrl:uut_cache|cnt_led[0]                                                                                                                     ; cache_ctrl:uut_cache|cnt_led[0]                                                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.433 ; cache_ctrl:uut_cache|flag                                                                                                                           ; cache_ctrl:uut_cache|bstop_en                                                                                                                                                                ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.722      ;
; 0.479 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.767      ;
; 0.578 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.252      ;
; 0.580 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.255      ;
; 0.595 ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]    ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ram_block2a0~porta_address_reg0 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.264      ;
; 0.598 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.886      ;
; 0.598 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[12]                                                                                          ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[12]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.887      ;
; 0.599 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]     ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.274      ;
; 0.610 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                         ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.285      ;
; 0.612 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]     ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.287      ;
; 0.612 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_n8b:rd_ptr_msb|counter_reg_bit[1] ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[2]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.901      ;
; 0.612 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[14]                                                                                          ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[14]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.900      ;
; 0.613 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1110                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.901      ;
; 0.614 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10001                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.903      ;
; 0.616 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.290      ;
; 0.618 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]     ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.293      ;
; 0.619 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                         ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.294      ;
; 0.625 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.914      ;
; 0.626 ; cache_ctrl:uut_cache|wr_reqr2                                                                                                                       ; cache_ctrl:uut_cache|wr_reqr                                                                                                                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.627 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01001                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.916      ;
; 0.632 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]     ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.307      ;
; 0.637 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]     ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.312      ;
; 0.653 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                                                                         ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.328      ;
; 0.653 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00101                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.661 ; cache_ctrl:uut_cache|cnt_led2[14]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[14]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.950      ;
; 0.661 ; cache_ctrl:uut_cache|cnt_led2[12]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[12]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.950      ;
; 0.661 ; cache_ctrl:uut_cache|cnt_led2[2]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led2[2]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.950      ;
; 0.662 ; cache_ctrl:uut_cache|cnt_led2[18]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[18]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.951      ;
; 0.662 ; cache_ctrl:uut_cache|cnt_led2[10]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[10]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.951      ;
; 0.662 ; cache_ctrl:uut_cache|cnt_led2[4]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led2[4]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.951      ;
; 0.662 ; cache_ctrl:uut_cache|cnt_led[12]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[12]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.950      ;
; 0.662 ; cache_ctrl:uut_cache|cnt_led[10]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[10]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.950      ;
; 0.663 ; cache_ctrl:uut_cache|cnt_led2[26]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[26]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.952      ;
; 0.663 ; cache_ctrl:uut_cache|cnt_led2[20]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[20]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.952      ;
; 0.663 ; cache_ctrl:uut_cache|cnt_led[16]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[16]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.663 ; cache_ctrl:uut_cache|cnt_led[8]                                                                                                                     ; cache_ctrl:uut_cache|cnt_led[8]                                                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.663 ; cache_ctrl:uut_cache|cnt_led[2]                                                                                                                     ; cache_ctrl:uut_cache|cnt_led[2]                                                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.664 ; cache_ctrl:uut_cache|cnt_led2[16]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[16]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.953      ;
; 0.664 ; cache_ctrl:uut_cache|cnt_led2[5]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led2[5]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.953      ;
; 0.664 ; cache_ctrl:uut_cache|cnt_led[24]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[24]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.664 ; cache_ctrl:uut_cache|cnt_led[18]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[18]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.664 ; cache_ctrl:uut_cache|cnt_led[14]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[14]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.665 ; cache_ctrl:uut_cache|cnt_led2[21]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[21]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.954      ;
; 0.665 ; cache_ctrl:uut_cache|cnt_led2[8]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led2[8]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.954      ;
; 0.665 ; cache_ctrl:uut_cache|cnt_led2[6]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led2[6]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.954      ;
; 0.665 ; cache_ctrl:uut_cache|cnt_led[3]                                                                                                                     ; cache_ctrl:uut_cache|cnt_led[3]                                                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.395 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 0.000        ; 0.074      ; 0.684      ;
; 0.598 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.074      ; 0.887      ;
; 0.676 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.074      ; 0.965      ;
; 0.681 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.074      ; 0.970      ;
; 0.682 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.074      ; 0.971      ;
; 0.685 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.074      ; 0.974      ;
; 0.696 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 0.000        ; 0.074      ; 0.985      ;
; 0.699 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 0.000        ; 0.074      ; 0.988      ;
; 0.715 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.074      ; 1.004      ;
; 0.814 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.074      ; 1.103      ;
; 0.952 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.074      ; 1.241      ;
; 0.995 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.284      ;
; 0.996 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.285      ;
; 1.000 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.289      ;
; 1.001 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.290      ;
; 1.005 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.294      ;
; 1.010 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.299      ;
; 1.011 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.300      ;
; 1.016 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.305      ;
; 1.059 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.074      ; 1.348      ;
; 1.087 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.074      ; 1.376      ;
; 1.097 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.386      ;
; 1.117 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.406      ;
; 1.118 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.407      ;
; 1.122 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.411      ;
; 1.132 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.421      ;
; 1.133 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.422      ;
; 1.402 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.691      ;
; 1.402 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.691      ;
; 1.402 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.691      ;
; 1.402 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.691      ;
; 1.532 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.821      ;
; 1.532 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.821      ;
; 1.532 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.821      ;
; 1.664 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.953      ;
; 1.664 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.953      ;
; 1.664 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.953      ;
; 1.664 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.953      ;
; 1.664 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 0.000        ; 0.074      ; 1.953      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+--------+---------------------------------+-----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                         ; Launch Clock ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; 12.037 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.684     ; 4.098      ;
; 12.038 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[0]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.707     ; 4.074      ;
; 12.038 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[12]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.707     ; 4.074      ;
; 12.038 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[10]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.707     ; 4.074      ;
; 12.038 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[9]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.707     ; 4.074      ;
; 12.038 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[11]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.707     ; 4.074      ;
; 12.038 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[8]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.707     ; 4.074      ;
; 12.038 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[6]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.707     ; 4.074      ;
; 12.038 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[7]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.707     ; 4.074      ;
; 12.038 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[4]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.707     ; 4.074      ;
; 12.038 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[5]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.707     ; 4.074      ;
; 12.038 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[3]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.707     ; 4.074      ;
; 12.038 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[1]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.707     ; 4.074      ;
; 12.038 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[2]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.707     ; 4.074      ;
; 12.038 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.699     ; 4.082      ;
; 12.038 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|dqm                                      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.683     ; 4.098      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.720     ; 4.060      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.725     ; 4.055      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.720     ; 4.060      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1110  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.720     ; 4.060      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1100  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.723     ; 4.057      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.721     ; 4.059      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.723     ; 4.057      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.724     ; 4.056      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.720     ; 4.060      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.720     ; 4.060      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.720     ; 4.060      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.723     ; 4.057      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.723     ; 4.057      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.723     ; 4.057      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.723     ; 4.057      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.723     ; 4.057      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.721     ; 4.059      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[8]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.726     ; 4.054      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|rd_bstop_fifo                              ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.726     ; 4.054      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[4]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.726     ; 4.054      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.720     ; 4.060      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.720     ; 4.060      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.720     ; 4.060      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.720     ; 4.060      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[0]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.726     ; 4.054      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[2]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.726     ; 4.054      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[1]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.726     ; 4.054      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[7]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.726     ; 4.054      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[5]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.726     ; 4.054      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[6]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.726     ; 4.054      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r[3]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.726     ; 4.054      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.714     ; 4.066      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|wr_reqr_d                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.724     ; 4.056      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.723     ; 4.057      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10011 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.721     ; 4.059      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.721     ; 4.059      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|rd_bstop_fifo_clr                          ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.726     ; 4.054      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|bstop_en                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.726     ; 4.054      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01101 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.720     ; 4.060      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01001 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.721     ; 4.059      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00101 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.721     ; 4.059      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10001 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.721     ; 4.059      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00001 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.719     ; 4.061      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.724     ; 4.056      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00111 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.721     ; 4.059      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.720     ; 4.060      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01011 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.721     ; 4.059      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00011 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.725     ; 4.055      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|flag                                       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.726     ; 4.054      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.720     ; 4.060      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.721     ; 4.059      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.720     ; 4.060      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.720     ; 4.060      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.720     ; 4.060      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.720     ; 4.060      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.721     ; 4.059      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.721     ; 4.059      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[7]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.714     ; 4.066      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.719     ; 4.061      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[1]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.714     ; 4.066      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[2]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.714     ; 4.066      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[0]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.714     ; 4.066      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[5]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.714     ; 4.066      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[3]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.714     ; 4.066      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[6]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.714     ; 4.066      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[4]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.714     ; 4.066      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[9]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.714     ; 4.066      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[10]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.714     ; 4.066      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[8]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.714     ; 4.066      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[8]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.724     ; 4.056      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[4]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.724     ; 4.056      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[2]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.724     ; 4.056      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[3]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.724     ; 4.056      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[0]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.724     ; 4.056      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[1]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.724     ; 4.056      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[7]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.724     ; 4.056      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[5]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.724     ; 4.056      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[6]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.724     ; 4.056      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_rst_w                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.724     ; 4.056      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[8]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.718     ; 4.062      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[9]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.718     ; 4.062      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[3]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.718     ; 4.062      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[4]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.718     ; 4.062      ;
; 12.039 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[1]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -2.718     ; 4.062      ;
+--------+---------------------------------+-----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+---------------------------------+-----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                         ; Launch Clock ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; 5.545 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[0]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.678      ;
; 5.545 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[12]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.678      ;
; 5.545 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[10]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.678      ;
; 5.545 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[9]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.678      ;
; 5.545 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[11]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.678      ;
; 5.545 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[8]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.678      ;
; 5.545 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[6]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.678      ;
; 5.545 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[7]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.678      ;
; 5.545 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[4]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.678      ;
; 5.545 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[5]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.678      ;
; 5.545 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[3]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.678      ;
; 5.545 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[1]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.678      ;
; 5.545 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[2]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.678      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_col_addr[8]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.161     ; 3.680      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_col_addr[8]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.161     ; 3.680      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.679      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.161     ; 3.680      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.679      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.679      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[0]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.167     ; 3.674      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[0]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.679      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.679      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[1]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.167     ; 3.674      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[1]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.162     ; 3.679      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.167     ; 3.674      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.167     ; 3.674      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.169     ; 3.672      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.169     ; 3.672      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.169     ; 3.672      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.169     ; 3.672      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.169     ; 3.672      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.169     ; 3.672      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.163     ; 3.678      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.169     ; 3.672      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.161     ; 3.680      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.161     ; 3.680      ;
; 5.546 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[12]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.167     ; 3.674      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00001 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.175     ; 3.667      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[7]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.175     ; 3.667      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[1]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[2]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[0]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[5]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[3]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[6]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[4]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[9]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[10]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[8]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[0]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.175     ; 3.667      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[0]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[12]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[3]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[2]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[1]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[4]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[7]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[5]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[6]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[11]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[10]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[9]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.547 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[8]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.170     ; 3.672      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.176     ; 3.667      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.181     ; 3.662      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.176     ; 3.667      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1110  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.176     ; 3.667      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1100  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.180     ; 3.663      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.177     ; 3.666      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.180     ; 3.663      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.180     ; 3.663      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.176     ; 3.667      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.176     ; 3.667      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.176     ; 3.667      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.180     ; 3.663      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.180     ; 3.663      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.180     ; 3.663      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.180     ; 3.663      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.180     ; 3.663      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.661      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.177     ; 3.666      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|rd_bstop_fifo                              ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.661      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.661      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.661      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.176     ; 3.667      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.176     ; 3.667      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.176     ; 3.667      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.176     ; 3.667      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.180     ; 3.663      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10011 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.177     ; 3.666      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.177     ; 3.666      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|bstop_en                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.661      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01101 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.176     ; 3.667      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01001 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.177     ; 3.666      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00101 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.177     ; 3.666      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10001 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.177     ; 3.666      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.180     ; 3.663      ;
; 5.548 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00111 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.177     ; 3.666      ;
+-------+---------------------------------+-----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+-----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+-----------------------------------------------------------------+
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[0]      ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[1]      ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]     ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[12]    ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]     ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]     ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]     ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]     ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]     ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]     ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]     ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]     ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]     ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[0]       ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[10]      ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[11]      ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[12]      ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[1]       ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[2]       ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[3]       ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[4]       ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[5]       ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[6]       ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[7]       ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[8]       ;
; 9.124 ; 9.340        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[9]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_col_addr[8]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[0]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[10]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[11]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[12]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[1]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[2]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[3]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[4]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[5]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[6]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[7]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[8]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[9]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]    ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]    ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[0]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[1]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_col_addr[8]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[0]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[0]         ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[10]        ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[1]         ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[2]         ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[3]         ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[4]         ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[5]         ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[6]         ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[7]         ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[8]         ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[9]         ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]       ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000 ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00001 ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010 ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100 ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110 ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100 ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01101 ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110 ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111 ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010 ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011  ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1110  ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[0]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[10]     ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[11]     ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[12]     ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[13]     ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[14]     ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[1]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[2]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[3]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[4]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[5]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[6]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[7]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[8]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[9]      ;
; 9.125 ; 9.341        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; 9.197  ; 9.381        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[0]                                              ;
; 9.197  ; 9.381        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[1]                                              ;
; 9.197  ; 9.381        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[2]                                              ;
; 9.197  ; 9.381        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[3]                                              ;
; 9.197  ; 9.381        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[4]                                              ;
; 9.197  ; 9.381        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[5]                                              ;
; 9.197  ; 9.381        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|sysrst_nr1                                                ;
; 9.267  ; 9.483        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[0]                                              ;
; 9.267  ; 9.483        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[1]                                              ;
; 9.267  ; 9.483        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[2]                                              ;
; 9.267  ; 9.483        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[3]                                              ;
; 9.267  ; 9.483        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[4]                                              ;
; 9.267  ; 9.483        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[5]                                              ;
; 9.267  ; 9.483        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|sysrst_nr1                                                ;
; 9.280  ; 9.280        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.280  ; 9.280        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.280  ; 9.280        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.322  ; 9.322        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                    ;
; 9.325  ; 9.325        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 9.325  ; 9.325        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 9.330  ; 9.330        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[0]|clk                                                   ;
; 9.330  ; 9.330        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[1]|clk                                                   ;
; 9.330  ; 9.330        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[2]|clk                                                   ;
; 9.330  ; 9.330        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[3]|clk                                                   ;
; 9.330  ; 9.330        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[4]|clk                                                   ;
; 9.330  ; 9.330        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[5]|clk                                                   ;
; 9.330  ; 9.330        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|sysrst_nr1|clk                                                     ;
; 9.350  ; 9.350        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.433  ; 9.433        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                    ;
; 9.434  ; 9.434        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                    ;
; 9.516  ; 9.516        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.537  ; 9.537        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[0]|clk                                                   ;
; 9.537  ; 9.537        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[1]|clk                                                   ;
; 9.537  ; 9.537        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[2]|clk                                                   ;
; 9.537  ; 9.537        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[3]|clk                                                   ;
; 9.537  ; 9.537        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[4]|clk                                                   ;
; 9.537  ; 9.537        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[5]|clk                                                   ;
; 9.537  ; 9.537        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|sysrst_nr1|clk                                                     ;
; 9.542  ; 9.542        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 9.542  ; 9.542        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 9.545  ; 9.545        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                    ;
; 9.583  ; 9.583        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.583  ; 9.583        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.583  ; 9.583        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|observablevcoout ;
; 14.867 ; 18.867       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                            ;
; 16.380 ; 18.867       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[0]                                              ;
; 16.380 ; 18.867       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[1]                                              ;
; 16.380 ; 18.867       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[2]                                              ;
; 16.380 ; 18.867       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[3]                                              ;
; 16.380 ; 18.867       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[4]                                              ;
; 16.380 ; 18.867       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[5]                                              ;
; 16.380 ; 18.867       ; 2.487          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|sysrst_nr1                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                      ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; conn_f_in[*]    ; clk        ; 6.262 ; 6.548 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[0]   ; clk        ; 4.049 ; 4.257 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[1]   ; clk        ; 4.036 ; 4.257 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[2]   ; clk        ; 3.921 ; 4.073 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[3]   ; clk        ; 4.052 ; 4.266 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[4]   ; clk        ; 4.015 ; 4.213 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[5]   ; clk        ; 4.202 ; 4.336 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[6]   ; clk        ; 4.224 ; 4.330 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[7]   ; clk        ; 4.215 ; 4.361 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[8]   ; clk        ; 3.823 ; 3.988 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[9]   ; clk        ; 4.201 ; 4.303 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[10]  ; clk        ; 4.218 ; 4.359 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[11]  ; clk        ; 4.484 ; 4.585 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[12]  ; clk        ; 4.197 ; 4.363 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[13]  ; clk        ; 3.749 ; 3.943 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[14]  ; clk        ; 4.182 ; 4.340 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[15]  ; clk        ; 6.262 ; 6.548 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; rw_cmd          ; clk        ; 6.255 ; 6.608 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 4.894 ; 5.093 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 4.829 ; 5.052 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 4.777 ; 4.989 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 4.894 ; 5.093 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 4.260 ; 4.432 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 4.290 ; 4.505 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 4.241 ; 4.416 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 4.541 ; 4.619 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 4.609 ; 4.776 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 4.500 ; 4.602 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 4.279 ; 4.426 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 4.237 ; 4.396 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 4.288 ; 4.507 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 4.455 ; 4.691 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 4.731 ; 4.913 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 4.847 ; 5.043 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 4.832 ; 5.014 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                         ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; conn_f_in[*]    ; clk        ; -2.996 ; -3.183 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[0]   ; clk        ; -3.279 ; -3.483 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[1]   ; clk        ; -3.267 ; -3.482 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[2]   ; clk        ; -3.156 ; -3.307 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[3]   ; clk        ; -3.282 ; -3.491 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[4]   ; clk        ; -3.246 ; -3.439 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[5]   ; clk        ; -3.432 ; -3.561 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[6]   ; clk        ; -3.453 ; -3.555 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[7]   ; clk        ; -3.444 ; -3.584 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[8]   ; clk        ; -3.068 ; -3.226 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[9]   ; clk        ; -3.430 ; -3.528 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[10]  ; clk        ; -3.446 ; -3.581 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[11]  ; clk        ; -3.701 ; -3.799 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[12]  ; clk        ; -3.426 ; -3.585 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[13]  ; clk        ; -2.996 ; -3.183 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[14]  ; clk        ; -3.412 ; -3.564 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[15]  ; clk        ; -3.832 ; -3.917 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; rw_cmd          ; clk        ; -3.981 ; -4.179 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; -3.455 ; -3.603 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; -4.023 ; -4.233 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; -3.974 ; -4.173 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; -4.085 ; -4.272 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; -3.477 ; -3.637 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; -3.506 ; -3.707 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; -3.458 ; -3.622 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; -3.747 ; -3.817 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; -3.811 ; -3.967 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; -3.707 ; -3.800 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; -3.495 ; -3.631 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; -3.455 ; -3.603 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; -3.504 ; -3.709 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; -3.664 ; -3.886 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; -3.930 ; -4.101 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; -4.041 ; -4.225 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; -4.027 ; -4.197 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; conn_f_out[*]   ; clk        ; 6.940  ; 6.613  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[0]  ; clk        ; 5.767  ; 5.277  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[1]  ; clk        ; 6.431  ; 5.804  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[2]  ; clk        ; 5.208  ; 4.894  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[3]  ; clk        ; 5.958  ; 5.538  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[4]  ; clk        ; 6.642  ; 5.935  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[5]  ; clk        ; 6.854  ; 6.613  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[6]  ; clk        ; 6.403  ; 5.957  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[7]  ; clk        ; 5.612  ; 5.388  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[8]  ; clk        ; 6.071  ; 5.702  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[9]  ; clk        ; 5.948  ; 5.503  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[10] ; clk        ; 6.750  ; 6.236  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[11] ; clk        ; 6.620  ; 6.058  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[12] ; clk        ; 6.205  ; 5.852  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[13] ; clk        ; 6.266  ; 5.767  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[14] ; clk        ; 6.940  ; 6.323  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[15] ; clk        ; 5.931  ; 5.672  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; led1            ; clk        ; 10.321 ; 10.036 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk        ; 4.972  ; 5.387  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk        ; 4.637  ; 4.903  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk        ; 4.435  ; 4.757  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk        ; 4.439  ; 4.744  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk        ; 4.769  ; 5.092  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk        ; 4.972  ; 5.387  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk        ; 4.425  ; 4.735  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk        ; 4.690  ; 5.077  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk        ; 4.250  ; 4.471  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk        ; 4.629  ; 4.994  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk        ; 4.437  ; 4.755  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk        ; 4.699  ; 5.031  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk        ; 4.530  ; 4.808  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; clk        ; 4.924  ; 5.367  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; clk        ; 4.446  ; 4.733  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; clk        ; 4.410  ; 4.729  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; clk        ; 4.446  ; 4.733  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk        ; 4.196  ; 4.420  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; clk        ; 4.042  ; 3.840  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; clk        ; 3.844  ; 4.059  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 6.144  ; 5.768  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 6.081  ; 5.705  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 6.144  ; 5.768  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 5.258  ; 4.882  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 4.985  ; 4.609  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 4.985  ; 4.609  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 4.975  ; 4.599  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 5.492  ; 5.116  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 5.492  ; 5.116  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 5.492  ; 5.116  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 5.519  ; 5.143  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 4.985  ; 4.609  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 4.975  ; 4.599  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 4.587  ; 4.224  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 6.062  ; 5.686  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 6.101  ; 5.725  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 6.081  ; 5.705  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm       ; clk        ; 3.841  ; 4.045  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk        ; 5.187  ; 5.655  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk        ; 4.661  ; 5.052  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk        ; 12.314 ;        ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ;        ; 12.094 ; Fall       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; conn_f_out[*]   ; clk        ; 4.708  ; 4.403  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[0]  ; clk        ; 5.245  ; 4.771  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[1]  ; clk        ; 5.883  ; 5.277  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[2]  ; clk        ; 4.708  ; 4.403  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[3]  ; clk        ; 5.428  ; 5.020  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[4]  ; clk        ; 6.084  ; 5.402  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[5]  ; clk        ; 6.303  ; 6.071  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[6]  ; clk        ; 5.870  ; 5.441  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[7]  ; clk        ; 5.110  ; 4.893  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[8]  ; clk        ; 5.549  ; 5.195  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[9]  ; clk        ; 5.432  ; 5.004  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[10] ; clk        ; 6.201  ; 5.708  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[11] ; clk        ; 6.077  ; 5.537  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[12] ; clk        ; 5.679  ; 5.340  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[13] ; clk        ; 5.737  ; 5.257  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[14] ; clk        ; 6.384  ; 5.791  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[15] ; clk        ; 5.416  ; 5.168  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; led1            ; clk        ; 9.598  ; 9.452  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk        ; 3.763  ; 3.979  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk        ; 4.134  ; 4.394  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk        ; 3.941  ; 4.254  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk        ; 3.945  ; 4.241  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk        ; 4.261  ; 4.576  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk        ; 4.457  ; 4.859  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk        ; 3.932  ; 4.234  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk        ; 4.185  ; 4.561  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk        ; 3.763  ; 3.979  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk        ; 4.127  ; 4.481  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk        ; 3.942  ; 4.252  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk        ; 4.194  ; 4.517  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk        ; 4.032  ; 4.302  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; clk        ; 4.410  ; 4.839  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; clk        ; 3.917  ; 4.227  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; clk        ; 3.917  ; 4.227  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; clk        ; 3.951  ; 4.230  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk        ; 3.711  ; 3.929  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; clk        ; 3.566  ; 3.369  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; clk        ; 3.373  ; 3.582  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 3.889  ; 3.528  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 4.633  ; 4.312  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 4.922  ; 4.553  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 4.417  ; 4.056  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 4.221  ; 3.860  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 4.221  ; 3.860  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 4.211  ; 3.850  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 4.511  ; 4.137  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 4.483  ; 4.106  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 4.582  ; 4.221  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 4.234  ; 3.934  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 4.003  ; 3.768  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 4.211  ; 3.850  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 3.889  ; 3.528  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 5.006  ; 4.645  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 4.530  ; 4.186  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 5.024  ; 4.663  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm       ; clk        ; 3.370  ; 3.570  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk        ; 4.663  ; 5.116  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk        ; 4.157  ; 4.536  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk        ; 11.895 ;        ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ;        ; 11.679 ; Fall       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                            ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 15.090 ; 0.000         ;
; clk                                                                  ; 17.881 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                            ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.165 ; 0.000         ;
; clk                                                                  ; 0.173 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                         ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 15.156 ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                         ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 2.940 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                             ;
+----------------------------------------------------------------------+-------+---------------+
; Clock                                                                ; Slack ; End Point TNS ;
+----------------------------------------------------------------------+-------+---------------+
; clk                                                                  ; 8.700 ; 0.000         ;
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 9.186 ; 0.000         ;
+----------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                                                                      ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 15.090 ; sys_ctrl:uut_sysctrl|sysrst_nr1                                ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                                                        ; clk                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.586     ; 2.128      ;
; 15.148 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.043     ; 3.663      ;
; 15.177 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.043     ; 3.634      ;
; 15.210 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.604      ;
; 15.239 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.575      ;
; 15.241 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[6]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.043     ; 3.570      ;
; 15.245 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[5]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.043     ; 3.566      ;
; 15.256 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.554      ;
; 15.256 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.554      ;
; 15.256 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[2]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.554      ;
; 15.256 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.554      ;
; 15.256 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.554      ;
; 15.256 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.554      ;
; 15.256 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[6]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.554      ;
; 15.256 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[7]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.554      ;
; 15.266 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.544      ;
; 15.266 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.548      ;
; 15.275 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100 ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ram_block2a0~portb_address_reg0 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.109      ; 3.710      ;
; 15.295 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.515      ;
; 15.295 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.519      ;
; 15.303 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[6]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.511      ;
; 15.307 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[5]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.507      ;
; 15.309 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[4]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.043     ; 3.502      ;
; 15.313 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[3]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.043     ; 3.498      ;
; 15.314 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.496      ;
; 15.318 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.495      ;
; 15.318 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.495      ;
; 15.318 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[2]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.495      ;
; 15.318 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.495      ;
; 15.318 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.495      ;
; 15.318 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.495      ;
; 15.318 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[6]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.495      ;
; 15.318 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[7]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.495      ;
; 15.329 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ram_block2a0~portb_address_reg0 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.106      ; 3.653      ;
; 15.343 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.467      ;
; 15.359 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[6]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.451      ;
; 15.359 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[6]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.455      ;
; 15.363 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[5]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.447      ;
; 15.363 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[5]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.451      ;
; 15.366 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.448      ;
; 15.368 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|usedw_is_1_dff                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.043     ; 3.443      ;
; 15.371 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[4]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.443      ;
; 15.374 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.045     ; 3.435      ;
; 15.374 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.439      ;
; 15.374 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.045     ; 3.435      ;
; 15.374 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.439      ;
; 15.374 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[2]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.045     ; 3.435      ;
; 15.374 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[2]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.439      ;
; 15.374 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.045     ; 3.435      ;
; 15.374 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.439      ;
; 15.374 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.045     ; 3.435      ;
; 15.374 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.439      ;
; 15.374 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.045     ; 3.435      ;
; 15.374 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.439      ;
; 15.374 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[6]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.045     ; 3.435      ;
; 15.374 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[6]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.439      ;
; 15.374 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[7]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.045     ; 3.435      ;
; 15.374 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[7]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.439      ;
; 15.375 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ram_block2a0~portb_address_reg0 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.105      ; 3.606      ;
; 15.375 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[3]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.439      ;
; 15.377 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[2]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.043     ; 3.434      ;
; 15.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[0]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.043     ; 3.431      ;
; 15.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[1]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.043     ; 3.431      ;
; 15.395 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.419      ;
; 15.398 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011 ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ram_block2a0~portb_address_reg0 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.105      ; 3.583      ;
; 15.402 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.411      ;
; 15.406 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.407      ;
; 15.407 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.406      ;
; 15.407 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[6]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.403      ;
; 15.408 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[12]                                                                                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.405      ;
; 15.408 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.041     ; 3.405      ;
; 15.411 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[5]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.399      ;
; 15.413 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.047     ; 3.394      ;
; 15.422 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.045     ; 3.387      ;
; 15.422 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.045     ; 3.387      ;
; 15.422 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[2]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.045     ; 3.387      ;
; 15.422 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.045     ; 3.387      ;
; 15.422 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.045     ; 3.387      ;
; 15.422 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.045     ; 3.387      ;
; 15.422 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[6]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.045     ; 3.387      ;
; 15.422 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1101 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[7]                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.045     ; 3.387      ;
; 15.426 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_we_reg                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.135      ; 3.585      ;
; 15.426 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.135      ; 3.585      ;
; 15.427 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.383      ;
; 15.427 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[4]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.383      ;
; 15.427 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[4]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.387      ;
; 15.428 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.138      ; 3.586      ;
; 15.430 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|usedw_is_1_dff                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.384      ;
; 15.431 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[3]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.379      ;
; 15.431 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[3]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.383      ;
; 15.439 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[2]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.375      ;
; 15.442 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1110 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.047     ; 3.365      ;
; 15.442 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[0]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.372      ;
; 15.442 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[1]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.372      ;
; 15.445 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|empty_dff                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.365      ;
; 15.447 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111 ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ram_block2a0~portb_address_reg0 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.105      ; 3.534      ;
; 15.447 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010 ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ram_block2a0~portb_address_reg0 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; 0.109      ; 3.538      ;
; 15.456 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[7]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.044     ; 3.354      ;
; 15.456 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.038     ; 3.360      ;
; 15.459 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_497:usedw_counter|counter_reg_bit[6]                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -0.040     ; 3.355      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                    ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 17.881 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.037     ; 0.936      ;
; 17.881 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.936      ;
; 17.881 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.936      ;
; 17.881 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.936      ;
; 17.881 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.936      ;
; 17.881 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.936      ;
; 17.881 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.936      ;
; 17.918 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.899      ;
; 17.964 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.853      ;
; 17.966 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.851      ;
; 17.982 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.835      ;
; 17.982 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.835      ;
; 17.986 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.831      ;
; 17.992 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.037     ; 0.825      ;
; 17.992 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.825      ;
; 17.992 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.825      ;
; 17.992 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.825      ;
; 17.992 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.825      ;
; 17.992 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.825      ;
; 17.992 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.825      ;
; 17.998 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.819      ;
; 17.999 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.818      ;
; 18.032 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.785      ;
; 18.034 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.783      ;
; 18.044 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.037     ; 0.773      ;
; 18.044 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.773      ;
; 18.044 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.773      ;
; 18.044 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.773      ;
; 18.044 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.773      ;
; 18.044 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.773      ;
; 18.066 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.751      ;
; 18.067 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.750      ;
; 18.129 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.037     ; 0.688      ;
; 18.153 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.037     ; 0.664      ;
; 18.267 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.550      ;
; 18.270 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.547      ;
; 18.271 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 18.867       ; -0.037     ; 0.546      ;
; 18.279 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.538      ;
; 18.458 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 18.867       ; -0.037     ; 0.359      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                                                      ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; 0.165 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                          ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[0]                                                                                          ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[0]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[1]                                                                                          ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[1]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|rd_reqr_d                                                                                                                      ; cache_ctrl:uut_cache|rd_reqr_d                                                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|full_dff                               ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|full_dff                                                                        ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[0]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[0]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[1]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[1]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[2]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[2]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[3]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[3]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[4]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[4]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[5]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[5]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[6]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[6]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[7]                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[7]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|usedw_is_0_dff                         ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|usedw_is_0_dff                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|rd_bstop_fifo                                                                                                                  ; cache_ctrl:uut_cache|rd_bstop_fifo                                                                                                                                                           ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|cnt_rst_r                                                                                                                      ; cache_ctrl:uut_cache|cnt_rst_r                                                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|cnt_r_en                                                                                                                       ; cache_ctrl:uut_cache|cnt_r_en                                                                                                                                                                ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|rd_reqr                                                                                                                        ; cache_ctrl:uut_cache|rd_reqr                                                                                                                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|wr_reqr_d                                                                                                                      ; cache_ctrl:uut_cache|wr_reqr_d                                                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|bstop_en                                                                                                                       ; cache_ctrl:uut_cache|bstop_en                                                                                                                                                                ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|flag                                                                                                                           ; cache_ctrl:uut_cache|flag                                                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|cnt_rst_w                                                                                                                      ; cache_ctrl:uut_cache|cnt_rst_w                                                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|a_fefifo_08f:fifo_state|b_full        ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|w_sclr1                                                                                                                        ; cache_ctrl:uut_cache|w_sclr1                                                                                                                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|wr_reqr1                                                                                                                       ; cache_ctrl:uut_cache|wr_reqr1                                                                                                                                                                ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[0]                                                                                           ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[0]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; cache_ctrl:uut_cache|cnt_led[25]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[25]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_col_addr[8]                                                                                           ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_col_addr[8]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_col_addr[8]                                                                                           ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_col_addr[8]                                                                                                                                    ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[0]                                                                                          ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[0]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[1]                                                                                          ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[1]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.167 ; cache_ctrl:uut_cache|rd_bstop_fifo_clr                                                                                                              ; cache_ctrl:uut_cache|rd_bstop_fifo_clr                                                                                                                                                       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1100                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1100                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                                                        ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.173 ; cache_ctrl:uut_cache|cnt_led2[0]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led2[0]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.173 ; cache_ctrl:uut_cache|cnt_led[0]                                                                                                                     ; cache_ctrl:uut_cache|cnt_led[0]                                                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.174 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|rd_ptr_lsb                             ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|rd_ptr_lsb                                                                      ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.180 ; cache_ctrl:uut_cache|flag                                                                                                                           ; cache_ctrl:uut_cache|bstop_en                                                                                                                                                                ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.189 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.225 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.571      ;
; 0.226 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.571      ;
; 0.233 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[4]     ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.581      ;
; 0.238 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                         ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.584      ;
; 0.238 ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[5]    ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ram_block2a0~porta_address_reg0 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.581      ;
; 0.239 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[5]     ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.587      ;
; 0.241 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                         ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.587      ;
; 0.242 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[12]                                                                                          ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[12]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.244 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.589      ;
; 0.247 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[0]     ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.595      ;
; 0.247 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[1]     ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.595      ;
; 0.247 ; cache_ctrl:uut_cache|wr_reqr2                                                                                                                       ; cache_ctrl:uut_cache|wr_reqr                                                                                                                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.389      ;
; 0.249 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[14]                                                                                          ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[14]                                                                                                                                   ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.251 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_n8b:rd_ptr_msb|counter_reg_bit[1] ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|low_addressa[2]                                                                 ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.393      ;
; 0.251 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10001                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.253 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.253 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1110                                                                                      ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                                                               ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.254 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.256 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01001                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.257 ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|cntr_o8b:wr_ptr|counter_reg_bit[3]     ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.605      ;
; 0.263 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                                                                         ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.609      ;
; 0.266 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00101                                                                                     ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.407      ;
; 0.267 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                        ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.613      ;
; 0.269 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                                                                         ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.615      ;
; 0.271 ; cache_ctrl:uut_cache|cnt_led2[14]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[14]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.271 ; cache_ctrl:uut_cache|cnt_led2[12]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[12]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.271 ; cache_ctrl:uut_cache|cnt_led[12]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[12]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.271 ; cache_ctrl:uut_cache|cnt_led[10]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[10]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.272 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                         ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.618      ;
; 0.272 ; cache_ctrl:uut_cache|cnt_led2[18]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[18]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.272 ; cache_ctrl:uut_cache|cnt_led2[10]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[10]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.272 ; cache_ctrl:uut_cache|cnt_led2[4]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led2[4]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.272 ; cache_ctrl:uut_cache|cnt_led2[2]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led2[2]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.272 ; cache_ctrl:uut_cache|cnt_led[18]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[18]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.272 ; cache_ctrl:uut_cache|cnt_led[16]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[16]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.272 ; cache_ctrl:uut_cache|cnt_led[14]                                                                                                                    ; cache_ctrl:uut_cache|cnt_led[14]                                                                                                                                                             ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.272 ; cache_ctrl:uut_cache|cnt_led[8]                                                                                                                     ; cache_ctrl:uut_cache|cnt_led[8]                                                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.272 ; cache_ctrl:uut_cache|cnt_led[2]                                                                                                                     ; cache_ctrl:uut_cache|cnt_led[2]                                                                                                                                                              ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.273 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                         ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.619      ;
; 0.273 ; cache_ctrl:uut_cache|cnt_led2[26]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[26]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.273 ; cache_ctrl:uut_cache|cnt_led2[21]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[21]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.273 ; cache_ctrl:uut_cache|cnt_led2[20]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[20]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.273 ; cache_ctrl:uut_cache|cnt_led2[16]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[16]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.273 ; cache_ctrl:uut_cache|cnt_led2[15]                                                                                                                   ; cache_ctrl:uut_cache|cnt_led2[15]                                                                                                                                                            ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.245 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.386      ;
; 0.279 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.282 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.423      ;
; 0.282 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.423      ;
; 0.283 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.284 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.285 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.298 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.439      ;
; 0.334 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.475      ;
; 0.400 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.541      ;
; 0.428 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.569      ;
; 0.431 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.572      ;
; 0.437 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.578      ;
; 0.437 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.578      ;
; 0.440 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.581      ;
; 0.440 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.581      ;
; 0.441 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.582      ;
; 0.443 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.444 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.472 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|sysrst_nr1   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.613      ;
; 0.491 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.632      ;
; 0.494 ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.635      ;
; 0.503 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.644      ;
; 0.503 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.644      ;
; 0.506 ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.647      ;
; 0.506 ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.647      ;
; 0.623 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.764      ;
; 0.623 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.764      ;
; 0.623 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.764      ;
; 0.623 ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.764      ;
; 0.677 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.818      ;
; 0.677 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.818      ;
; 0.677 ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.818      ;
; 0.730 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[4] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.871      ;
; 0.730 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[3] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.871      ;
; 0.730 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[0] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.871      ;
; 0.730 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[2] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.871      ;
; 0.730 ; sys_ctrl:uut_sysctrl|cnt_delay[5] ; sys_ctrl:uut_sysctrl|cnt_delay[1] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.871      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+--------+---------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                        ; Launch Clock ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; 15.156 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.556     ; 2.092      ;
; 15.156 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.547     ; 2.101      ;
; 15.157 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|dqm                                     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.546     ; 2.101      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|rd_bstop_fifo                             ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.583     ; 2.062      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.576     ; 2.069      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|wr_reqr_d                                 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.581     ; 2.064      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|bstop_en                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.583     ; 2.062      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|flag                                      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.583     ; 2.062      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[7]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.576     ; 2.069      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[1]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.576     ; 2.069      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[2]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.576     ; 2.069      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[0]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.576     ; 2.069      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[5]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.576     ; 2.069      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[3]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.576     ; 2.069      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[6]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.576     ; 2.069      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[4]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.576     ; 2.069      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[9]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.576     ; 2.069      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[10]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.576     ; 2.069      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[8]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.576     ; 2.069      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[8]                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.581     ; 2.064      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[4]                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.581     ; 2.064      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[2]                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.581     ; 2.064      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[3]                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.581     ; 2.064      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[0]                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.581     ; 2.064      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[1]                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.581     ; 2.064      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[7]                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.581     ; 2.064      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[5]                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.581     ; 2.064      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[6]                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.581     ; 2.064      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_rst_w                                 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.581     ; 2.064      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[1]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.574     ; 2.071      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[0]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.574     ; 2.071      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[12]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.574     ; 2.071      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[11]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.574     ; 2.071      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[10]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.574     ; 2.071      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[9]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.574     ; 2.071      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[8]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.574     ; 2.071      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[7]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.574     ; 2.071      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[6]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.574     ; 2.071      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[5]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.574     ; 2.071      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[4]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.574     ; 2.071      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[3]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.574     ; 2.071      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[2]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.574     ; 2.071      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[0]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.575     ; 2.070      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_col_addr[8]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.567     ; 2.078      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[12]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.575     ; 2.070      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[3]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.575     ; 2.070      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[2]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.575     ; 2.070      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[1]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.575     ; 2.070      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[4]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.575     ; 2.070      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[7]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.575     ; 2.070      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[5]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.575     ; 2.070      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[6]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.575     ; 2.070      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[11]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.575     ; 2.070      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[10]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.575     ; 2.070      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[9]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.575     ; 2.070      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_row_addr[8]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.575     ; 2.070      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[0]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[12]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_col_addr[8]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.567     ; 2.078      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[10]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[9]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[11]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[8]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[6]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[7]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[4]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[5]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[3]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[1]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_row_addr[2]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|wr_reqr1                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.581     ; 2.064      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.567     ; 2.078      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[0]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.571     ; 2.074      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[0]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|r_bank_addr[1]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.571     ; 2.074      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|w_bank_addr[1]     ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.568     ; 2.077      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.571     ; 2.074      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.571     ; 2.074      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.573     ; 2.072      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.573     ; 2.072      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.573     ; 2.072      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.573     ; 2.072      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.573     ; 2.072      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.573     ; 2.072      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.570     ; 2.075      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.573     ; 2.072      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.567     ; 2.078      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.567     ; 2.078      ;
; 15.159 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[12]   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.571     ; 2.074      ;
; 15.160 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|rd_reqr_d                                 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.582     ; 2.062      ;
; 15.160 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|r_sclr1                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.582     ; 2.062      ;
; 15.160 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.579     ; 2.065      ;
; 15.160 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.584     ; 2.060      ;
; 15.160 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.579     ; 2.065      ;
; 15.160 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1110 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.579     ; 2.065      ;
; 15.160 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1100 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 18.867       ; -1.582     ; 2.062      ;
+--------+---------------------------------+----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+---------------------------------+-----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                         ; Launch Clock ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; 2.940 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.246     ; 1.878      ;
; 2.941 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.256     ; 1.869      ;
; 2.941 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|dqm                                      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.246     ; 1.879      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|rd_reqr_d                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.283     ; 1.843      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|r_sclr1                                    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.283     ; 1.843      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.285     ; 1.841      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.281     ; 1.845      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.281     ; 1.845      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_rst_r                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.283     ; 1.843      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_r_en                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.283     ; 1.843      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 1.850      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|rd_reqr                                    ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.283     ; 1.843      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|wr_reqr_d                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 1.844      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10011 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.281     ; 1.845      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.281     ; 1.845      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01001 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.281     ; 1.845      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00101 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.281     ; 1.845      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10001 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.281     ; 1.845      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00001 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 1.844      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00111 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.281     ; 1.845      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01011 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.281     ; 1.845      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00011 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.285     ; 1.841      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.281     ; 1.845      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.281     ; 1.845      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.281     ; 1.845      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[7]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 1.850      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 1.844      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[1]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 1.850      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[2]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 1.850      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[0]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 1.850      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[5]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 1.850      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[3]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 1.850      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[6]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 1.850      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[4]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 1.850      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[9]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 1.850      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[10]        ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 1.850      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_7us[8]         ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 1.850      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[8]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 1.844      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[4]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 1.844      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[2]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 1.844      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[3]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 1.844      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[0]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 1.844      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[1]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 1.844      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[7]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 1.844      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[5]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 1.844      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w[6]                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 1.844      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_rst_w                                  ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 1.844      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[8]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.846      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[9]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.846      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[3]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.846      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[4]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.846      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[1]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.846      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[0]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.282     ; 1.844      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[2]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.846      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[5]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.846      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[14]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.846      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[12]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.846      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[13]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.846      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[11]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.846      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[7]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.846      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[10]      ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.846      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_100us[6]       ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.846      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_w_en                                   ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.283     ; 1.843      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[28]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[27]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[26]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[25]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[24]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[23]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[22]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[21]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[20]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[19]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[18]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[17]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[16]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[15]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[14]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.851      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[13]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.851      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[12]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.851      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[11]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.851      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[10]                               ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.851      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[9]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.851      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[8]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.851      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[7]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.851      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[6]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.851      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[5]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.851      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[4]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.851      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[3]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.851      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[2]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.851      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[1]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.851      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led2[0]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.851      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[1]                                 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.851      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[0]                                 ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.851      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[25]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[24]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[23]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[22]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[21]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
; 2.942 ; sys_ctrl:uut_sysctrl|sysrst_nr1 ; cache_ctrl:uut_cache|cnt_led[20]                                ; clk          ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.847      ;
+-------+---------------------------------+-----------------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+
; 8.700  ; 8.884        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[0]                                              ;
; 8.700  ; 8.884        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[1]                                              ;
; 8.700  ; 8.884        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[2]                                              ;
; 8.700  ; 8.884        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[3]                                              ;
; 8.700  ; 8.884        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[4]                                              ;
; 8.700  ; 8.884        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[5]                                              ;
; 8.700  ; 8.884        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|sysrst_nr1                                                ;
; 8.840  ; 8.840        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]           ;
; 8.840  ; 8.840        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1]           ;
; 8.840  ; 8.840        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|observablevcoout ;
; 8.873  ; 8.873        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                    ;
; 8.880  ; 8.880        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[0]|clk                                                   ;
; 8.880  ; 8.880        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[1]|clk                                                   ;
; 8.880  ; 8.880        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[2]|clk                                                   ;
; 8.880  ; 8.880        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[3]|clk                                                   ;
; 8.880  ; 8.880        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[4]|clk                                                   ;
; 8.880  ; 8.880        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|cnt_delay[5]|clk                                                   ;
; 8.880  ; 8.880        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|sysrst_nr1|clk                                                     ;
; 8.882  ; 8.882        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0]         ;
; 8.887  ; 8.887        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 8.887  ; 8.887        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 9.433  ; 9.433        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                    ;
; 9.434  ; 9.434        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                    ;
; 9.765  ; 9.981        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[0]                                              ;
; 9.765  ; 9.981        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[1]                                              ;
; 9.765  ; 9.981        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[2]                                              ;
; 9.765  ; 9.981        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[3]                                              ;
; 9.765  ; 9.981        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[4]                                              ;
; 9.765  ; 9.981        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[5]                                              ;
; 9.765  ; 9.981        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|sysrst_nr1                                                ;
; 9.979  ; 9.979        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 9.979  ; 9.979        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 9.984  ; 9.984        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[0]|clk                                                   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[1]|clk                                                   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[2]|clk                                                   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[3]|clk                                                   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[4]|clk                                                   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|cnt_delay[5]|clk                                                   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|sysrst_nr1|clk                                                     ;
; 9.994  ; 9.994        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                    ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|observablevcoout ;
; 14.867 ; 18.867       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                            ;
; 16.867 ; 18.867       ; 2.000          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[0]                                              ;
; 16.867 ; 18.867       ; 2.000          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[1]                                              ;
; 16.867 ; 18.867       ; 2.000          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[2]                                              ;
; 16.867 ; 18.867       ; 2.000          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[3]                                              ;
; 16.867 ; 18.867       ; 2.000          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[4]                                              ;
; 16.867 ; 18.867       ; 2.000          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|cnt_delay[5]                                              ;
; 16.867 ; 18.867       ; 2.000          ; Min Period       ; clk   ; Rise       ; sys_ctrl:uut_sysctrl|sysrst_nr1                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.186 ; 9.416        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.186 ; 9.416        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.187 ; 9.417        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_address_reg0                         ;
; 9.187 ; 9.417        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_we_reg                               ;
; 9.188 ; 9.418        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[0]                                                  ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[10]                                                 ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[11]                                                 ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[12]                                                 ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[13]                                                 ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[14]                                                 ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[15]                                                 ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[1]                                                  ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[2]                                                  ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[3]                                                  ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[4]                                                  ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[5]                                                  ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[6]                                                  ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[7]                                                  ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[8]                                                  ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[9]                                                  ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~porta_datain_reg0                          ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~portb_address_reg0                         ;
; 9.189 ; 9.419        ; 0.230          ; Low Pulse Width  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|wfifo:uut_wrfifo|scfifo:scfifo_component|scfifo_s231:auto_generated|a_dpfifo_fq21:dpfifo|dpram_1611:FIFOram|altsyncram_h2k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[0]                                                  ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[10]                                                 ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[11]                                                 ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[12]                                                 ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[13]                                                 ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[14]                                                 ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[15]                                                 ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[1]                                                  ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[2]                                                  ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[3]                                                  ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[4]                                                  ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[5]                                                  ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[6]                                                  ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[7]                                                  ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[8]                                                  ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|q_b[9]                                                  ;
; 9.213 ; 9.443        ; 0.230          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|rfifo:uut_rfifo|scfifo:scfifo_component|scfifo_uv21:auto_generated|a_dpfifo_hn21:dpfifo|altsyncram_21e1:FIFOram|ram_block1a0~portb_address_reg0                         ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|bstop_en                                                                                                                                                                ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[0]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[10]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[11]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[12]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[13]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[14]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[15]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[16]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[17]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[18]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[19]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[1]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[20]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[21]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[22]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[23]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[24]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[25]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[26]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[27]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[28]                                                                                                                                                            ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[2]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[3]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[4]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[5]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[6]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[7]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[8]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led2[9]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[0]                                                                                                                                                              ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[10]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[11]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[12]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[13]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[14]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[15]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[16]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[17]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[18]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[19]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[1]                                                                                                                                                              ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[20]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[21]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[22]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[23]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[24]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[25]                                                                                                                                                             ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[2]                                                                                                                                                              ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[3]                                                                                                                                                              ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[4]                                                                                                                                                              ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[5]                                                                                                                                                              ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[6]                                                                                                                                                              ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[7]                                                                                                                                                              ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[8]                                                                                                                                                              ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_led[9]                                                                                                                                                              ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_r[0]                                                                                                                                                                ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_r[1]                                                                                                                                                                ;
; 9.214 ; 9.430        ; 0.216          ; High Pulse Width ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cache_ctrl:uut_cache|cnt_r[2]                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                      ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; conn_f_in[*]    ; clk        ; 3.356 ; 4.121 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[0]   ; clk        ; 2.263 ; 3.086 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[1]   ; clk        ; 2.272 ; 3.089 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[2]   ; clk        ; 2.191 ; 2.985 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[3]   ; clk        ; 2.280 ; 3.095 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[4]   ; clk        ; 2.261 ; 3.072 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[5]   ; clk        ; 2.351 ; 3.141 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[6]   ; clk        ; 2.349 ; 3.147 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[7]   ; clk        ; 2.347 ; 3.154 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[8]   ; clk        ; 2.164 ; 2.939 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[9]   ; clk        ; 2.320 ; 3.116 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[10]  ; clk        ; 2.333 ; 3.142 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[11]  ; clk        ; 2.441 ; 3.260 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[12]  ; clk        ; 2.333 ; 3.122 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[13]  ; clk        ; 2.132 ; 2.901 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[14]  ; clk        ; 2.323 ; 3.125 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[15]  ; clk        ; 3.356 ; 4.121 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; rw_cmd          ; clk        ; 3.367 ; 4.140 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 2.675 ; 3.520 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 2.668 ; 3.506 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 2.645 ; 3.466 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 2.675 ; 3.520 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 2.372 ; 3.159 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 2.411 ; 3.209 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 2.368 ; 3.158 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 2.457 ; 3.271 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 2.532 ; 3.345 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 2.461 ; 3.259 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 2.362 ; 3.160 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 2.366 ; 3.155 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 2.412 ; 3.214 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 2.481 ; 3.303 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 2.605 ; 3.421 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 2.661 ; 3.511 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 2.643 ; 3.502 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                         ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; conn_f_in[*]    ; clk        ; -1.726 ; -2.488 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[0]   ; clk        ; -1.853 ; -2.665 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[1]   ; clk        ; -1.862 ; -2.668 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[2]   ; clk        ; -1.784 ; -2.568 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[3]   ; clk        ; -1.869 ; -2.673 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[4]   ; clk        ; -1.850 ; -2.650 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[5]   ; clk        ; -1.937 ; -2.719 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[6]   ; clk        ; -1.936 ; -2.725 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[7]   ; clk        ; -1.933 ; -2.731 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[8]   ; clk        ; -1.757 ; -2.525 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[9]   ; clk        ; -1.907 ; -2.694 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[10]  ; clk        ; -1.918 ; -2.719 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[11]  ; clk        ; -2.023 ; -2.833 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[12]  ; clk        ; -1.919 ; -2.700 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[13]  ; clk        ; -1.726 ; -2.488 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[14]  ; clk        ; -1.910 ; -2.703 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[15]  ; clk        ; -2.092 ; -2.916 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; rw_cmd          ; clk        ; -2.229 ; -3.026 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; -1.956 ; -2.733 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; -2.251 ; -3.070 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; -2.229 ; -3.032 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; -2.257 ; -3.083 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; -1.966 ; -2.737 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; -2.004 ; -2.785 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; -1.962 ; -2.735 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; -2.047 ; -2.844 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; -2.119 ; -2.916 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; -2.051 ; -2.832 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; -1.956 ; -2.737 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; -1.960 ; -2.733 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; -2.004 ; -2.789 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; -2.071 ; -2.875 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; -2.190 ; -2.988 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; -2.244 ; -3.074 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; -2.227 ; -3.066 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; conn_f_out[*]   ; clk        ; 3.263  ; 3.467  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[0]  ; clk        ; 2.567  ; 2.643  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[1]  ; clk        ; 2.851  ; 2.968  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[2]  ; clk        ; 2.374  ; 2.436  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[3]  ; clk        ; 2.695  ; 2.821  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[4]  ; clk        ; 2.911  ; 3.046  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[5]  ; clk        ; 3.263  ; 3.467  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[6]  ; clk        ; 2.951  ; 3.093  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[7]  ; clk        ; 2.648  ; 2.766  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[8]  ; clk        ; 2.783  ; 2.920  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[9]  ; clk        ; 2.700  ; 2.818  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[10] ; clk        ; 3.045  ; 3.218  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[11] ; clk        ; 2.988  ; 3.160  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[12] ; clk        ; 2.853  ; 3.011  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[13] ; clk        ; 2.827  ; 2.967  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[14] ; clk        ; 3.134  ; 3.276  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[15] ; clk        ; 2.798  ; 2.933  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; led1            ; clk        ; 5.029  ; 5.724  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk        ; 2.486  ; 2.399  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk        ; 2.284  ; 2.219  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk        ; 2.157  ; 2.106  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk        ; 2.151  ; 2.112  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk        ; 2.368  ; 2.287  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk        ; 2.486  ; 2.399  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk        ; 2.164  ; 2.112  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk        ; 2.325  ; 2.251  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk        ; 2.068  ; 2.013  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk        ; 2.271  ; 2.209  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk        ; 2.178  ; 2.109  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk        ; 2.310  ; 2.231  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk        ; 2.234  ; 2.162  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; clk        ; 2.458  ; 2.363  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; clk        ; 2.169  ; 2.111  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; clk        ; 2.161  ; 2.096  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; clk        ; 2.169  ; 2.111  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk        ; 2.026  ; 1.978  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; clk        ; 1.804  ; 1.825  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; clk        ; 1.828  ; 1.811  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 3.981  ; 3.605  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 3.960  ; 3.584  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 3.981  ; 3.605  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 3.603  ; 3.227  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 3.504  ; 3.128  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 3.504  ; 3.128  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 3.494  ; 3.118  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 3.714  ; 3.338  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 3.714  ; 3.338  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 3.714  ; 3.338  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 3.719  ; 3.343  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 3.504  ; 3.128  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 3.494  ; 3.118  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 3.308  ; 2.932  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 3.942  ; 3.566  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 3.956  ; 3.580  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 3.960  ; 3.584  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm       ; clk        ; 1.822  ; 1.802  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk        ; 2.590  ; 2.493  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk        ; 2.318  ; 2.239  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk        ; 10.710 ;        ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ;        ; 10.714 ; Fall       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; conn_f_out[*]   ; clk        ; 2.102  ; 2.160  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[0]  ; clk        ; 2.287  ; 2.359  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[1]  ; clk        ; 2.560  ; 2.671  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[2]  ; clk        ; 2.102  ; 2.160  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[3]  ; clk        ; 2.409  ; 2.530  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[4]  ; clk        ; 2.617  ; 2.745  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[5]  ; clk        ; 2.966  ; 3.163  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[6]  ; clk        ; 2.665  ; 2.803  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[7]  ; clk        ; 2.374  ; 2.488  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[8]  ; clk        ; 2.503  ; 2.636  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[9]  ; clk        ; 2.424  ; 2.538  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[10] ; clk        ; 2.755  ; 2.922  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[11] ; clk        ; 2.700  ; 2.867  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[12] ; clk        ; 2.570  ; 2.724  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[13] ; clk        ; 2.545  ; 2.681  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[14] ; clk        ; 2.840  ; 2.978  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[15] ; clk        ; 2.519  ; 2.650  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; led1            ; clk        ; 4.695  ; 5.385  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk        ; 1.799  ; 1.747  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk        ; 2.006  ; 1.945  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk        ; 1.885  ; 1.836  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk        ; 1.879  ; 1.843  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk        ; 2.087  ; 2.011  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk        ; 2.201  ; 2.118  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk        ; 1.891  ; 1.842  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk        ; 2.046  ; 1.975  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk        ; 1.799  ; 1.747  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk        ; 1.993  ; 1.934  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk        ; 1.904  ; 1.839  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk        ; 2.031  ; 1.956  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk        ; 1.958  ; 1.890  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; clk        ; 2.173  ; 2.082  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; clk        ; 1.887  ; 1.825  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; clk        ; 1.887  ; 1.825  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; clk        ; 1.895  ; 1.840  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk        ; 1.757  ; 1.712  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; clk        ; 1.546  ; 1.565  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; clk        ; 1.567  ; 1.551  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 1.732  ; 1.781  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 2.042  ; 2.140  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 2.144  ; 2.245  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 1.957  ; 2.038  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 1.872  ; 1.934  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 1.897  ; 1.960  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 1.874  ; 1.941  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 1.933  ; 1.991  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 1.921  ; 1.974  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 2.061  ; 2.142  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 1.829  ; 1.878  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 1.750  ; 1.797  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 1.879  ; 1.937  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 1.732  ; 1.781  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 2.209  ; 2.315  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 1.950  ; 2.019  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 2.245  ; 2.346  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm       ; clk        ; 1.562  ; 1.544  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk        ; 2.299  ; 2.207  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk        ; 2.038  ; 1.962  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk        ; 10.479 ;        ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ;        ; 10.481 ; Fall       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                               ;
+-----------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                      ; 10.314 ; 0.165 ; 11.286   ; 2.940   ; 8.700               ;
;  clk                                                                  ; 16.573 ; 0.173 ; N/A      ; N/A     ; 8.700               ;
;  uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 10.314 ; 0.165 ; 11.286   ; 2.940   ; 9.119               ;
; Design-wide TNS                                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                                  ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                      ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+
; conn_f_in[*]    ; clk        ; 7.040 ; 7.423 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[0]   ; clk        ; 4.598 ; 4.926 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[1]   ; clk        ; 4.594 ; 4.938 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[2]   ; clk        ; 4.451 ; 4.746 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[3]   ; clk        ; 4.609 ; 4.954 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[4]   ; clk        ; 4.567 ; 4.898 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[5]   ; clk        ; 4.754 ; 5.009 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[6]   ; clk        ; 4.777 ; 5.007 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[7]   ; clk        ; 4.782 ; 5.047 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[8]   ; clk        ; 4.360 ; 4.637 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[9]   ; clk        ; 4.756 ; 4.993 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[10]  ; clk        ; 4.783 ; 5.047 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[11]  ; clk        ; 5.038 ; 5.288 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[12]  ; clk        ; 4.747 ; 5.033 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[13]  ; clk        ; 4.283 ; 4.587 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[14]  ; clk        ; 4.730 ; 5.033 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[15]  ; clk        ; 7.040 ; 7.423 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; rw_cmd          ; clk        ; 7.050 ; 7.487 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 5.533 ; 5.913 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 5.465 ; 5.863 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 5.417 ; 5.781 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 5.533 ; 5.913 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 4.864 ; 5.166 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 4.900 ; 5.237 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 4.845 ; 5.149 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 5.133 ; 5.388 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 5.234 ; 5.548 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 5.094 ; 5.368 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 4.871 ; 5.171 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 4.842 ; 5.140 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 4.905 ; 5.244 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 5.078 ; 5.458 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 5.362 ; 5.702 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 5.490 ; 5.872 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 5.470 ; 5.827 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                         ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; conn_f_in[*]    ; clk        ; -1.726 ; -2.488 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[0]   ; clk        ; -1.853 ; -2.665 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[1]   ; clk        ; -1.862 ; -2.668 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[2]   ; clk        ; -1.784 ; -2.568 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[3]   ; clk        ; -1.869 ; -2.673 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[4]   ; clk        ; -1.850 ; -2.650 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[5]   ; clk        ; -1.937 ; -2.719 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[6]   ; clk        ; -1.936 ; -2.725 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[7]   ; clk        ; -1.933 ; -2.731 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[8]   ; clk        ; -1.757 ; -2.525 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[9]   ; clk        ; -1.907 ; -2.694 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[10]  ; clk        ; -1.918 ; -2.719 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[11]  ; clk        ; -2.023 ; -2.833 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[12]  ; clk        ; -1.919 ; -2.700 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[13]  ; clk        ; -1.726 ; -2.488 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[14]  ; clk        ; -1.910 ; -2.703 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_in[15]  ; clk        ; -2.092 ; -2.916 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; rw_cmd          ; clk        ; -2.229 ; -3.026 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; -1.956 ; -2.733 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; -2.251 ; -3.070 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; -2.229 ; -3.032 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; -2.257 ; -3.083 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; -1.966 ; -2.737 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; -2.004 ; -2.785 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; -1.962 ; -2.735 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; -2.047 ; -2.844 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; -2.119 ; -2.916 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; -2.051 ; -2.832 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; -1.956 ; -2.737 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; -1.960 ; -2.733 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; -2.004 ; -2.789 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; -2.071 ; -2.875 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; -2.190 ; -2.988 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; -2.244 ; -3.074 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; -2.227 ; -3.066 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; conn_f_out[*]   ; clk        ; 6.972  ; 6.850  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[0]  ; clk        ; 5.819  ; 5.442  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[1]  ; clk        ; 6.483  ; 6.047  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[2]  ; clk        ; 5.261  ; 5.006  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[3]  ; clk        ; 6.016  ; 5.741  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[4]  ; clk        ; 6.669  ; 6.202  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[5]  ; clk        ; 6.972  ; 6.850  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[6]  ; clk        ; 6.430  ; 6.180  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[7]  ; clk        ; 5.659  ; 5.537  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[8]  ; clk        ; 6.086  ; 5.896  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[9]  ; clk        ; 5.948  ; 5.687  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[10] ; clk        ; 6.786  ; 6.466  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[11] ; clk        ; 6.643  ; 6.302  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[12] ; clk        ; 6.253  ; 6.028  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[13] ; clk        ; 6.270  ; 5.980  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[14] ; clk        ; 6.949  ; 6.604  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[15] ; clk        ; 5.994  ; 5.851  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; led1            ; clk        ; 10.344 ; 10.352 ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk        ; 5.081  ; 5.387  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk        ; 4.709  ; 4.905  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk        ; 4.505  ; 4.757  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk        ; 4.507  ; 4.744  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk        ; 4.865  ; 5.092  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk        ; 5.081  ; 5.387  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk        ; 4.496  ; 4.735  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk        ; 4.769  ; 5.077  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk        ; 4.278  ; 4.471  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk        ; 4.690  ; 4.994  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk        ; 4.487  ; 4.755  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk        ; 4.768  ; 5.031  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk        ; 4.595  ; 4.808  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; clk        ; 5.038  ; 5.367  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; clk        ; 4.501  ; 4.733  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; clk        ; 4.458  ; 4.729  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; clk        ; 4.501  ; 4.733  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk        ; 4.220  ; 4.420  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; clk        ; 4.042  ; 3.840  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; clk        ; 3.844  ; 4.059  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 6.166  ; 5.782  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 6.102  ; 5.718  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 6.166  ; 5.782  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 5.276  ; 4.892  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 5.034  ; 4.650  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 5.034  ; 4.650  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 5.024  ; 4.640  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 5.546  ; 5.162  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 5.546  ; 5.162  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 5.546  ; 5.162  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 5.577  ; 5.193  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 5.034  ; 4.650  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 5.024  ; 4.640  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 4.609  ; 4.249  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 6.082  ; 5.698  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 6.117  ; 5.733  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 6.102  ; 5.718  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm       ; clk        ; 3.841  ; 4.045  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk        ; 5.353  ; 5.662  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk        ; 4.752  ; 5.052  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk        ; 12.314 ;        ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ;        ; 12.094 ; Fall       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+
; conn_f_out[*]   ; clk        ; 2.102  ; 2.160  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[0]  ; clk        ; 2.287  ; 2.359  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[1]  ; clk        ; 2.560  ; 2.671  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[2]  ; clk        ; 2.102  ; 2.160  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[3]  ; clk        ; 2.409  ; 2.530  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[4]  ; clk        ; 2.617  ; 2.745  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[5]  ; clk        ; 2.966  ; 3.163  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[6]  ; clk        ; 2.665  ; 2.803  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[7]  ; clk        ; 2.374  ; 2.488  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[8]  ; clk        ; 2.503  ; 2.636  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[9]  ; clk        ; 2.424  ; 2.538  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[10] ; clk        ; 2.755  ; 2.922  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[11] ; clk        ; 2.700  ; 2.867  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[12] ; clk        ; 2.570  ; 2.724  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[13] ; clk        ; 2.545  ; 2.681  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[14] ; clk        ; 2.840  ; 2.978  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  conn_f_out[15] ; clk        ; 2.519  ; 2.650  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; led1            ; clk        ; 4.695  ; 5.385  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk        ; 1.799  ; 1.747  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk        ; 2.006  ; 1.945  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk        ; 1.885  ; 1.836  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk        ; 1.879  ; 1.843  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk        ; 2.087  ; 2.011  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk        ; 2.201  ; 2.118  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk        ; 1.891  ; 1.842  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk        ; 2.046  ; 1.975  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk        ; 1.799  ; 1.747  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk        ; 1.993  ; 1.934  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk        ; 1.904  ; 1.839  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk        ; 2.031  ; 1.956  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk        ; 1.958  ; 1.890  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; clk        ; 2.173  ; 2.082  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; clk        ; 1.887  ; 1.825  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; clk        ; 1.887  ; 1.825  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; clk        ; 1.895  ; 1.840  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk        ; 1.757  ; 1.712  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; clk        ; 1.546  ; 1.565  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; clk        ; 1.567  ; 1.551  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk        ; 1.732  ; 1.781  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk        ; 2.042  ; 2.140  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk        ; 2.144  ; 2.245  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk        ; 1.957  ; 2.038  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk        ; 1.872  ; 1.934  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk        ; 1.897  ; 1.960  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk        ; 1.874  ; 1.941  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk        ; 1.933  ; 1.991  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk        ; 1.921  ; 1.974  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk        ; 2.061  ; 2.142  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk        ; 1.829  ; 1.878  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk        ; 1.750  ; 1.797  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk        ; 1.879  ; 1.937  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk        ; 1.732  ; 1.781  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk        ; 2.209  ; 2.315  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk        ; 1.950  ; 2.019  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk        ; 2.245  ; 2.346  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm       ; clk        ; 1.562  ; 1.544  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk        ; 2.299  ; 2.207  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk        ; 2.038  ; 1.962  ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk        ; 10.479 ;        ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ;        ; 10.481 ; Fall       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; sdram_clk      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; conn_f_out[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; conn_f_out[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; conn_f_out[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; conn_f_out[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; conn_f_out[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; conn_f_out[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; conn_f_out[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; conn_f_out[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; conn_f_out[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; conn_f_out[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; conn_f_out[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; conn_f_out[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; conn_f_out[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; conn_f_out[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; conn_f_out[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; conn_f_out[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led1           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_dqm      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_data[0]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[1]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[2]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[3]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[4]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[5]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[6]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[7]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[8]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[9]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[10]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[11]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[12]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[13]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[14]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[15]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; conn_f_in[15]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; rw_cmd                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; conn_f_in[0]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; conn_f_in[1]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; conn_f_in[2]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; conn_f_in[3]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; conn_f_in[4]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; conn_f_in[5]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; conn_f_in[6]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; conn_f_in[7]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; conn_f_in[8]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; conn_f_in[9]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; conn_f_in[10]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; conn_f_in[11]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; conn_f_in[12]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; conn_f_in[13]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; conn_f_in[14]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; conn_f_out[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; conn_f_out[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; conn_f_out[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; conn_f_out[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; conn_f_out[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; conn_f_out[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; conn_f_out[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; conn_f_out[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; conn_f_out[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; conn_f_out[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; conn_f_out[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; conn_f_out[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; conn_f_out[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; conn_f_out[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; conn_f_out[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; conn_f_out[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.09 V              ; -0.0107 V           ; 0.146 V                              ; 0.189 V                              ; 1.76e-009 s                 ; 1.77e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.09 V             ; -0.0107 V          ; 0.146 V                             ; 0.189 V                             ; 1.76e-009 s                ; 1.77e-009 s                ; Yes                       ; Yes                       ;
; led1           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.46e-007 V                  ; 3.08 V              ; -0.000635 V         ; 0.089 V                              ; 0.161 V                              ; 7.68e-009 s                 ; 7.97e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 8.46e-007 V                 ; 3.08 V             ; -0.000635 V        ; 0.089 V                             ; 0.161 V                             ; 7.68e-009 s                ; 7.97e-009 s                ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_dqm      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-006 V                  ; 3.09 V              ; -0.0135 V           ; 0.078 V                              ; 0.093 V                              ; 9.48e-010 s                 ; 1.01e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-006 V                 ; 3.09 V             ; -0.0135 V          ; 0.078 V                             ; 0.093 V                             ; 9.48e-010 s                ; 1.01e-009 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-007 V                  ; 3.13 V              ; -0.0396 V           ; 0.18 V                               ; 0.073 V                              ; 4.81e-010 s                 ; 4.67e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-007 V                 ; 3.13 V             ; -0.0396 V          ; 0.18 V                              ; 0.073 V                             ; 4.81e-010 s                ; 4.67e-010 s                ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; conn_f_out[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; conn_f_out[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; conn_f_out[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; conn_f_out[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; conn_f_out[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; conn_f_out[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; conn_f_out[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; conn_f_out[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; conn_f_out[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; conn_f_out[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; conn_f_out[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; conn_f_out[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; conn_f_out[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; conn_f_out[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; conn_f_out[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; conn_f_out[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.5 V               ; -0.042 V            ; 0.297 V                              ; 0.24 V                               ; 1.12e-009 s                 ; 1.29e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.5 V              ; -0.042 V           ; 0.297 V                             ; 0.24 V                              ; 1.12e-009 s                ; 1.29e-009 s                ; No                        ; No                        ;
; led1           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.1e-007 V                   ; 3.47 V              ; -0.00708 V          ; 0.326 V                              ; 0.34 V                               ; 5.02e-009 s                 ; 5.43e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 2.1e-007 V                  ; 3.47 V             ; -0.00708 V         ; 0.326 V                             ; 0.34 V                              ; 5.02e-009 s                ; 5.43e-009 s                ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_dqm      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-007 V                   ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-010 s                 ; 6.52e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-007 V                  ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-010 s                ; 6.52e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-008 V                  ; 3.58 V              ; -0.0635 V           ; 0.234 V                              ; 0.085 V                              ; 2.93e-010 s                 ; 3.07e-010 s                 ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-008 V                 ; 3.58 V             ; -0.0635 V          ; 0.234 V                             ; 0.085 V                             ; 2.93e-010 s                ; 3.07e-010 s                ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                         ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                           ; To Clock                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                  ; clk                                                                  ; 48       ; 0        ; 0        ; 0        ;
; clk                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 14769    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                          ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                           ; To Clock                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                  ; clk                                                                  ; 48       ; 0        ; 0        ; 0        ;
; clk                                                                  ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 14769    ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                            ;
+------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; clk        ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 212      ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                             ;
+------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; clk        ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] ; 212      ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 33    ; 33   ;
; Unconstrained Input Port Paths  ; 52    ; 52   ;
; Unconstrained Output Ports      ; 55    ; 55   ;
; Unconstrained Output Port Paths ; 72    ; 72   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Jan 11 13:33:08 2017
Info: Command: quartus_sta sdram_test -c sdram_test
Info: qsta_default_script.tcl version: #2
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'sdram_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 18.867 -waveform {0.000 9.433} -name clk clk
    Info: create_generated_clock -source {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]} {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0]} -phase 180.00 -duty_cycle 50.00 -name {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1]} {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 10.314
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    10.314         0.000 uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] 
    Info:    16.573         0.000 clk 
Info: Worst-case hold slack is 0.431
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.431         0.000 uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.443         0.000 clk 
Info: Worst-case recovery slack is 11.286
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    11.286         0.000 uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 6.270
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.270         0.000 uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 9.119
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.119         0.000 uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.202         0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
Info: Worst-case setup slack is 10.773
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    10.773         0.000 uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] 
    Info:    16.766         0.000 clk 
Info: Worst-case hold slack is 0.380
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.380         0.000 uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.395         0.000 clk 
Info: Worst-case recovery slack is 12.037
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    12.037         0.000 uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 5.545
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.545         0.000 uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 9.124
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.124         0.000 uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.197         0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
Info: Worst-case setup slack is 15.090
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    15.090         0.000 uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] 
    Info:    17.881         0.000 clk 
Info: Worst-case hold slack is 0.165
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.165         0.000 uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.173         0.000 clk 
Info: Worst-case recovery slack is 15.156
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    15.156         0.000 uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 2.940
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.940         0.000 uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 8.700
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     8.700         0.000 clk 
    Info:     9.186         0.000 uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Wed Jan 11 13:33:11 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


