##################################################
##
## Configuration file for FMake
##   Generated by FICE(FMake) ver 2.2.1168-trunk
##   time : 2012-07-12 14:20:49 +0900
##
##################################################

# < Executed Command Line >
# --startup ./tp/RESB.list --top_module TOP --product FMakeTest_RESB --dev_ver df0.1 --ice_ver --add_modify_inst cspf,cspf.mp200 --verbose


#
# !!NOTICE!!
#  Please modify following information to suit your product environment.
#

# Product Name
PRODUCT: FMakeTest_BUS
# Product Version
PRODUCT_VER: df0.1
# ICE Version
ICE_VER: 

# Circuit Information
TOP_MODULE: TOP

# Verilog List File
VERILOG_LIST: /home/m0001/rl0003/product/div-micom-ice/data/proj/RL78/Common/FICE/trunk/test/FMake/tp/RESB.list
# Verilog List Old File ( only need check-mode )
VERILOG_LIST_OLD: 

# Pin SDC
PIN_SDC: 

# Add Modify Instance List
ADD_MODIFY_INST: cspf,cspf.mp200

# Verilog Define ( affect on Add/Replace Macro )
VERILOG_DEFINE: /home/m0001/rl0003/product/div-micom-ice/data/proj/RL78/Common/FICE/trunk/test/FMake/RESB_v2xml_define.v

# Environment Setting (Initial Setting)

SET PRODUCT=FMakeTest_RESB
SET IEAD_MODULE=ieadXXX_YYY

SET ICE_MACRO_VER=SS3rd_V1_2_7	# Latest version on 2012-07-12 14:20:48 +0900
SET ICE_MACRO_PATH=/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/${ICE_MACRO_VER}

SET REPLACE_MACRO_VER=1.2.6	# Latest version on 2012-07-12 14:20:48 +0900
SET REPLACE_MACRO_PATH=/home/product/div-micom-ice/data/proj/RL78/Common/ReplaceMacro/tags/${REPLACE_MACRO_VER}

SET PORT_BUFFER_VER=1.3.0	# Latest version on 2012-07-12 14:20:48 +0900
SET PORT_BUFFER_PATH=/home/product/div-micom-ice/data/proj/RL78/Common/PortBuffer/tags/${PORT_BUFFER_VER}

SET PRODUCT_PATH=/home/m0001/rl0003/product/div-micom-ice/data/proj/RL78/Common/FICE/trunk/test/FMake/local


#
# <<< INF Inf Description Format >>>
# - KeepKeep : N0-Need add Information
#
# - KeepChange
# INS: <Instance Name> <Module Name> KeepChange
#   INST_CON: <INST_CON File Path>
# END_INS:
#
# - Replace
# INS: <Instance Name> <Module Name> Replace
#   MODULE_NAME: <Replace Module Name>
#   VERILOG_FILE: <Replace Verilog-DHL Path>
#   INST_CON: <INST_CON File Path>
# END_INS:
#
# - Add
# INS: <Instance Name> <Module Name> Add
#   VERILOG_FILE: <Add Verilog-DHL Path>
#   INST_CON: <INST_CON File Path>
# END_INS:
#
# - Remove
# INS: <Instance Name> <Module Name> Remove
# END_INS:
#

# --------------------------------------------
# Circuit Information
# --------------------------------------------

#INS:  ice ICE TYPE Add
#	  VERILOG_FILE: ./tp/ice.v
#	  INST_CON: ./tp/ice.con
#END_INS:

#INS:  svmodif2 svmodif2 TYPE Add
#	  VERILOG_FILE: ./tp/svmodif2.v
#	  INST_CON: ./tp/svmodif.con
#END_INS:

# ---------- Device Instance Infomation ---------- #

#INS:	pericore	PERICORE	TYPE	KeepKeep	END_INS:
INS:	pericore.p12			P12				TYPE KeepKeep	END_INS:
INS:	pericore.p12_iobuf		P12_IOBUF		TYPE KeepKeep	END_INS:

################################
# END OF CONF FILE
################################

