# Automatic-abstract-model-computation-from-Verilog-design-descriptions