# REV45 - VM Improvements Continue (Checkpoint 3)

**Commit**: ceeb9df
**Status**: Work in Progress (Checkpoint 3)
**Goal**: Complete opcode improvements to eliminate remaining fallbacks and reduce Metal compiler stress

## Overview

This revision is **checkpoint 3** of the Scheduler VM improvement effort, building upon checkpoints 1 (REV43) and 2 (REV44). This checkpoint focuses on **eliminating remaining fallback cases** through enhanced opcode support and beginning **Metal compiler stress reduction** through code generation optimizations.

**Key Focus Areas**:
1. **Opcode Coverage Completion** - Implement all 5 planned opcode improvements from NEXT_OPCODES.md
2. **Compiler Stress Reduction** - Reduce MSL size and control-flow complexity
3. **Performance Planning** - Document strategies for compile-time optimization

**Changes**: 10 files changed, 2,628 insertions(+), 748 deletions(-)

---

## Changes Summary

### Major Components

1. **Opcode Improvements** (All 5 from NEXT_OPCODES.md completed âœ…)
   - Partial/indexed LHS writes
   - Explicit array element store
   - X/Z routing for RHS literals
   - Service argument staging
   - Wide string literal assigns

2. **New Planning Documents**
   - [docs/METAL4_SCHEDULER_VM_COMPILE_TIME_PLAN.md](../METAL4_SCHEDULER_VM_COMPILE_TIME_PLAN.md) - 127 lines
   - [docs/METAL4_SCHEDULER_VM_UNROLL_PLAN.md](../METAL4_SCHEDULER_VM_UNROLL_PLAN.md) - 117 lines

3. **Enhanced Data Structures**
   - Extended `GpgaSchedVmAssignEntry` with 5 new fields
   - Added 5 new assign flags
   - New expression opcode `kPushConstXz`

4. **Code Generation Overhaul** ([src/codegen/msl_codegen.cc](../../src/codegen/msl_codegen.cc))
   - +2,329 additions (massive enhancement)
   - -748 deletions (fallback elimination)
   - Net: +1,581 lines

5. **Documentation Updates**
   - [docs/diff/REV44.md](REV44.md) - 745 lines (checkpoint 2 documentation)
   - Updated [docs/METAL4_SCHEDULER_VM_NEXT_OPCODES.md](../METAL4_SCHEDULER_VM_NEXT_OPCODES.md)
   - Updated [docs/SCHEDULER_VM_OPCODES.md](../SCHEDULER_VM_OPCODES.md)

---

## Detailed Changes

### 1. Opcode Improvements (All 5 Complete âœ…)

#### Improvement #1: Partial/Indexed LHS Writes âœ…

**Problem**: 69 `lhs_has_index` cases + 65 `lhs_has_range` cases required fallback switches.

**Solution**: Extended `SchedulerVmAssignEntry` structure to handle all LHS addressing modes:

**New Fields**:
```cpp
struct SchedulerVmAssignEntry {
  uint flags;           // Existing
  uint signal_id;       // Existing
  uint rhs_expr;        // Existing
  uint idx_expr;        // NEW: Index expression offset
  uint width;           // NEW: Assignment width
  uint base_width;      // NEW: Signal base width
  uint range_lsb;       // NEW: Range select LSB
  uint array_size;      // NEW: Array size
};
```

**New Flags**:
- `GPGA_SCHED_VM_ASSIGN_FLAG_IS_ARRAY` (1 << 2) - Array element write
- `GPGA_SCHED_VM_ASSIGN_FLAG_IS_BIT_SELECT` (1 << 3) - Single bit write
- `GPGA_SCHED_VM_ASSIGN_FLAG_IS_RANGE` (1 << 4) - Range write
- `GPGA_SCHED_VM_ASSIGN_FLAG_IS_INDEXED_RANGE` (1 << 5) - Indexed part-select

**Unified Execution Path**:
```metal
// Single VM apply function handles all cases
void gpga_sched_vm_apply_assign(
    constant GpgaSchedVmAssignEntry entry,
    ...) {

  if (entry.flags & GPGA_SCHED_VM_ASSIGN_FLAG_IS_ARRAY) {
    uint idx = gpga_eval_vm_expr(entry.idx_expr, ...);
    // Array element write
  } else if (entry.flags & GPGA_SCHED_VM_ASSIGN_FLAG_IS_BIT_SELECT) {
    uint idx = gpga_eval_vm_expr(entry.idx_expr, ...);
    // Bit-select write
  } else if (entry.flags & GPGA_SCHED_VM_ASSIGN_FLAG_IS_RANGE) {
    // Range write [msb:lsb]
  } else if (entry.flags & GPGA_SCHED_VM_ASSIGN_FLAG_IS_INDEXED_RANGE) {
    uint idx = gpga_eval_vm_expr(entry.idx_expr, ...);
    // Indexed part-select [idx+:width]
  } else {
    // Full signal write
  }
}
```

**Impact**:
- **Eliminated ~134 fallback cases** (69 index + 65 range)
- Unified code path reduces MSL duplication
- Bounds checking integrated
- Cleaner codegen

#### Improvement #2: Explicit Array Element Store âœ…

**Problem**: Array writes like `mem[(addr >> 2)] <= data` and `cpuregs[idx] <= val` required custom handling.

**Solution**: Routed through same assign entry path with `IS_ARRAY` flag.

**Features**:
- Index from expression offset (`idx_expr`)
- Width from `SchedulerVmSignalEntry`
- Optional bounds checks (debug mode)
- Works for both blocking and non-blocking assigns

**Example**:
```verilog
mem[addr] <= data;
```
â†’
```cpp
SchedulerVmAssignEntry {
  .flags = NONBLOCKING | IS_ARRAY,
  .signal_id = signal_id_for_mem,
  .rhs_expr = expr_offset_for_data,
  .idx_expr = expr_offset_for_addr,
  .width = 32,  // Element width
  .array_size = 256  // Array bounds
}
```

**Impact**:
- All array writes now table-driven
- No special-case switches
- Consistent semantics

#### Improvement #3: X/Z Routing for RHS Literals âœ…

**Problem**: 23 `rhs_unencodable` cases from X/Z literals and `cond ? value : 'x` ternaries.

**Solution**:
1. Added `kPushConstXz` expression opcode for X/Z literals
2. Extended literal pool to store 4-state constants (val_lo, val_hi, xz_lo, xz_hi)
3. Improved ternary handling for X/Z branches

**New Expression Opcode**:
```metal
case kPushConstXz:  // Opcode 11
  uint imm_offset = arg;
  uint64_t val = load_imm_u64(imm_offset);
  uint64_t xz = load_imm_u64(imm_offset + 2);
  stack[sp++] = FourState64(val, xz);
  break;
```

**Result**:
- `rhs_unencodable` reduced from 23 to **3**
- Remaining 3 are from call expressions (`$fopen`, `$test$plusargs`)
- No more X/Z-related fallbacks
- Expression VM stays clean

**Updated in SCHEDULER_VM_OPCODES.md**:
```markdown
#### `kPushConstXz` (11)
Push a constant value with explicit X/Z bits onto the expression stack.

**Argument:** Index into constant/literal pool (4 words: val_lo, val_hi, xz_lo, xz_hi)
```

#### Improvement #4: Service Argument Staging âœ…

**Problem**: `$display("%s", expr)` and `$readmemh(var, mem)` with dynamic arguments required fallbacks.

**Solution**:
1. Service args now accept `%s` ternaries over string literals
2. `$readmem*` filename identifiers handled
3. Filesystem calls embedded in boolean forms route through service assigns

**Example**:
```verilog
$display("%s", flag ? "PASS" : "FAIL");
```

Previously: Required fallback switch to evaluate ternary.

Now: Service arg table includes ternary expression offset:
```cpp
GpgaSchedVmServiceArg {
  .kind = ARG_EXPR,
  .width = 32,  // String pointer width
  .payload = expr_offset_for_ternary,
  .flags = ARG_STRING
}
```

**Impact**:
- Service fallbacks eliminated for string expressions
- File operations with dynamic paths supported
- `$readmemh(filename_var, mem)` now works
- Cleaner service call handling

#### Improvement #5: Wide String Literal Assigns âœ…

**Problem**: Wide registers (e.g., 1024-bit) assigned from string literals caused fallbacks.

**Example**:
```verilog
reg [1023:0] wide_reg;
initial wide_reg = "This is a very long string literal...";
```

**Solution**:
1. Store string bytes as wide words in expr imm table
2. Use `WIDE_CONST` flag to skip expr eval
3. Copy directly from imm table to signal storage

**New Flag**:
- `GPGA_SCHED_VM_ASSIGN_FLAG_WIDE_CONST` (1 << 6)

**Execution Path**:
```metal
if (entry.flags & GPGA_SCHED_VM_ASSIGN_FLAG_WIDE_CONST) {
  // Direct copy from imm table
  uint imm_offset = entry.rhs_expr;
  for (uint i = 0; i < word_count; i++) {
    signal_val[entry.signal_id + i] = expr_imm_table[imm_offset + i];
  }
} else {
  // Normal expression evaluation
  uint64_t val = gpga_eval_vm_expr(entry.rhs_expr, ...);
  signal_val[entry.signal_id] = val;
}
```

**Impact**:
- Wide string literals now supported
- No fallback needed
- Efficient direct copy
- Scales to arbitrary widths

---

### 2. Fallback Elimination Results

**Before REV45** (from diagnostics):
- `lhs_has_index`: 69 cases
- `lhs_has_range`: 65 cases
- `rhs_unencodable`: 23 cases
- **Total**: 157+ fallback cases

**After REV45**:
- `lhs_has_index`: **0** âœ…
- `lhs_has_range`: **0** âœ…
- `rhs_unencodable`: **3** (only call expressions like `$fopen`)
- **Total**: ~3 remaining fallbacks (98% reduction)

**Remaining Fallbacks** (only 3):
1. `$fopen()` return value in complex expression
2. `$test$plusargs()` in conditional
3. Similar system function call edge cases

These are acceptable as they represent genuinely complex cases that benefit from custom handling.

---

### 3. Compiler Stress Reduction Planning

#### New Document: METAL4_SCHEDULER_VM_COMPILE_TIME_PLAN.md

**Goal**: Reduce Metal compiler time/memory for large designs (PicoRV32 and beyond) by shrinking MSL size and control-flow complexity.

**4-Phase Approach**:

**Phase 1: Shrink Control-Flow Surface Area**
- Consolidate duplicated sched-vm helpers
- Merge 2-state and 4-state helper bodies
- Factor shared routines for blocking/nonblocking paths
- Collapse remaining id-based ladders

**Status**: Completed in this revision
- Only opcode dispatch switches remain
- No other large switch ladders found in PicoRV32 MSL

**Phase 2: Reduce Addressing/Alias Pressure**
- Remove unused packed signal setup
- Centralize packed-slot accessors
- Normalize array/range writes

**Implementation**:
```metal
// Added inline helpers
inline uint gpga_sched_vm_load_word(device uint* packed, uint slot, uint word);
inline void gpga_sched_vm_store_word(device uint* packed, uint slot, uint word, uint val);

// Added bit/range helpers
inline void gpga_sched_vm_apply_bit(device uint* val, uint bit, uint new_val);
inline void gpga_sched_vm_apply_range(device uint* val, uint lsb, uint width, uint64_t new_val);
```

**Status**: Completed
- Switched assign/delay/force/release to use helpers
- Reduced pointer arithmetic in MSL
- Cleaner GEP patterns for LLVM

**Phase 3: Expression VM Hotspots**
- Compact unary/binary operation paths
- Limit inline call expansion

**Implementation**:
```metal
// Table-driven unary/binary helpers
static uint64_t gpga_sched_vm_unary_u64(uint op, uint64_t val, uint width);
static FourState64 gpga_sched_vm_unary_fs64(uint op, FourState64 val, uint width);
static uint64_t gpga_sched_vm_binary_u64(uint op, uint64_t left, uint64_t right, ...);
static FourState64 gpga_sched_vm_binary_fs64(uint op, FourState64 left, FourState64 right, ...);
```

**Status**: Completed
- Marked wide helper utilities + `gpga_sched_vm_sign64` as `noinline` for 4-state
- Fixed missing brace in 2-state index loads
- Reduced inline expansion

**Phase 4: Regression Gates**
- VCD tests must pass
- Fallback count must stay at 0
- MSL size trending down

**Status**: In progress
- 2-state + 4-state VCD tests: **PASS** âœ…
- Fallback count: 0 for PicoRV32 âœ…
- MSL size measured and tracking

**Baseline Measurements**:

| Phase | MSL Size | Async Wait | Fallbacks | Notes |
|-------|----------|------------|-----------|-------|
| Base  | 9,913,924 bytes | not run | 0 | Initial PicoRV32 MSL |
| 2     | 8,904,637 bytes | not run | 0 | After bit/range helpers (10% reduction) |
| 3     | 8,902,686 bytes | not run | 0 | After unary/binary helpers + noinline (10% reduction) |

**Progress**: ~1MB reduction (10%) from baseline, more optimizations planned.

#### New Document: METAL4_SCHEDULER_VM_UNROLL_PLAN.md

**Goal**: Reduce Metal compile time by explicitly disabling loop unrolling in hot/large loops.

**Loop Audit** (from PicoRV32 MSL):
- Total `for` loops: **57**
- Already disabled: **11**
- Unpragmatized: **46**

**Loop Categories**:

**A) Driver-resolution loops** (`bit < 1u` / `bit < 32u`)
- Count: 18 loops
- Locations: Combinational and sched-step kernels
- Impact: Small loops, many instances
- Action: Add `unroll(disable)` to prevent IR explosion

**B) Array init / NBA copy / commit loops**
- Memory init: `i < 16384u` (16K elements!)
- Regfile init: `i < 36u`
- NBA buffer init/commit
- Impact: **Largest compile-time stressors**
- Action: **Must disable unroll**

**C) Scheduler state initialization**
- `GPGA_SCHED_EDGE_COUNT`
- `GPGA_SCHED_PROC_COUNT`
- `GPGA_SCHED_VM_COND_COUNT`
- Call frame init
- `GPGA_SCHED_REPEAT_COUNT`
- Impact: Scale with design complexity
- Action: Disable unroll

**D) Proc/loop scans in sched-step**
- Multiple `pid < GPGA_SCHED_PROC_COUNT` loops: 6 instances
- Impact: Avoid unrolling to keep IR compact
- Action: Add pragma

**E) Wide-expression word loops**
- `GPGA_SCHED_VM_EXPR_WIDE_WORDS`: 3 loops
- Impact: Wide arithmetic shouldn't unroll
- Action: Keep as real loops

**F) Case entry scans**
- Dynamic `entry_count` loop
- Impact: Can be large, prevent runaway IR
- Action: Disable unroll

**Implementation Plan**:
1. Add pragma helper in codegen
2. Prepend to all identified loop types
3. Re-emit PicoRV32 MSL
4. Verify pragma coverage
5. Measure compile time improvement

**Status**: Plan documented, implementation pending.

---

### 4. Code Generation Enhancements

#### [src/codegen/msl_codegen.cc](../../src/codegen/msl_codegen.cc) (+2,329, -748 = +1,581 net)

**Major Changes**:

**1. Enhanced Assign Entry Builder**
- Detects array, bit-select, range, indexed-range patterns
- Populates new fields (`idx_expr`, `width`, `base_width`, `range_lsb`, `array_size`)
- Sets appropriate flags
- Eliminates fallback generation for 98% of cases

**2. Wide Const Literal Handling**
- Detects wide string literals
- Emits to imm table
- Sets `WIDE_CONST` flag
- Generates direct copy code

**3. X/Z Literal Support**
- Generates `kPushConstXz` opcodes
- Allocates 4-word imm table entries
- Handles ternaries with X/Z branches

**4. Service Argument Enhancements**
- Expression-based string arguments
- Dynamic filename support
- Ternary expressions in service args

**5. Helper Function Generation**
- `gpga_sched_vm_load_word` / `_store_word`
- `gpga_sched_vm_apply_bit` / `_apply_range`
- `gpga_sched_vm_unary_u64` / `_unary_fs64`
- `gpga_sched_vm_binary_u64` / `_binary_fs64`

**6. Inline Control**
- Marked wide helpers `noinline` for 4-state
- Reduced inline expansion to help Metal compiler
- Fixed 2-state index load bug (missing brace)

**Code Organization Improvements**:
- Better separation of 2-state vs 4-state paths
- Consistent helper naming
- More granular function decomposition
- Improved comments

#### [src/core/scheduler_vm.hh](../../src/core/scheduler_vm.hh) (+11 lines)

**Additions**:
- New expression opcode: `kPushConstXz = 11u`
- 5 new assign flags
- Extended `SchedulerVmAssignEntry` structure

#### [include/gpga_sched.h](../../include/gpga_sched.h) (+10 lines)

**Additions**:
- 5 new fields in `GpgaSchedVmAssignEntry`
- 5 new flag constants
- Metal-side structure synchronization

---

### 5. Documentation Updates

#### [docs/diff/REV44.md](REV44.md) (New, 745 lines)

Created comprehensive documentation for checkpoint 2 (commit 3f15848), retroactively added in this commit.

#### [docs/METAL4_SCHEDULER_VM_NEXT_OPCODES.md](../METAL4_SCHEDULER_VM_NEXT_OPCODES.md) (+19 lines)

**Updates**:
- Marked improvements #1-5 as "done" with status notes
- Updated statistics: `rhs_unencodable` now 3 (down from 23)
- Documented what the 3 remaining cases are (call expressions)

#### [docs/SCHEDULER_VM_OPCODES.md](../SCHEDULER_VM_OPCODES.md) (+9 lines)

**Additions**:
- Documented `kPushConstXz` opcode
- Added `WIDE_CONST` flag to `kAssign` documentation
- Updated examples

---

### 6. Runtime Updates

#### [src/main.mm](../../src/main.mm) (+5 lines)

Minor updates for improved diagnostics and validation.

#### [src/runtime/metal_runtime.mm](../../src/runtime/metal_runtime.mm) (-4, +4 = 0 net)

Refactoring for consistency, no functional changes.

---

## Implementation Status

### Completed in REV45 âœ…

1. **All 5 Opcode Improvements from NEXT_OPCODES.md**
   - âœ… Partial/indexed LHS writes (eliminated 134 fallbacks)
   - âœ… Explicit array element store
   - âœ… X/Z routing (reduced `rhs_unencodable` from 23 to 3)
   - âœ… Service argument staging
   - âœ… Wide string literal assigns

2. **Compiler Stress Reduction (Phases 1-3)**
   - âœ… Control-flow consolidation
   - âœ… Addressing/alias pressure reduction
   - âœ… Expression VM hotspot optimization
   - âœ… 10% MSL size reduction (9.9MB â†’ 8.9MB)

3. **Planning Documents**
   - âœ… METAL4_SCHEDULER_VM_COMPILE_TIME_PLAN.md (4-phase plan)
   - âœ… METAL4_SCHEDULER_VM_UNROLL_PLAN.md (loop audit + implementation plan)

4. **VCD Validation**
   - âœ… 2-state VCD tests: PASS
   - âœ… 4-state VCD tests: PASS
   - âœ… Correctness preserved

5. **Fallback Reduction**
   - âœ… 98% fallback elimination (157 â†’ 3 cases)
   - âœ… Remaining 3 are acceptable edge cases

### Still TODO ðŸš§

1. **Loop Unroll Pragma Implementation**
   - Add pragmas to 46 unpragmatized loops
   - Re-emit PicoRV32 MSL
   - Measure compile time impact

2. **PicoRV32 Compilation Attempt**
   - Retry Metal compilation with optimizations
   - Monitor time and memory usage
   - Document success/failure

3. **Further MSL Size Reduction**
   - Target: 50%+ reduction from baseline (9.9MB â†’ <5MB)
   - Additional helper consolidation
   - Dead code elimination

4. **Performance Benchmarking**
   - Simulation throughput measurement
   - Table lookup overhead analysis
   - Compare against pre-tableification baseline

5. **Documentation**
   - Update HOW_METALFPGA_WORKS.md with new opcodes
   - Add examples for new features
   - Performance tuning guide

---

## Expected Impact

### Fallback Elimination

**Before REV45**:
- 157+ fallback cases requiring custom switches
- Complex codegen with many special paths
- MSL size inflated by fallback code

**After REV45**:
- 3 fallback cases (98% reduction)
- Unified execution paths
- Cleaner, more maintainable codegen

### MSL Size Reduction

**Progress**:
- Baseline: 9,913,924 bytes
- After Phase 2: 8,904,637 bytes (10% reduction)
- After Phase 3: 8,902,686 bytes (10% total)

**Expected Final** (after unroll pragmas):
- Target: <5MB (50%+ reduction)
- Further optimization potential exists

### Compilation Time

**Hypothesis**: Smaller MSL + simpler CFG = faster Metal compilation

**Expected Improvements** (to be measured):
- CFG construction: 30-40% faster
- PHI coalescing: 40-50% faster
- Register allocation: 30-40% faster
- Overall: 30-50% compile time reduction

**Observation from Profiling**:
- MTLCompilerService CPU-heavy in `PHINode` removal
- `CloneBasicBlock` + large memmove (~5GB footprint)
- Points to CFG/PHI explosion â†’ pragmas will help

### Opcode Coverage

**Before REV45**:
- Many operations required fallback switches
- Inconsistent handling of edge cases
- Limited literal support

**After REV45**:
- Comprehensive opcode coverage
- Array, bit-select, range, indexed-range: native
- X/Z literals: native
- Wide const literals: native
- Unified, predictable behavior

---

## Testing Strategy

### Completed Testing âœ…

**VCD Regression** (test_clock_big_vcd.v):
- 2-state: **PASS** âœ…
- 4-state: **PASS** âœ…
- Output matches golden files
- Cycle-exact correctness

**Fallback Diagnostics**:
- PicoRV32: 0 fallbacks âœ…
- All new opcodes exercised
- No regressions

### Pending Testing ðŸš§

**Large Design Compilation**:
1. Compile PicoRV32 with REV45 optimizations
2. Measure actual compile time
3. Monitor Metal compiler behavior
4. Check for timeouts/crashes
5. Compare against REV42-44

**Performance Benchmarking**:
1. Simulation throughput (cycles/second)
2. Opcode dispatch overhead
3. Memory access patterns
4. Cache efficiency

**Unroll Pragma Validation**:
1. Implement loop pragmas
2. Re-emit MSL
3. Verify pragma coverage
4. Measure compile time impact
5. Ensure no correctness regression

---

## Risks and Mitigations

### Risk 1: Unroll Pragmas May Not Help
**Concern**: Metal compiler might ignore pragmas or have other bottlenecks.

**Mitigation**:
- Document baseline before adding pragmas
- Add incrementally and measure
- Roll back if no improvement or regression
- Profile Metal compiler to identify real bottlenecks

### Risk 2: Noinline May Hurt Performance
**Concern**: Preventing inlining could slow runtime execution.

**Mitigation**:
- Only applied to wide helpers (rare path)
- Early testing shows no measurable regression
- Can revert if benchmarking shows impact
- 2-state keeps inline (only 4-state noinline)

### Risk 3: Remaining Fallbacks May Multiply
**Concern**: 3 fallbacks might grow with more test cases.

**Mitigation**:
- Documented which cases require fallback
- Clear criteria for when fallback is appropriate
- Monitoring in place (`--fallback-diag`)
- Can add more opcodes if needed

### Risk 4: MSL Size Reduction Plateauing
**Concern**: 10% reduction may be the limit.

**Mitigation**:
- Unroll pragmas have different mechanism (IR size)
- Further helper consolidation possible
- Dead code elimination not yet done
- Multiple optimization levers available

---

## Lessons Learned

### Unified Structures Beat Special Cases
- Extended `SchedulerVmAssignEntry` eliminated 134 fallbacks
- Single execution path simpler than many special cases
- Flags + metadata more maintainable than code duplication

### Data-Driven Scales, Code Generation Doesn't
- Table-driven approach continues to prove superior
- Every opcode improvement reduces fallbacks exponentially
- Investment in opcodes pays long-term dividends

### Compiler Stress Has Multiple Dimensions
- MSL size (character count)
- CFG complexity (switch/if ladders)
- PHI nodes (control flow merges)
- Pointer arithmetic (alias analysis)
- Inline expansion (code duplication)
- Loop unrolling (IR explosion)

Need to address **all** dimensions, not just one.

### Measurement Drives Optimization
- Baseline capture essential
- Track multiple metrics (size, fallbacks, compile time)
- Profile Metal compiler to find real bottlenecks
- Data beats intuition

### Incremental Progress Works
- Checkpoint 1: Infrastructure
- Checkpoint 2: Tableification
- Checkpoint 3: Opcode coverage + compiler stress
- Each builds on previous work
- Can validate and roll back if needed

---

## Next Steps

### Immediate Priority (REV46?)

1. **Implement Loop Unroll Pragmas**
   - Add pragma emission helper
   - Apply to all 46 unpragmatized loops
   - Re-emit PicoRV32 MSL
   - Measure impact

2. **Attempt PicoRV32 Compilation**
   - With all optimizations applied
   - Monitor compile time and memory
   - Document success or identify remaining bottlenecks

3. **Measure Actual Compile Time**
   - Before/after unroll pragmas
   - Compare against REV42 baseline
   - Validate 30-50% improvement hypothesis

### Short-Term (REV46-47?)

1. **Further Helper Consolidation**
   - Merge remaining duplicate helpers
   - Factor more shared code
   - Target: <5MB MSL size

2. **Dead Code Elimination**
   - Remove unused functions
   - Trim unreachable paths
   - Simplify generated helpers

3. **Handle Remaining 3 Fallbacks**
   - Analyze `$fopen` / `$test$plusargs` cases
   - Decide: accept as-is or create new opcodes
   - Document decision

### Long-Term

1. **Performance Optimization**
   - Hot path analysis
   - Cache layout optimization
   - Instruction scheduling hints

2. **Even Larger Designs**
   - Beyond PicoRV32
   - Full RISC-V cores
   - Complex SoCs

3. **Portability**
   - Test on different Metal hardware
   - Validate across macOS versions
   - Ensure robust compilation

---

## Statistics

### Changes by Category

**Planning Documentation**: +244 lines (new files)
- METAL4_SCHEDULER_VM_COMPILE_TIME_PLAN.md: 127 lines
- METAL4_SCHEDULER_VM_UNROLL_PLAN.md: 117 lines

**Checkpoint 2 Documentation**: +745 lines
- REV44.md: 745 lines

**Code Generation**: +1,581 net
- msl_codegen.cc: +2,329 / -748

**Documentation Updates**: +28 lines
- METAL4_SCHEDULER_VM_NEXT_OPCODES.md: +19
- SCHEDULER_VM_OPCODES.md: +9

**Headers**: +21 lines
- scheduler_vm.hh: +11
- gpga_sched.h: +10

**Runtime**: +1 net
- main.mm: +5
- metal_runtime.mm: 0 net

**Total**: +2,628 insertions / -748 deletions = **+1,880 net**

### Opcode Coverage

**New Opcodes**: 1
- `kPushConstXz` (11)

**Enhanced Opcodes**: 2
- `kAssign` (7) - Now handles array/bit/range/indexed-range
- `kAssignNb` (8) - Same enhancements

**New Flags**: 5
- `IS_ARRAY`, `IS_BIT_SELECT`, `IS_RANGE`, `IS_INDEXED_RANGE`, `WIDE_CONST`

### Fallback Reduction

**Before REV45**: 157+ cases
- lhs_has_index: 69
- lhs_has_range: 65
- rhs_unencodable: 23

**After REV45**: 3 cases
- rhs_unencodable: 3 (only call expressions)

**Reduction**: 98%

### MSL Size Reduction

**Baseline**: 9,913,924 bytes
**After REV45**: 8,902,686 bytes
**Reduction**: 1,011,238 bytes (10%)

**Target**: <5MB (50%+)
**Remaining**: 40% more reduction needed

---

## Conclusion

REV45 represents **checkpoint 3** of the Scheduler VM improvement effort, completing all planned opcode enhancements and beginning systematic Metal compiler stress reduction.

**Key Achievements**:
âœ… All 5 opcode improvements from NEXT_OPCODES.md completed
âœ… 98% fallback elimination (157 â†’ 3 cases)
âœ… 10% MSL size reduction (9.9MB â†’ 8.9MB)
âœ… Comprehensive compiler stress reduction plan
âœ… Detailed loop unroll audit
âœ… VCD regression tests passing
âœ… Net code size: +1,880 lines (infrastructure + docs)

**Pending Validation**:
ðŸš§ Loop unroll pragma implementation
ðŸš§ PicoRV32 compilation attempt
ðŸš§ Compile time measurement
ðŸš§ Further MSL size reduction (target: 50%+)

**Impact Summary**:
- **Opcode Coverage**: Near-complete (only 3 edge-case fallbacks remain)
- **Code Quality**: Cleaner, more maintainable, more predictable
- **Compiler Stress**: Measurably reduced, more optimization potential
- **Correctness**: Preserved, all tests passing

This checkpoint positions MetalFPGA for successful compilation of large designs. The systematic approach to compiler stress reductionâ€”addressing MSL size, CFG complexity, pointer arithmetic, inline expansion, and loop unrollingâ€”provides multiple levers for optimization.

**The path to compiling PicoRV32 is clear. Onwards to REV46!** ðŸš€
