##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_Serial_IntClock
		4.3::Critical Path Report for timer_clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Serial_IntClock:R)
		5.2::Critical Path Report for (UART_Serial_IntClock:R vs. UART_Serial_IntClock:R)
		5.3::Critical Path Report for (timer_clock_1:R vs. timer_clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: CyBUS_CLK                    | Frequency: 57.69 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz  | 
Clock: UART_Serial_IntClock         | Frequency: 52.20 MHz  | Target: 0.92 MHz   | 
Clock: timer_clock                  | N/A                   | Target: 0.01 MHz   | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 0.01 MHz   | 
Clock: timer_clock_1                | Frequency: 52.55 MHz  | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             UART_Serial_IntClock  41666.7          24331       N/A              N/A         N/A              N/A         N/A              N/A         
UART_Serial_IntClock  UART_Serial_IntClock  1.08333e+006     1064175     N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock_1         timer_clock_1         1e+008           99980971    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name          Setup to Clk  Clock Name:Phase  
-----------------  ------------  ----------------  
Trigger_in(0)_PAD  28236         timer_clock_1:R   


                       3.2::Clock to Out
                       -----------------

Port Name       Clock to Out  Clock Name:Phase             
--------------  ------------  ---------------------------  
SCL(0)_PAD:out  25477         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out  25004         CyBUS_CLK(fixed-function):R  
Tx(0)_PAD       32022         UART_Serial_IntClock:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.69 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24331p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13865
-------------------------------------   ----- 
End-of-path arrival time (ps)           13865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                       iocell1         2009   2009  24331  RISE       1
\UART_Serial:BUART:rx_postpoll\/main_1         macrocell6      6217   8226  24331  RISE       1
\UART_Serial:BUART:rx_postpoll\/q              macrocell6      3350  11576  24331  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  13865  24331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_Serial_IntClock
**************************************************
Clock: UART_Serial_IntClock
Frequency: 52.20 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064175p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12968
-------------------------------------   ----- 
End-of-path arrival time (ps)           12968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q                      macrocell15     1250   1250  1064175  RISE       1
\UART_Serial:BUART:counter_load_not\/main_1           macrocell2      6138   7388  1064175  RISE       1
\UART_Serial:BUART:counter_load_not\/q                macrocell2      3350  10738  1064175  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2230  12968  1064175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for timer_clock_1
*******************************************
Clock: timer_clock_1
Frequency: 52.55 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:count_stored_i\/q
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99980971p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14799
-------------------------------------   ----- 
End-of-path arrival time (ps)           14799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:count_stored_i\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:CounterUDB:count_stored_i\/q             macrocell31     1250   1250  99980971  RISE       1
\Counter:CounterUDB:count_enable\/main_2          macrocell11     2298   3548  99980971  RISE       1
\Counter:CounterUDB:count_enable\/q               macrocell11     3350   6898  99980971  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   2771   9669  99980971  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  14799  99980971  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  14799  99980971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Serial_IntClock:R)
**********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24331p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13865
-------------------------------------   ----- 
End-of-path arrival time (ps)           13865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                       iocell1         2009   2009  24331  RISE       1
\UART_Serial:BUART:rx_postpoll\/main_1         macrocell6      6217   8226  24331  RISE       1
\UART_Serial:BUART:rx_postpoll\/q              macrocell6      3350  11576  24331  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  13865  24331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_Serial_IntClock:R vs. UART_Serial_IntClock:R)
*********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064175p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12968
-------------------------------------   ----- 
End-of-path arrival time (ps)           12968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q                      macrocell15     1250   1250  1064175  RISE       1
\UART_Serial:BUART:counter_load_not\/main_1           macrocell2      6138   7388  1064175  RISE       1
\UART_Serial:BUART:counter_load_not\/q                macrocell2      3350  10738  1064175  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2230  12968  1064175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (timer_clock_1:R vs. timer_clock_1:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:count_stored_i\/q
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99980971p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14799
-------------------------------------   ----- 
End-of-path arrival time (ps)           14799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:count_stored_i\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:CounterUDB:count_stored_i\/q             macrocell31     1250   1250  99980971  RISE       1
\Counter:CounterUDB:count_enable\/main_2          macrocell11     2298   3548  99980971  RISE       1
\Counter:CounterUDB:count_enable\/q               macrocell11     3350   6898  99980971  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   2771   9669  99980971  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  14799  99980971  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  14799  99980971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24331p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13865
-------------------------------------   ----- 
End-of-path arrival time (ps)           13865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                       iocell1         2009   2009  24331  RISE       1
\UART_Serial:BUART:rx_postpoll\/main_1         macrocell6      6217   8226  24331  RISE       1
\UART_Serial:BUART:rx_postpoll\/q              macrocell6      3350  11576  24331  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  13865  24331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 29931p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8226
-------------------------------------   ---- 
End-of-path arrival time (ps)           8226
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell1       2009   2009  24331  RISE       1
\UART_Serial:BUART:pollcount_1\/main_3  macrocell25   6217   8226  29931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Serial:BUART:pollcount_0\/clock_0
Path slack     : 29931p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8226
-------------------------------------   ---- 
End-of-path arrival time (ps)           8226
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell1       2009   2009  24331  RISE       1
\UART_Serial:BUART:pollcount_0\/main_2  macrocell26   6217   8226  29931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 30644p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7512
-------------------------------------   ---- 
End-of-path arrival time (ps)           7512
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell1       2009   2009  24331  RISE       1
\UART_Serial:BUART:rx_status_3\/main_6  macrocell27   5503   7512  30644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 30647p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7510
-------------------------------------   ---- 
End-of-path arrival time (ps)           7510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                               iocell1       2009   2009  24331  RISE       1
\UART_Serial:BUART:rx_state_0\/main_9  macrocell19   5501   7510  30647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 30647p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7510
-------------------------------------   ---- 
End-of-path arrival time (ps)           7510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                               iocell1       2009   2009  24331  RISE       1
\UART_Serial:BUART:rx_state_2\/main_8  macrocell22   5501   7510  30647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Serial:BUART:rx_last\/main_0
Capture Clock  : \UART_Serial:BUART:rx_last\/clock_0
Path slack     : 30647p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Serial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7510
-------------------------------------   ---- 
End-of-path arrival time (ps)           7510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                            iocell1       2009   2009  24331  RISE       1
\UART_Serial:BUART:rx_last\/main_0  macrocell28   5501   7510  30647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_last\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064175p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12968
-------------------------------------   ----- 
End-of-path arrival time (ps)           12968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q                      macrocell15     1250   1250  1064175  RISE       1
\UART_Serial:BUART:counter_load_not\/main_1           macrocell2      6138   7388  1064175  RISE       1
\UART_Serial:BUART:counter_load_not\/q                macrocell2      3350  10738  1064175  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2230  12968  1064175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Serial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066006p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11967
-------------------------------------   ----- 
End-of-path arrival time (ps)           11967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q     macrocell18   1250   1250  1066006  RISE       1
\UART_Serial:BUART:rx_counter_load\/main_0  macrocell5    4506   5756  1066006  RISE       1
\UART_Serial:BUART:rx_counter_load\/q       macrocell5    3350   9106  1066006  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/load   count7cell    2861  11967  1066006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Serial:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Serial:BUART:sRX:RxSts\/clock
Path slack     : 1067666p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15168
-------------------------------------   ----- 
End-of-path arrival time (ps)           15168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1067666  RISE       1
\UART_Serial:BUART:rx_status_4\/main_1                 macrocell7      2305   5885  1067666  RISE       1
\UART_Serial:BUART:rx_status_4\/q                      macrocell7      3350   9235  1067666  RISE       1
\UART_Serial:BUART:sRX:RxSts\/status_4                 statusicell2    5932  15168  1067666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068455p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8868
-------------------------------------   ---- 
End-of-path arrival time (ps)           8868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q                macrocell14     1250   1250  1064493  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   7618   8868  1068455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Serial:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Serial:BUART:sTX:TxSts\/clock
Path slack     : 1069450p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13383
-------------------------------------   ----- 
End-of-path arrival time (ps)           13383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069450  RISE       1
\UART_Serial:BUART:tx_status_0\/main_3                 macrocell3      4145   7725  1069450  RISE       1
\UART_Serial:BUART:tx_status_0\/q                      macrocell3      3350  11075  1069450  RISE       1
\UART_Serial:BUART:sTX:TxSts\/status_0                 statusicell1    2308  13383  1069450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070037p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7286
-------------------------------------   ---- 
End-of-path arrival time (ps)           7286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067860  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   7096   7286  1070037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1070398p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9426
-------------------------------------   ---- 
End-of-path arrival time (ps)           9426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q       macrocell14   1250   1250  1064493  RISE       1
\UART_Serial:BUART:tx_state_0\/main_0  macrocell15   8176   9426  1070398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:txn\/main_1
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1070418p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9406
-------------------------------------   ---- 
End-of-path arrival time (ps)           9406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q  macrocell14   1250   1250  1064493  RISE       1
\UART_Serial:BUART:txn\/main_1    macrocell13   8156   9406  1070418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Serial:BUART:tx_bitclk\/clock_0
Path slack     : 1070418p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9406
-------------------------------------   ---- 
End-of-path arrival time (ps)           9406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q      macrocell14   1250   1250  1064493  RISE       1
\UART_Serial:BUART:tx_bitclk\/main_0  macrocell17   8156   9406  1070418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071002p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q         macrocell18     1250   1250  1066006  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5071   6321  1071002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071320p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6004
-------------------------------------   ---- 
End-of-path arrival time (ps)           6004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q                macrocell19     1250   1250  1066340  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4754   6004  1071320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1071700p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8123
-------------------------------------   ---- 
End-of-path arrival time (ps)           8123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q         macrocell22   1250   1250  1066466  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_4  macrocell20   6873   8123  1071700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071700p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8123
-------------------------------------   ---- 
End-of-path arrival time (ps)           8123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q               macrocell22   1250   1250  1066466  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/main_3  macrocell24   6873   8123  1071700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/clock_0             macrocell24         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1071888p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q       macrocell15   1250   1250  1064175  RISE       1
\UART_Serial:BUART:tx_state_2\/main_1  macrocell16   6685   7935  1071888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1071955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067860  RISE       1
\UART_Serial:BUART:tx_state_0\/main_2               macrocell15     7679   7869  1071955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1072077p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_2\/q       macrocell16   1250   1250  1067642  RISE       1
\UART_Serial:BUART:tx_state_0\/main_4  macrocell15   6496   7746  1072077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1072225p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7599
-------------------------------------   ---- 
End-of-path arrival time (ps)           7599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q       macrocell14   1250   1250  1064493  RISE       1
\UART_Serial:BUART:tx_state_2\/main_0  macrocell16   6349   7599  1072225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1072255p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7568
-------------------------------------   ---- 
End-of-path arrival time (ps)           7568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q       macrocell22   1250   1250  1066466  RISE       1
\UART_Serial:BUART:rx_state_3\/main_4  macrocell21   6318   7568  1072255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1072429p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7394
-------------------------------------   ---- 
End-of-path arrival time (ps)           7394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1066006  RISE       1
\UART_Serial:BUART:rx_state_3\/main_0    macrocell21   6144   7394  1072429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1072442p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1066006  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_0  macrocell20   6131   7381  1072442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072442p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q        macrocell18   1250   1250  1066006  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/main_0  macrocell24   6131   7381  1072442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/clock_0             macrocell24         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Serial:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1072537p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072537  RISE       1
\UART_Serial:BUART:rx_state_3\/main_7         macrocell21   5347   7287  1072537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1072645p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_0\/q       macrocell26   1250   1250  1069788  RISE       1
\UART_Serial:BUART:rx_state_0\/main_10  macrocell19   5929   7179  1072645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:txn\/main_4
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1072646p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7177
-------------------------------------   ---- 
End-of-path arrival time (ps)           7177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_2\/q  macrocell16   1250   1250  1067642  RISE       1
\UART_Serial:BUART:txn\/main_4    macrocell13   5927   7177  1072646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Serial:BUART:tx_bitclk\/clock_0
Path slack     : 1072646p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7177
-------------------------------------   ---- 
End-of-path arrival time (ps)           7177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_2\/q      macrocell16   1250   1250  1067642  RISE       1
\UART_Serial:BUART:tx_bitclk\/main_3  macrocell17   5927   7177  1072646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1072740p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q        macrocell21   1250   1250  1066169  RISE       1
\UART_Serial:BUART:rx_status_3\/main_3  macrocell27   5834   7084  1072740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1072747p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7076
-------------------------------------   ---- 
End-of-path arrival time (ps)           7076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q       macrocell21   1250   1250  1066169  RISE       1
\UART_Serial:BUART:rx_state_0\/main_3  macrocell19   5826   7076  1072747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1072747p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7076
-------------------------------------   ---- 
End-of-path arrival time (ps)           7076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q       macrocell21   1250   1250  1066169  RISE       1
\UART_Serial:BUART:rx_state_2\/main_3  macrocell22   5826   7076  1072747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1072751p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q       macrocell19   1250   1250  1066340  RISE       1
\UART_Serial:BUART:rx_state_3\/main_1  macrocell21   5822   7072  1072751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1072767p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7056
-------------------------------------   ---- 
End-of-path arrival time (ps)           7056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q         macrocell19   1250   1250  1066340  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_1  macrocell20   5806   7056  1072767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072767p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7056
-------------------------------------   ---- 
End-of-path arrival time (ps)           7056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q               macrocell19   1250   1250  1066340  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/main_1  macrocell24   5806   7056  1072767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/clock_0             macrocell24         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Serial:BUART:tx_bitclk\/clock_0
Path slack     : 1072961p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067860  RISE       1
\UART_Serial:BUART:tx_bitclk\/main_2                macrocell17     6672   6862  1072961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1072965p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6859
-------------------------------------   ---- 
End-of-path arrival time (ps)           6859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q       macrocell19   1250   1250  1066340  RISE       1
\UART_Serial:BUART:rx_state_0\/main_1  macrocell19   5609   6859  1072965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1072965p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6859
-------------------------------------   ---- 
End-of-path arrival time (ps)           6859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q       macrocell19   1250   1250  1066340  RISE       1
\UART_Serial:BUART:rx_state_2\/main_1  macrocell22   5609   6859  1072965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072972p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q                macrocell15     1250   1250  1064175  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3102   4352  1072972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073096p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072537  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_7       macrocell20   4787   6727  1073096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Serial:BUART:txn\/main_3
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1073159p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073159  RISE       1
\UART_Serial:BUART:txn\/main_3                macrocell13     2295   6665  1073159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1073189p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_0\/q       macrocell26   1250   1250  1069788  RISE       1
\UART_Serial:BUART:rx_status_3\/main_7  macrocell27   5385   6635  1073189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1073227p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q       macrocell15   1250   1250  1064175  RISE       1
\UART_Serial:BUART:tx_state_1\/main_1  macrocell14   5346   6596  1073227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073454p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q          macrocell23     1250   1250  1073454  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2620   3870  1073454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1073500p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6323
-------------------------------------   ---- 
End-of-path arrival time (ps)           6323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_2\/q       macrocell16   1250   1250  1067642  RISE       1
\UART_Serial:BUART:tx_state_1\/main_3  macrocell14   5073   6323  1073500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_1\/q
Path End       : \UART_Serial:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1073519p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_1\/q       macrocell14   1250   1250  1064493  RISE       1
\UART_Serial:BUART:tx_state_1\/main_0  macrocell14   5054   6304  1073519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Serial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073547p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073547  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/main_1   macrocell23   4336   6276  1073547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell23         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Serial:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1073818p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073818  RISE       1
\UART_Serial:BUART:rx_state_3\/main_6         macrocell21   4066   6006  1073818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Serial:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1073836p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073836  RISE       1
\UART_Serial:BUART:rx_state_3\/main_5         macrocell21   4047   5987  1073836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073837p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073818  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_6       macrocell20   4046   5986  1073837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073854p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073836  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_5       macrocell20   4030   5970  1073854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Serial:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1073940p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069450  RISE       1
\UART_Serial:BUART:tx_state_0\/main_3                  macrocell15     2303   5883  1073940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_1\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1073996p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_1\/q       macrocell25   1250   1250  1070682  RISE       1
\UART_Serial:BUART:rx_status_3\/main_5  macrocell27   4578   5828  1073996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Serial:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 1074114p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073547  RISE       1
\UART_Serial:BUART:pollcount_1\/main_1        macrocell25   3770   5710  1074114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Serial:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Serial:BUART:pollcount_0\/clock_0
Path slack     : 1074114p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073547  RISE       1
\UART_Serial:BUART:pollcount_0\/main_1        macrocell26   3770   5710  1074114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_bitclk\/q
Path End       : \UART_Serial:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1074174p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_bitclk\/q        macrocell17   1250   1250  1074174  RISE       1
\UART_Serial:BUART:tx_state_2\/main_5  macrocell16   4400   5650  1074174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_1\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1074539p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5284
-------------------------------------   ---- 
End-of-path arrival time (ps)           5284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_1\/q      macrocell25   1250   1250  1070682  RISE       1
\UART_Serial:BUART:rx_state_0\/main_8  macrocell19   4034   5284  1074539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Serial:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 1074882p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074882  RISE       1
\UART_Serial:BUART:pollcount_1\/main_0        macrocell25   3001   4941  1074882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Serial:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Serial:BUART:pollcount_0\/clock_0
Path slack     : 1074882p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074882  RISE       1
\UART_Serial:BUART:pollcount_0\/main_0        macrocell26   3001   4941  1074882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Serial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074882  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/main_0   macrocell23   2988   4928  1074895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1074905p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1073454  RISE       1
\UART_Serial:BUART:rx_status_3\/main_2  macrocell27   3668   4918  1074905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1074918p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1073454  RISE       1
\UART_Serial:BUART:rx_state_0\/main_2   macrocell19   3656   4906  1074918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1074918p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1073454  RISE       1
\UART_Serial:BUART:rx_state_2\/main_2   macrocell22   3656   4906  1074918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1075019p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1073454  RISE       1
\UART_Serial:BUART:rx_state_3\/main_2   macrocell21   3554   4804  1075019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_bitclk_enable\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075037p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_bitclk_enable\/q   macrocell23   1250   1250  1073454  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_2  macrocell20   3536   4786  1075037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Serial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075050p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075050  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/main_2   macrocell23   2834   4774  1075050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_bitclk_enable\/clock_0               macrocell23         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_bitclk\/q
Path End       : \UART_Serial:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1075066p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_bitclk\/q        macrocell17   1250   1250  1074174  RISE       1
\UART_Serial:BUART:tx_state_1\/main_5  macrocell14   3508   4758  1075066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1075209p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067860  RISE       1
\UART_Serial:BUART:tx_state_1\/main_2               macrocell14     4424   4614  1075209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 1075388p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_0\/q       macrocell26   1250   1250  1069788  RISE       1
\UART_Serial:BUART:pollcount_1\/main_4  macrocell25   3185   4435  1075388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_0\/q
Path End       : \UART_Serial:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Serial:BUART:pollcount_0\/clock_0
Path slack     : 1075388p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_0\/q       macrocell26   1250   1250  1069788  RISE       1
\UART_Serial:BUART:pollcount_0\/main_3  macrocell26   3185   4435  1075388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_0\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1075485p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q       macrocell15   1250   1250  1064175  RISE       1
\UART_Serial:BUART:tx_state_0\/main_1  macrocell15   3088   4338  1075485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Serial:BUART:txn\/main_5
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1075602p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075602  RISE       1
\UART_Serial:BUART:txn\/main_5                      macrocell13     4031   4221  1075602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Serial:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1075618p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073818  RISE       1
\UART_Serial:BUART:rx_state_0\/main_6         macrocell19   2266   4206  1075618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Serial:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1075618p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073818  RISE       1
\UART_Serial:BUART:rx_state_2\/main_6         macrocell22   2266   4206  1075618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Serial:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1075621p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072537  RISE       1
\UART_Serial:BUART:rx_state_0\/main_7         macrocell19   2262   4202  1075621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Serial:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1075621p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072537  RISE       1
\UART_Serial:BUART:rx_state_2\/main_7         macrocell22   2262   4202  1075621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Serial:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1075630p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073836  RISE       1
\UART_Serial:BUART:rx_state_0\/main_5         macrocell19   2253   4193  1075630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Serial:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1075630p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073836  RISE       1
\UART_Serial:BUART:rx_state_2\/main_5         macrocell22   2253   4193  1075630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:txn\/main_2
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1075639p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q  macrocell15   1250   1250  1064175  RISE       1
\UART_Serial:BUART:txn\/main_2    macrocell13   2934   4184  1075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_0\/q
Path End       : \UART_Serial:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Serial:BUART:tx_bitclk\/clock_0
Path slack     : 1075639p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_0\/q      macrocell15   1250   1250  1064175  RISE       1
\UART_Serial:BUART:tx_bitclk\/main_1  macrocell17   2934   4184  1075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Serial:BUART:rx_state_3\/clock_0
Path slack     : 1075794p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q       macrocell21   1250   1250  1066169  RISE       1
\UART_Serial:BUART:rx_state_3\/main_3  macrocell21   2779   4029  1075794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q         macrocell21   1250   1250  1066169  RISE       1
\UART_Serial:BUART:rx_load_fifo\/main_3  macrocell20   2776   4026  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_3\/q
Path End       : \UART_Serial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_3\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_3\/q               macrocell21   1250   1250  1066169  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/main_2  macrocell24   2776   4026  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_stop1_reg\/clock_0             macrocell24         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1075870p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1066006  RISE       1
\UART_Serial:BUART:rx_state_0\/main_0    macrocell19   2704   3954  1075870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1075870p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1066006  RISE       1
\UART_Serial:BUART:rx_state_2\/main_0    macrocell22   2704   3954  1075870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_load_fifo\/q
Path End       : \UART_Serial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075870p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_load_fifo\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_load_fifo\/q            macrocell20     1250   1250  1069202  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3083   4333  1075870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1075877p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_ctrl_mark_last\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1066006  RISE       1
\UART_Serial:BUART:rx_status_3\/main_0   macrocell27   2697   3947  1075877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_state_2\/q
Path End       : \UART_Serial:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1075889p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_state_2\/q       macrocell16   1250   1250  1067642  RISE       1
\UART_Serial:BUART:tx_state_2\/main_3  macrocell16   2684   3934  1075889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_bitclk\/q
Path End       : \UART_Serial:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Serial:BUART:tx_state_0\/clock_0
Path slack     : 1075989p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_bitclk\/q        macrocell17   1250   1250  1074174  RISE       1
\UART_Serial:BUART:tx_state_0\/main_5  macrocell15   2584   3834  1075989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:tx_bitclk\/q
Path End       : \UART_Serial:BUART:txn\/main_6
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1075992p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_bitclk\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:tx_bitclk\/q  macrocell17   1250   1250  1074174  RISE       1
\UART_Serial:BUART:txn\/main_6   macrocell13   2581   3831  1075992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Serial:BUART:rx_state_0\/clock_0
Path slack     : 1076028p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q       macrocell22   1250   1250  1066466  RISE       1
\UART_Serial:BUART:rx_state_0\/main_4  macrocell19   2546   3796  1076028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1076028p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q       macrocell22   1250   1250  1066466  RISE       1
\UART_Serial:BUART:rx_state_2\/main_4  macrocell22   2546   3796  1076028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_2\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1076029p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_2\/q        macrocell22   1250   1250  1066466  RISE       1
\UART_Serial:BUART:rx_status_3\/main_4  macrocell27   2545   3795  1076029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_state_0\/q
Path End       : \UART_Serial:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Serial:BUART:rx_status_3\/clock_0
Path slack     : 1076040p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_0\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_state_0\/q        macrocell19   1250   1250  1066340  RISE       1
\UART_Serial:BUART:rx_status_3\/main_1  macrocell27   2533   3783  1076040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Serial:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Serial:BUART:tx_state_1\/clock_0
Path slack     : 1076220p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3603
-------------------------------------   ---- 
End-of-path arrival time (ps)           3603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075602  RISE       1
\UART_Serial:BUART:tx_state_1\/main_4               macrocell14     3413   3603  1076220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_1\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:pollcount_1\/q
Path End       : \UART_Serial:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Serial:BUART:pollcount_1\/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:pollcount_1\/q       macrocell25   1250   1250  1070682  RISE       1
\UART_Serial:BUART:pollcount_1\/main_2  macrocell25   2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:pollcount_1\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:txn\/q
Path End       : \UART_Serial:BUART:txn\/main_0
Capture Clock  : \UART_Serial:BUART:txn\/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:txn\/q       macrocell13   1250   1250  1076282  RISE       1
\UART_Serial:BUART:txn\/main_0  macrocell13   2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:txn\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_last\/q
Path End       : \UART_Serial:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Serial:BUART:rx_state_2\/clock_0
Path slack     : 1076332p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_last\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_last\/q          macrocell28   1250   1250  1076332  RISE       1
\UART_Serial:BUART:rx_state_2\/main_9  macrocell22   2242   3492  1076332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_state_2\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Serial:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1076471p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3352
-------------------------------------   ---- 
End-of-path arrival time (ps)           3352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067860  RISE       1
\UART_Serial:BUART:tx_state_2\/main_2               macrocell16     3162   3352  1076471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Serial:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Serial:BUART:tx_state_2\/clock_0
Path slack     : 1077093p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2731
-------------------------------------   ---- 
End-of-path arrival time (ps)           2731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075602  RISE       1
\UART_Serial:BUART:tx_state_2\/main_4               macrocell16     2541   2731  1077093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:tx_state_2\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Serial:BUART:rx_status_3\/q
Path End       : \UART_Serial:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Serial:BUART:sRX:RxSts\/clock
Path slack     : 1077969p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_Serial_IntClock:R#1 vs. UART_Serial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:rx_status_3\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Serial:BUART:rx_status_3\/q       macrocell27    1250   1250  1077969  RISE       1
\UART_Serial:BUART:sRX:RxSts\/status_3  statusicell2   3615   4865  1077969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Serial:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:count_stored_i\/q
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99980971p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14799
-------------------------------------   ----- 
End-of-path arrival time (ps)           14799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:count_stored_i\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:CounterUDB:count_stored_i\/q             macrocell31     1250   1250  99980971  RISE       1
\Counter:CounterUDB:count_enable\/main_2          macrocell11     2298   3548  99980971  RISE       1
\Counter:CounterUDB:count_enable\/q               macrocell11     3350   6898  99980971  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   2771   9669  99980971  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  14799  99980971  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  14799  99980971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell5       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:count_stored_i\/q
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99984126p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6190
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9684
-------------------------------------   ---- 
End-of-path arrival time (ps)           9684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:count_stored_i\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:CounterUDB:count_stored_i\/q             macrocell31     1250   1250  99980971  RISE       1
\Counter:CounterUDB:count_enable\/main_2          macrocell11     2298   3548  99980971  RISE       1
\Counter:CounterUDB:count_enable\/q               macrocell11     3350   6898  99980971  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell5   2786   9684  99984126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell5       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:count_stored_i\/q
Path End       : \Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 99984141p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6190
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9669
-------------------------------------   ---- 
End-of-path arrival time (ps)           9669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:count_stored_i\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:CounterUDB:count_stored_i\/q             macrocell31     1250   1250  99980971  RISE       1
\Counter:CounterUDB:count_enable\/main_2          macrocell11     2298   3548  99980971  RISE       1
\Counter:CounterUDB:count_enable\/q               macrocell11     3350   6898  99980971  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   2771   9669  99984141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell4       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99985488p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14012
-------------------------------------   ----- 
End-of-path arrival time (ps)           14012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell4   1240   1240  99983534  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell5      0   1240  99983534  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell5   2270   3510  99983534  RISE       1
\Counter:CounterUDB:status_2\/main_0             macrocell10     4845   8355  99985488  RISE       1
\Counter:CounterUDB:status_2\/q                  macrocell10     3350  11705  99985488  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell3    2307  14012  99985488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99985999p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6190
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7811
-------------------------------------   ---- 
End-of-path arrival time (ps)           7811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell4   1240   1240  99983534  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell5      0   1240  99983534  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell5   2270   3510  99983534  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell5   4301   7811  99985999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/clock               datapathcell5       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 99986704p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6190
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7106
-------------------------------------   ---- 
End-of-path arrival time (ps)           7106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell4   1240   1240  99983534  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell5      0   1240  99983534  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell5   2270   3510  99983534  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   3596   7106  99986704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell4       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99987643p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11857
-------------------------------------   ----- 
End-of-path arrival time (ps)           11857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell4   1600   1600  99987643  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell5      0   1600  99987643  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell5   2270   3870  99987643  RISE       1
\Counter:CounterUDB:status_0\/main_0             macrocell9      2314   6184  99987643  RISE       1
\Counter:CounterUDB:status_0\/q                  macrocell9      3350   9534  99987643  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2323  11857  99987643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 99989368p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell4   1240   1240  99983534  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell5      0   1240  99983534  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell5   2270   3510  99983534  RISE       1
\Counter:CounterUDB:overflow_reg_i\/main_0       macrocell29     3612   7122  99989368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:overflow_reg_i\/clock_0                macrocell29         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 99990306p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6184
-------------------------------------   ---- 
End-of-path arrival time (ps)           6184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell4   1600   1600  99987643  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell5      0   1600  99987643  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell5   2270   3870  99987643  RISE       1
\Counter:CounterUDB:prevCompare\/main_0          macrocell30     2314   6184  99990306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:prevCompare\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99990441p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9059
-------------------------------------   ---- 
End-of-path arrival time (ps)           9059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sC16:counterdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Counter:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  99990441  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  99990441  RISE       1
\Counter:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  99990441  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    5559   9059  99990441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Counter:CounterUDB:sSTSReg:stsreg\/clock                  statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

