Port
io_BMC_I2C3_PAL_S_SDA1_R;3
io_CPU0_D0_I2C1_PE_STRAP_SDA;3
io_CPU1_D0_I2C1_PE_STRAP_SDA;3
io_MCIO_PWR_EN0_R;3
io_MCIO_PWR_EN2_R;3
io_MCIO_PWR_EN3_R;3
io_MCIO_PWR_EN5_R;3
io_MCIO_PWR_EN7_R;3
io_MCIO_PWR_EN8_R;3
o_CPLD_M_S_EXCHANGE_S2;2
o_CPLD_M_S_SGPIO1_MISO_R;2
o_CPLD_M_S_SGPIO_MISO_R;2
o_CPU0_D0_UART1_RX;2
o_CPU0_D0_UART_SIN;2
o_CPU0_D1_UART1_RX;2
o_CPU0_RISER1_9548_RST_N_R;2
o_CPU1_D0_UART1_RX;2
o_CPU1_D0_UART_SIN;2
o_CPU1_D1_UART1_RX;2
o_CPU1_RISER2_9548_RST_N_R;2
o_CPU_MCIO0_GPU_THROTTLE_N_R;2
o_CPU_MCIO2_GPU_THROTTLE_N_R;2
o_CPU_MCIO3_GPU_THROTTLE_N_R;2
o_CPU_MCIO5_GPU_THROTTLE_N_R;2
o_CPU_MCIO7_GPU_THROTTLE_N_R;2
o_CPU_MCIO8_GPU_THROTTLE_N_R;2
o_DB9_TOD_UART_TX;2
o_DBG_CPU0_UART1_TX_CONN_R;2
o_DBG_PAL_BMC_UART1_TX_CONN_R;2
o_DB_UART_TX_R;2
o_JACK_CPU0_D0_UART_SOUT;2
o_JACK_CPU0_UART1_TX;2
o_JACK_CPU1_D0_UART_SOUT;2
o_JACK_CPU1_UART1_TX;2
o_LEAR_CPU0_UART1_TX;2
o_LED1_N;2
o_LED2_N;2
o_LED3_N;2
o_LED4_N;2
o_LED5_N;2
o_LED6_N;2
o_LED7_N;2
o_LED8_N;2
o_MCIO11_RISER1_PERST2_N;2
o_N0_100M;2
o_N0_1000M;2
o_N0_ACT;2
o_N1_100M;2
o_N1_1000M;2
o_N1_ACT;2
o_P5V_USB2_EN;2
o_PAL_BMC_SS_CLK;2
o_PAL_BMC_SS_DATA_OUT;2
o_PAL_BMC_SS_LOAD_N;2
o_PAL_BMC_UART1_RX;2
o_PAL_BMC_UART4_RX;2
o_PAL_CK440_OE_N_R;2
o_PAL_CPU0_I3C_SPD_SEL;2
o_PAL_CPU1_I3C_SPD_SEL;2
o_PAL_DB800_1_OE_N_R;2
o_PAL_DB800_1_PD_R;2
o_PAL_DB2000_1_OE_N_R;2
o_PAL_DB2000_1_PD_R;2
o_PAL_GPU1_EFUSE_EN_R;2
o_PAL_GPU2_EFUSE_EN_R;2
o_PAL_GPU3_EFUSE_EN_R;2
o_PAL_GPU4_EFUSE_EN_R;2
o_PAL_LED_HEL_GR_R;2
o_PAL_LED_HEL_RED_R;2
o_PAL_LED_PWRBTN_AMB_R;2
o_PAL_LED_PWRBTN_GR_R;2
o_PAL_LED_UID_R;2
o_PAL_M2_0_PERST_N_R;2
o_PAL_M2_1_PERST_N_R;2
o_PAL_M2_PWR_EN_R;2
o_PAL_OCP_NCSI_CLK_50M_R;2
o_PAL_OCP_NCSI_SW_EN_N_R;2
o_PAL_P1V1_STBY_EN_R;2
o_PAL_P12V_STBY_EFUSE_EN_R;2
o_PAL_RISER1_SLOT_PERST_N_R;2
o_PAL_RISER1_SS_CLK;2
o_PAL_RISER1_SS_LD_N;2
o_PAL_RISER2_SLOT_PERST_N_R;2
o_PAL_RISER2_SS_CLK;2
o_PAL_RISER2_SS_LD_N;2
o_PAL_RJ45_1_100M_LED;2
o_PAL_RJ45_1_1000M_LED;2
o_PAL_RJ45_1_ACT_LED;2
o_PAL_RJ45_2_100M_LED;2
o_PAL_RJ45_2_1000M_LED;2
o_PAL_RJ45_2_ACT_LED;2
o_PAL_RST_TCM_N_R;2
o_PAL_SPI_SELECT_R;2
o_PAL_SPI_SWITCH_EN_R;2
o_PAL_TEST_BAT_EN;2
o_PAL_THROTTLE_RISER1_R;2
o_PAL_THROTTLE_RISER2_R;2
o_PAL_UART4_OCP_DEBUG_TX;2
o_PAL_UPD1_P1V1_EN_R;2
o_PAL_UPD1_P3V3_EN_R;2
o_PAL_UPD1_PERST_N_R;2
o_PAL_UPD1_PONRST_N_R;2
o_PAL_UPD2_P1V1_EN_R;2
o_PAL_UPD2_P3V3_EN_R;2
o_PAL_UPD2_PERST_N_R;2
o_PAL_UPD2_PONRST_N_R;2
o_PAL_WX1860_NCSI_CLK_50M_R;2
o_PAL_WX1860_NCSI_SW_EN_N_R;2
o_RISER1_SELECT;2
o_RISER1_SWITCH_EN;2
o_RISER_AUX_TOD_UART1_TXD;2
o_RISER_AUX_TOD_UART2_TXD;2
o_RST_I2C1_MUX_N_R;2
o_RST_I2C2_MUX_N_R;2
o_RST_I2C3_MUX_N_R;2
o_RST_I2C4_1_MUX_N_R;2
o_RST_I2C4_2_MUX_N_R;2
o_RST_I2C5_MUX_N_R;2
o_RST_I2C12_MUX_N_R;2
o_RST_I2C13_MUX_N_R;2
o_RST_I2C_BMC_9548_MUX_N_R;2
o_Riser1_TOD_UART_TXD_R;2
o_Riser2_TOD_UART_TXD_R;2
o_UART0_CPU_LOG_TX;2
o_UART2_PAL_OCP_TX_R;2
o_USB2_SW_SEL_R;2
i_BMC_I2C3_PAL_S_SCL1_R;1
i_BMC_I2C3_PAL_S_SCL_R;1
i_BOARD_ID0;1
i_BOARD_ID1;1
i_BOARD_ID2;1
i_BOARD_ID3;1
i_BOARD_ID4;1
i_BOARD_ID5;1
i_BOARD_ID6;1
i_BOARD_ID7;1
i_CABLE_PRSNT_N;1
i_CHASSIS_ID0_N;1
i_CHASSIS_ID1_N;1
i_CLK_C42_IN_25M;1
i_CPLD_M_S_EXCHANGE_S1;1
i_CPLD_M_S_EXCHANGE_S3;1
i_CPLD_M_S_EXCHANGE_S4;1
i_CPLD_M_S_EXCHANGE_S5;1
i_CPLD_M_S_SGPIO1_CLK;1
i_CPLD_M_S_SGPIO1_LD_N;1
i_CPLD_M_S_SGPIO1_MOSI;1
i_CPLD_M_S_SGPIO_CLK;1
i_CPLD_M_S_SGPIO_LD_N;1
i_CPLD_M_S_SGPIO_MOSI;1
i_CPU0_D0_I2C1_PE_STRAP_SCL;1
i_CPU0_D0_TEMP_OVER;1
i_CPU0_D0_UART1_TX;1
i_CPU0_D0_UART_SOUT;1
i_CPU0_D1_TEMP_OVER;1
i_CPU0_D1_UART1_TX;1
i_CPU0_MCIO0_CABLE_ID0_R;1
i_CPU0_MCIO0_CABLE_ID1_R;1
i_CPU0_MCIO2_CABLE_ID0_R;1
i_CPU0_MCIO2_CABLE_ID1_R;1
i_CPU0_MCIO3_CABLE_ID0_R;1
i_CPU0_MCIO3_CABLE_ID1_R;1
i_CPU0_VIN_SNS_ALERT;1
i_CPU1_D0_GPIO_PORT0_R;1
i_CPU1_D0_GPIO_PORT1_R;1
i_CPU1_D0_GPIO_PORT2_R;1
i_CPU1_D0_GPIO_PORT3_R;1
i_CPU1_D0_GPIO_PORT4_R;1
i_CPU1_D0_GPIO_PORT5_R;1
i_CPU1_D0_GPIO_PORT6_R;1
i_CPU1_D0_GPIO_PORT7_R;1
i_CPU1_D0_GPIO_PORT9_R;1
i_CPU1_D0_GPIO_PORT10_R;1
i_CPU1_D0_I2C1_PE_STRAP_SCL;1
i_CPU1_D0_TEMP_OVER;1
i_CPU1_D0_UART1_TX;1
i_CPU1_D0_UART_SOUT;1
i_CPU1_D1_TEMP_OVER;1
i_CPU1_D1_UART1_TX;1
i_CPU1_MCIO0_CABLE_ID0_R;1
i_CPU1_MCIO0_CABLE_ID1_R;1
i_CPU1_MCIO2_CABLE_ID0_R;1
i_CPU1_MCIO2_CABLE_ID1_R;1
i_CPU1_MCIO3_CABLE_ID0_R;1
i_CPU1_MCIO3_CABLE_ID1_R;1
i_CPU1_VIN_SNS_ALERT;1
i_CPU_NVME0_PRSNT_N;1
i_CPU_NVME1_PRSNT_N;1
i_CPU_NVME4_PRSNT_N;1
i_CPU_NVME5_PRSNT_N;1
i_CPU_NVME6_PRSNT_N;1
i_CPU_NVME7_PRSNT_N;1
i_CPU_NVME10_PRSNT_N;1
i_CPU_NVME11_PRSNT_N;1
i_CPU_NVME14_PRSNT_N;1
i_CPU_NVME15_PRSNT_N;1
i_CPU_NVME16_PRSNT_N;1
i_CPU_NVME17_PRSNT_N;1
i_DB9_TOD_UART_RX;1
i_DBG_CPU0_UART1_RX_CONN_R;1
i_DBG_PAL_BMC_UART1_RX_CONN_R;1
i_DB_UART_RX_R;1
i_FAN_SNS_ALERT;1
i_JACK_CPU0_D0_UART_SIN;1
i_JACK_CPU0_UART1_RX;1
i_JACK_CPU1_D0_UART_SIN;1
i_JACK_CPU1_UART1_RX;1
i_LEAR_CPU0_UART1_RX;1
i_MB_CB_RISER1_PRSNT0_N;1
i_MB_CB_RISER2_PRSNT0_N;1
i_P5V_USB2_OCI2B;1
i_P12V_RISER1_VIN_SNS_ALERT;1
i_P12V_RISER2_VIN_SNS_ALERT;1
i_P12V_STBY_SNS_ALERT;1
i_PAL2_TCK;1
i_PAL2_TDI;1
i_PAL2_TDO;1
i_PAL2_TMS;1
i_PAL_BMC_NCSI_CLK_50M_R;1
i_PAL_BMC_SS_DATA_IN;1
i_PAL_BMC_UART1_TX;1
i_PAL_BMC_UART4_TX;1
i_PAL_EXT_RST_N;1
i_PAL_GPU1_EFUSE_OC;1
i_PAL_GPU1_EFUSE_PG;1
i_PAL_GPU2_EFUSE_OC;1
i_PAL_GPU2_EFUSE_PG;1
i_PAL_GPU3_EFUSE_OC;1
i_PAL_GPU3_EFUSE_PG;1
i_PAL_GPU4_EFUSE_OC;1
i_PAL_GPU4_EFUSE_PG;1
i_PAL_LOM_FAN_ON_AUX_R;1
i_PAL_M2_0_PRSNT_N;1
i_PAL_M2_1_PRSNT_N;1
i_PAL_OCP_PRSNT_N;1
i_PAL_OCP_RISER_CPLD;1
i_PAL_P12V_RISER1_VIN_FLTB;1
i_PAL_P12V_RISER1_VIN_PG;1
i_PAL_P12V_RISER2_VIN_FLTB;1
i_PAL_P12V_RISER2_VIN_PG;1
i_PAL_P12V_STBY_EFUSE_FLTB;1
i_PAL_P12V_STBY_EFUSE_PG;1
i_PAL_PGD_USB_UPD1_P1V1;1
i_PAL_PGD_USB_UPD2_P1V1;1
i_PAL_PWR_SW_IN_N;1
i_PAL_RISER1_MODE_R;1
i_PAL_RISER1_PRSNT_N;1
i_PAL_RISER1_WAKE_N;1
i_PAL_RISER1_WIDTH_R;1
i_PAL_RISER2_MODE_R;1
i_PAL_RISER2_PRSNT_N;1
i_PAL_RISER2_WAKE_N;1
i_PAL_RISER2_WIDTH_R;1
i_PAL_RISER4_PWR_PGD;1
i_PAL_S_DONE;1
i_PAL_S_INITN;1
i_PAL_S_JTAGEN;1
i_PAL_S_PROGRAM_N;1
i_PAL_S_SN;1
i_PAL_UART4_OCP_DEBUG_RX;1
i_PAL_UPD1_PEWAKE_N;1
i_PAL_UPD1_SMIB_N;1
i_PAL_UPD2_PEWAKE_N;1
i_PAL_UPD2_SMIB_N;1
i_PAL_UPD72020_1_ALART;1
i_PAL_UPD72020_2_ALART;1
i_PCA_REVISION_0;1
i_PCA_REVISION_1;1
i_PCA_REVISION_2;1
i_PCB_REVISION_0;1
i_PCB_REVISION_1;1
i_PEX_USB1_PPON0;1
i_PEX_USB1_PPON1;1
i_PEX_USB2_PPON0;1
i_PEX_USB2_PPON1;1
i_REAR_BP_SNS_ALERT;1
i_RISER_AUX_TOD_UART1_RXD;1
i_RISER_AUX_TOD_UART2_RXD;1
i_RISER_MB_PRSNT_R;1
i_Riser1_TOD_UART_RXD_R;1
i_Riser2_TOD_UART_RXD_R;1
i_SW_1;1
i_SW_2;1
i_SW_3;1
i_SW_4;1
i_SW_5;1
i_SW_6;1
i_SW_7;1
i_SW_8;1
i_UART0_CPU_LOG_RX;1
i_UART2_PAL_OCP_RX_R;1
io_BMC_I2C3_PAL_S_SDA_R;1

Inst
BKCL_auto_0;gopBKCL
Pin
S12_DIFFIN_DYN_EN;2
VREF;2
DIFFIN_DYN_EN_N;1
DIFFOUT_DYN_EN_N;1

Inst
BKCL_auto_1;gopBKCL
Pin
S12_DIFFIN_DYN_EN;2
VREF;2
DIFFIN_DYN_EN_N;1
DIFFOUT_DYN_EN_N;1

Inst
BKCL_auto_2;gopBKCL
Pin
S12_DIFFIN_DYN_EN;2
VREF;2
DIFFIN_DYN_EN_N;1
DIFFOUT_DYN_EN_N;1

Inst
BKCL_auto_3;gopBKCL
Pin
S12_DIFFIN_DYN_EN;2
VREF;2
DIFFIN_DYN_EN_N;1
DIFFOUT_DYN_EN_N;1

Inst
BKCL_auto_4;gopBKCL
Pin
S12_DIFFIN_DYN_EN;2
VREF;2
DIFFIN_DYN_EN_N;1
DIFFOUT_DYN_EN_N;1

Inst
BKCL_auto_5;gopBKCL
Pin
S12_DIFFIN_DYN_EN;2
VREF;2
DIFFIN_DYN_EN_N;1
DIFFOUT_DYN_EN_N;1

Inst
FanControl_m/m_WDT3/N12_mux8_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
FanControl_m/m_WDT3/N31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
FanControl_m/m_WDT3/r_WDT_cnt_clk_dly2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
FanControl_m/m_WDT3/r_WDT_cnt_clr_dly1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
FanControl_m/m_WDT3/r_WDT_cnt_clr_dly2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
FanControl_m/m_WDT3/r_WDT_timeout/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
FanControl_m/m_WDT3/r_wdt_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
FanControl_m/m_WDT3/r_wdt_cnt[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
FanControl_m/m_WDT3/r_wdt_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
FanControl_m/m_WDT3/r_wdt_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
FanControl_m/m_WDT3/r_wdt_cnt[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
FanControl_m/m_WDT3/r_wdt_cnt[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
GND_0;gopGND
Pin
Z;2

Inst
GND_1;gopGND
Pin
Z;2

Inst
GND_2;gopGND
Pin
Z;2

Inst
GND_3;gopGND
Pin
Z;2

Inst
GND_4;gopGND
Pin
Z;2

Inst
GND_5;gopGND
Pin
Z;2

Inst
GND_6;gopGND
Pin
Z;2

Inst
GND_7;gopGND
Pin
Z;2

Inst
GND_8;gopGND
Pin
Z;2

Inst
GND_9;gopGND
Pin
Z;2

Inst
GND_10;gopGND
Pin
Z;2

Inst
GND_11;gopGND
Pin
Z;2

Inst
GND_12;gopGND
Pin
Z;2

Inst
GND_13;gopGND
Pin
Z;2

Inst
GND_14;gopGND
Pin
Z;2

Inst
GND_15;gopGND
Pin
Z;2

Inst
GND_16;gopGND
Pin
Z;2

Inst
GND_17;gopGND
Pin
Z;2

Inst
GND_18;gopGND
Pin
Z;2

Inst
GND_19;gopGND
Pin
Z;2

Inst
GND_20;gopGND
Pin
Z;2

Inst
GND_21;gopGND
Pin
Z;2

Inst
GND_22;gopGND
Pin
Z;2

Inst
GND_23;gopGND
Pin
Z;2

Inst
GND_24;gopGND
Pin
Z;2

Inst
GND_25;gopGND
Pin
Z;2

Inst
GND_26;gopGND
Pin
Z;2

Inst
GND_27;gopGND
Pin
Z;2

Inst
GND_28;gopGND
Pin
Z;2

Inst
GND_29;gopGND
Pin
Z;2

Inst
GND_30;gopGND
Pin
Z;2

Inst
GND_31;gopGND
Pin
Z;2

Inst
GND_32;gopGND
Pin
Z;2

Inst
GND_33;gopGND
Pin
Z;2

Inst
GND_34;gopGND
Pin
Z;2

Inst
GND_35;gopGND
Pin
Z;2

Inst
GND_36;gopGND
Pin
Z;2

Inst
GND_37;gopGND
Pin
Z;2

Inst
GND_38;gopGND
Pin
Z;2

Inst
GND_39;gopGND
Pin
Z;2

Inst
GND_40;gopGND
Pin
Z;2

Inst
GND_41;gopGND
Pin
Z;2

Inst
GND_42;gopGND
Pin
Z;2

Inst
GND_43;gopGND
Pin
Z;2

Inst
GND_44;gopGND
Pin
Z;2

Inst
GND_45;gopGND
Pin
Z;2

Inst
GND_46;gopGND
Pin
Z;2

Inst
GND_47;gopGND
Pin
Z;2

Inst
GND_48;gopGND
Pin
Z;2

Inst
GND_49;gopGND
Pin
Z;2

Inst
GND_50;gopGND
Pin
Z;2

Inst
GND_51;gopGND
Pin
Z;2

Inst
GND_52;gopGND
Pin
Z;2

Inst
GND_53;gopGND
Pin
Z;2

Inst
GND_54;gopGND
Pin
Z;2

Inst
GND_55;gopGND
Pin
Z;2

Inst
GND_56;gopGND
Pin
Z;2

Inst
GND_57;gopGND
Pin
Z;2

Inst
GND_58;gopGND
Pin
Z;2

Inst
GND_59;gopGND
Pin
Z;2

Inst
GND_60;gopGND
Pin
Z;2

Inst
GND_61;gopGND
Pin
Z;2

Inst
GND_62;gopGND
Pin
Z;2

Inst
GND_63;gopGND
Pin
Z;2

Inst
GND_64;gopGND
Pin
Z;2

Inst
GND_65;gopGND
Pin
Z;2

Inst
GND_66;gopGND
Pin
Z;2

Inst
GND_67;gopGND
Pin
Z;2

Inst
GND_68;gopGND
Pin
Z;2

Inst
GND_69;gopGND
Pin
Z;2

Inst
GND_70;gopGND
Pin
Z;2

Inst
GND_71;gopGND
Pin
Z;2

Inst
GND_72;gopGND
Pin
Z;2

Inst
GND_73;gopGND
Pin
Z;2

Inst
GND_74;gopGND
Pin
Z;2

Inst
GND_75;gopGND
Pin
Z;2

Inst
GND_76;gopGND
Pin
Z;2

Inst
GND_77;gopGND
Pin
Z;2

Inst
GND_78;gopGND
Pin
Z;2

Inst
GND_79;gopGND
Pin
Z;2

Inst
GND_80;gopGND
Pin
Z;2

Inst
GND_81;gopGND
Pin
Z;2

Inst
GND_82;gopGND
Pin
Z;2

Inst
GND_83;gopGND
Pin
Z;2

Inst
GND_84;gopGND
Pin
Z;2

Inst
GND_85;gopGND
Pin
Z;2

Inst
GND_86;gopGND
Pin
Z;2

Inst
GND_87;gopGND
Pin
Z;2

Inst
GND_88;gopGND
Pin
Z;2

Inst
GND_89;gopGND
Pin
Z;2

Inst
GND_90;gopGND
Pin
Z;2

Inst
GND_91;gopGND
Pin
Z;2

Inst
GND_92;gopGND
Pin
Z;2

Inst
GND_93;gopGND
Pin
Z;2

Inst
GND_94;gopGND
Pin
Z;2

Inst
GND_95;gopGND
Pin
Z;2

Inst
GND_96;gopGND
Pin
Z;2

Inst
GND_97;gopGND
Pin
Z;2

Inst
GND_98;gopGND
Pin
Z;2

Inst
GND_99;gopGND
Pin
Z;2

Inst
GND_100;gopGND
Pin
Z;2

Inst
GND_101;gopGND
Pin
Z;2

Inst
GND_102;gopGND
Pin
Z;2

Inst
GND_103;gopGND
Pin
Z;2

Inst
GND_104;gopGND
Pin
Z;2

Inst
GND_105;gopGND
Pin
Z;2

Inst
GND_106;gopGND
Pin
Z;2

Inst
GND_107;gopGND
Pin
Z;2

Inst
GND_108;gopGND
Pin
Z;2

Inst
GND_109;gopGND
Pin
Z;2

Inst
GND_110;gopGND
Pin
Z;2

Inst
GND_111;gopGND
Pin
Z;2

Inst
GND_112;gopGND
Pin
Z;2

Inst
GND_113;gopGND
Pin
Z;2

Inst
GND_114;gopGND
Pin
Z;2

Inst
GND_115;gopGND
Pin
Z;2

Inst
GND_116;gopGND
Pin
Z;2

Inst
GND_117;gopGND
Pin
Z;2

Inst
GND_118;gopGND
Pin
Z;2

Inst
GND_119;gopGND
Pin
Z;2

Inst
GND_120;gopGND
Pin
Z;2

Inst
GND_121;gopGND
Pin
Z;2

Inst
GND_122;gopGND
Pin
Z;2

Inst
GND_123;gopGND
Pin
Z;2

Inst
GND_124;gopGND
Pin
Z;2

Inst
GND_125;gopGND
Pin
Z;2

Inst
GND_126;gopGND
Pin
Z;2

Inst
GND_127;gopGND
Pin
Z;2

Inst
GND_128;gopGND
Pin
Z;2

Inst
GND_129;gopGND
Pin
Z;2

Inst
GND_130;gopGND
Pin
Z;2

Inst
GND_131;gopGND
Pin
Z;2

Inst
GND_132;gopGND
Pin
Z;2

Inst
GRS_INST/grs_ccs;gopCCS
Pin
CAPTUREDR;2
CLOCKDR1;2
CLOCKDR2;2
FLG_USER1;2
FLG_USER2;2
GOUTEN;2
GRS_N;2
GWEN;2
I2C0_SCL_O;2
I2C0_SDA_O;2
I2C1_SCL_O;2
I2C1_SDA_O;2
IRQ;2
IRQ_CCS;2
IRQ_I2C0;2
IRQ_I2C1;2
IRQ_SPI;2
IRQ_TIMER;2
JRST;2
JRTI;2
PCTLR_BG_OFF;2
PCTLR_POR_OFF;2
PCTLR_STDBY;2
PCTLR_STDBY_FLG;2
PCTLR_STOP;2
PRDATA[0];2
PRDATA[1];2
PRDATA[2];2
PRDATA[3];2
PRDATA[4];2
PRDATA[5];2
PRDATA[6];2
PRDATA[7];2
PREADY;2
RBCRC_ERR;2
RBCRC_SEC_OVER;2
RBCRC_VALID;2
SHIFTDR;2
SPI_MISO_O;2
SPI_MISO_OE_N;2
SPI_MOSI_O;2
SPI_MOSI_OE_N;2
SPI_SCK_O;2
SPI_SCK_OE_N;2
SPI_SS_O_N[0];2
SPI_SS_O_N[1];2
SPI_SS_O_N[2];2
SPI_SS_O_N[3];2
SPI_SS_O_N[4];2
SPI_SS_O_N[5];2
SPI_SS_O_N[6];2
SPI_SS_O_N[7];2
TCK1;2
TDI1;2
TIMER_PWM;2
TMS1;2
UID_DOUT;2
UPDATEDR;2
WAKEUP_OVER_N;2
GOUTEN_I;1
GRS_N_I;1
GWEN_I;1
I2C0_SCL_I;1
I2C0_SDA_I;1
I2C1_SCL_I;1
I2C1_SDA_I;1
OSC_OFF;1
PADDR[0];1
PADDR[1];1
PADDR[2];1
PADDR[3];1
PADDR[4];1
PCLK;1
PCTLR_BG_STABLE;1
PCTLR_CLK;1
PCTLR_CLR_N;1
PCTLR_STDBY_EN_N;1
PCTLR_TIMER_EN_N;1
PENABLE;1
PLL0_PRDATA[0];1
PLL0_PRDATA[1];1
PLL0_PRDATA[2];1
PLL0_PRDATA[3];1
PLL0_PRDATA[4];1
PLL0_PRDATA[5];1
PLL0_PRDATA[6];1
PLL0_PRDATA[7];1
PLL0_PREADY;1
PLL1_PRDATA[0];1
PLL1_PRDATA[1];1
PLL1_PRDATA[2];1
PLL1_PRDATA[3];1
PLL1_PRDATA[4];1
PLL1_PRDATA[5];1
PLL1_PRDATA[6];1
PLL1_PRDATA[7];1
PLL1_PREADY;1
PRESETN;1
PSEL_CCS;1
PSEL_I2C0;1
PSEL_I2C1;1
PSEL_PLL0;1
PSEL_PLL1;1
PSEL_SPI;1
PSEL_TIMER;1
PWDATA[0];1
PWDATA[1];1
PWDATA[2];1
PWDATA[3];1
PWDATA[4];1
PWDATA[5];1
PWDATA[6];1
PWDATA[7];1
PWRITE;1
RBCRC_RST;1
RBCRC_SEC_START;1
RBCRC_START;1
SPI_MISO_I;1
SPI_MOSI_I;1
SPI_SCK_I;1
SPI_SS_I_N;1
TDO_USER1;1
TDO_USER2;1
TIMER_CLK;1
TIMER_RSTN;1
TIMER_STAMP;1
UCLK;1
UID_CLK;1
UID_DIN;1
UID_LOAD;1
UID_SE;1

Inst
N90_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N172_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N172_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N404_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N422[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N509/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
N512/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
N740_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N742_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N742_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
N743/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
VCC_0;gopVCC
Pin
Z;2

Inst
VCC_1;gopVCC
Pin
Z;2

Inst
VCC_2;gopVCC
Pin
Z;2

Inst
VCC_3;gopVCC
Pin
Z;2

Inst
VCC_4;gopVCC
Pin
Z;2

Inst
VCC_5;gopVCC
Pin
Z;2

Inst
VCC_6;gopVCC
Pin
Z;2

Inst
VCC_7;gopVCC
Pin
Z;2

Inst
VCC_8;gopVCC
Pin
Z;2

Inst
VCC_9;gopVCC
Pin
Z;2

Inst
VCC_10;gopVCC
Pin
Z;2

Inst
VCC_11;gopVCC
Pin
Z;2

Inst
VCC_12;gopVCC
Pin
Z;2

Inst
VCC_13;gopVCC
Pin
Z;2

Inst
VCC_14;gopVCC
Pin
Z;2

Inst
VCC_15;gopVCC
Pin
Z;2

Inst
VCC_16;gopVCC
Pin
Z;2

Inst
VCC_17;gopVCC
Pin
Z;2

Inst
VCC_18;gopVCC
Pin
Z;2

Inst
VCC_19;gopVCC
Pin
Z;2

Inst
VCC_20;gopVCC
Pin
Z;2

Inst
VCC_21;gopVCC
Pin
Z;2

Inst
VCC_22;gopVCC
Pin
Z;2

Inst
VCC_23;gopVCC
Pin
Z;2

Inst
VCC_24;gopVCC
Pin
Z;2

Inst
VCC_25;gopVCC
Pin
Z;2

Inst
VCC_26;gopVCC
Pin
Z;2

Inst
VCC_27;gopVCC
Pin
Z;2

Inst
VCC_28;gopVCC
Pin
Z;2

Inst
VCC_29;gopVCC
Pin
Z;2

Inst
VCC_30;gopVCC
Pin
Z;2

Inst
VCC_31;gopVCC
Pin
Z;2

Inst
VCC_32;gopVCC
Pin
Z;2

Inst
VCC_33;gopVCC
Pin
Z;2

Inst
VCC_34;gopVCC
Pin
Z;2

Inst
VCC_35;gopVCC
Pin
Z;2

Inst
VCC_36;gopVCC
Pin
Z;2

Inst
VCC_37;gopVCC
Pin
Z;2

Inst
VCC_38;gopVCC
Pin
Z;2

Inst
VCC_39;gopVCC
Pin
Z;2

Inst
VCC_40;gopVCC
Pin
Z;2

Inst
VCC_41;gopVCC
Pin
Z;2

Inst
VCC_42;gopVCC
Pin
Z;2

Inst
VCC_43;gopVCC
Pin
Z;2

Inst
VCC_44;gopVCC
Pin
Z;2

Inst
VCC_45;gopVCC
Pin
Z;2

Inst
VCC_46;gopVCC
Pin
Z;2

Inst
VCC_47;gopVCC
Pin
Z;2

Inst
VCC_48;gopVCC
Pin
Z;2

Inst
VCC_49;gopVCC
Pin
Z;2

Inst
VCC_50;gopVCC
Pin
Z;2

Inst
VCC_51;gopVCC
Pin
Z;2

Inst
VCC_52;gopVCC
Pin
Z;2

Inst
VCC_53;gopVCC
Pin
Z;2

Inst
VCC_54;gopVCC
Pin
Z;2

Inst
VCC_55;gopVCC
Pin
Z;2

Inst
VCC_56;gopVCC
Pin
Z;2

Inst
VCC_57;gopVCC
Pin
Z;2

Inst
VCC_58;gopVCC
Pin
Z;2

Inst
VCC_59;gopVCC
Pin
Z;2

Inst
VCC_60;gopVCC
Pin
Z;2

Inst
VCC_61;gopVCC
Pin
Z;2

Inst
VCC_62;gopVCC
Pin
Z;2

Inst
VCC_63;gopVCC
Pin
Z;2

Inst
VCC_64;gopVCC
Pin
Z;2

Inst
VCC_65;gopVCC
Pin
Z;2

Inst
VCC_66;gopVCC
Pin
Z;2

Inst
VCC_67;gopVCC
Pin
Z;2

Inst
VCC_68;gopVCC
Pin
Z;2

Inst
VCC_69;gopVCC
Pin
Z;2

Inst
VCC_70;gopVCC
Pin
Z;2

Inst
VCC_71;gopVCC
Pin
Z;2

Inst
VCC_72;gopVCC
Pin
Z;2

Inst
VCC_73;gopVCC
Pin
Z;2

Inst
VCC_74;gopVCC
Pin
Z;2

Inst
VCC_75;gopVCC
Pin
Z;2

Inst
VCC_76;gopVCC
Pin
Z;2

Inst
VCC_77;gopVCC
Pin
Z;2

Inst
VCC_78;gopVCC
Pin
Z;2

Inst
VCC_79;gopVCC
Pin
Z;2

Inst
VCC_80;gopVCC
Pin
Z;2

Inst
VCC_81;gopVCC
Pin
Z;2

Inst
VCC_82;gopVCC
Pin
Z;2

Inst
VCC_83;gopVCC
Pin
Z;2

Inst
VCC_84;gopVCC
Pin
Z;2

Inst
VCC_85;gopVCC
Pin
Z;2

Inst
VCC_86;gopVCC
Pin
Z;2

Inst
VCC_87;gopVCC
Pin
Z;2

Inst
VCC_88;gopVCC
Pin
Z;2

Inst
VCC_89;gopVCC
Pin
Z;2

Inst
VCC_90;gopVCC
Pin
Z;2

Inst
VCC_91;gopVCC
Pin
Z;2

Inst
VCC_92;gopVCC
Pin
Z;2

Inst
VCC_93;gopVCC
Pin
Z;2

Inst
VCC_94;gopVCC
Pin
Z;2

Inst
VCC_95;gopVCC
Pin
Z;2

Inst
VCC_96;gopVCC
Pin
Z;2

Inst
VCC_97;gopVCC
Pin
Z;2

Inst
VCC_98;gopVCC
Pin
Z;2

Inst
VCC_99;gopVCC
Pin
Z;2

Inst
VCC_100;gopVCC
Pin
Z;2

Inst
VCC_101;gopVCC
Pin
Z;2

Inst
VCC_102;gopVCC
Pin
Z;2

Inst
VCC_103;gopVCC
Pin
Z;2

Inst
VCC_104;gopVCC
Pin
Z;2

Inst
VCC_105;gopVCC
Pin
Z;2

Inst
VCC_106;gopVCC
Pin
Z;2

Inst
VCC_107;gopVCC
Pin
Z;2

Inst
VCC_108;gopVCC
Pin
Z;2

Inst
VCC_109;gopVCC
Pin
Z;2

Inst
VCC_110;gopVCC
Pin
Z;2

Inst
VCC_111;gopVCC
Pin
Z;2

Inst
VCC_112;gopVCC
Pin
Z;2

Inst
VCC_113;gopVCC
Pin
Z;2

Inst
VCC_114;gopVCC
Pin
Z;2

Inst
VCC_115;gopVCC
Pin
Z;2

Inst
VCC_116;gopVCC
Pin
Z;2

Inst
VCC_117;gopVCC
Pin
Z;2

Inst
VCC_118;gopVCC
Pin
Z;2

Inst
VCC_119;gopVCC
Pin
Z;2

Inst
VCC_120;gopVCC
Pin
Z;2

Inst
clkbufg_0/gopclkbufg;gopUSCMDC
Pin
CLKOUT;2
CLKIN;1
SEL;1

Inst
db_inst_button/N4_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_button/N39/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_button/N44/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_button/mInst[0].cnt[0][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_button/mInst[0].cnt[0][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_button/mInst[0].nxt[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_button/mInst[0].nxt_s1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_button/mInst[0].out_i[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_pwrgood/N4_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_pwrgood/N37_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_pwrgood/N144_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_pwrgood/N153_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_pwrgood/N168_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_inst_pwrgood/cnt[0][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_pwrgood/cnt[0][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_pwrgood/cnt[0][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_pwrgood/cnt[1][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_pwrgood/cnt[1][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_pwrgood/cnt[1][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_pwrgood/cnt[2][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_pwrgood/cnt[2][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_pwrgood/cnt[2][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_pwrgood/mInst[0].nxt[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_pwrgood/mInst[0].nxt_s1[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_pwrgood/mInst[0].out_i[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_pwrgood/mInst[1].nxt[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_pwrgood/mInst[1].nxt_s1[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_pwrgood/mInst[1].out_i[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_inst_pwrgood/mInst[2].nxt[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_pwrgood/mInst[2].nxt_s1[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_inst_pwrgood/mInst[2].out_i[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_intruder/N4_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_intruder/N66/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_intruder/N90/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_intruder/cnt[0][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_intruder/cnt[0][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_intruder/cnt[0][2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_intruder/mInst[0].nxt[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_intruder/mInst[0].nxt_s1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_intruder/mInst[0].out_i[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_pe_wake_inst/N134_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_pe_wake_inst/N145/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
db_pe_wake_inst/cnt[2][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_pe_wake_inst/cnt[2][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
db_pe_wake_inst/mInst[0].nxt[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_pe_wake_inst/mInst[0].nxt_s1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
db_pe_wake_inst/mInst[2].out_i[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/reg_par_data_out[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/reg_par_data_out[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/reg_par_data_out[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/reg_par_data_out[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/reg_par_data_out[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/reg_par_data_out[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/reg_par_data_out[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/reg_par_data_out[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/ser_data_out/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/ser_data_out_tri_enable/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/ser_data_tri_en_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/wait_time[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/wait_time[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
gopIOLDLYS_1;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_2;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_3;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_4;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_5;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_6;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_7;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_8;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_9;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_10;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_11;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_12;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_13;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_14;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_15;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_16;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_17;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_18;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_19;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_20;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_21;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_22;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_23;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_24;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_25;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_26;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_27;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_28;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_29;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_30;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_31;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_32;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_33;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_34;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_35;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_36;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_37;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_38;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_39;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_40;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_41;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_42;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_43;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_44;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_45;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_46;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_47;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_48;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_49;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_50;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_51;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_52;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_53;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_54;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_55;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_56;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_57;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_58;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_59;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_60;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_61;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_62;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_63;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_64;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_65;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_66;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_67;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_68;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_69;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_70;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_71;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_72;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_73;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_74;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_75;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_76;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_77;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_78;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_79;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_80;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_81;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_82;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_83;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_84;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_85;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_86;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_87;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_88;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_89;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_90;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_91;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_92;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_93;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_94;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_95;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_96;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_97;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_98;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_99;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_100;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_101;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_102;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_103;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_104;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_105;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_106;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_107;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_108;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_109;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_110;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_111;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_112;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_113;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_114;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_115;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_116;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_117;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_118;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_119;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_120;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_121;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_122;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_123;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_124;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_125;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_126;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_127;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_128;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_129;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_130;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_131;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_132;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_133;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_134;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_135;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_136;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_137;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_138;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_139;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_140;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_141;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_142;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_143;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_144;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_145;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_146;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_147;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_148;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_149;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_150;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_151;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_152;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_153;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_154;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_155;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_156;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_157;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_158;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_159;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_160;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_161;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_162;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_163;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_164;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_165;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_166;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_167;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_168;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_169;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_170;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_171;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_172;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_173;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_174;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopIOLDLYS_175;gopIOLDLYS
Pin
IDLY_OUT;2
ODLY_OUT;2
IDLY_IN;1
ODLY_IN;1

Inst
gopSFBRoute_9_12;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_29;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_35;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_41;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_53;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_83;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_89;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_119;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_149;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_191;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_203;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_209;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_215;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_11_240;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_17_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_23_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_29_240;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_35_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_35_240;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_47_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_47_240;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_53_240;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_59_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_59_240;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_65_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_71_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_89_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_89_240;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_95_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_107_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_107_240;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_113_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_119_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_131_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_131_240;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_137_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_143_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_143_240;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_149_6;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_29;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_53;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_59;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_83;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_89;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_95;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_113;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_119;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_125;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_149;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_161;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
gopSFBRoute_155_203;gopSFBROUTE
Pin
TEST_A_Q0;2
TEST_A_Q1;2
TEST_A_Q2;2
TEST_A_Q3;2
TEST_A_Y0;2
TEST_A_Y1;2
TEST_A_Y2;2
TEST_A_Y3;2
TEST_A_Y6AB;2
TEST_A_Y6CD;2
TEST_S_Q0;2
TEST_S_Q1;2
TEST_S_Q2;2
TEST_S_Q3;2
TEST_S_Y0;2
TEST_S_Y1;2
TEST_S_Y2;2
TEST_S_Y3;2
TEST_S_Y6AB;2
TEST_S_Y6CD;2
NM_DATA[0];1
NM_DATA[1];1
NM_DATA[2];1
NM_DATA[3];1
NM_DATA[4];1
NM_DATA[5];1
NM_DATA[6];1
NM_DATA[7];1
NM_DATA[8];1
NM_DATA[9];1
NM_DATA[10];1
NM_DATA[11];1
NM_DATA[12];1
NM_DATA[13];1
NM_DATA[14];1
NM_DATA[15];1
NM_DATA[16];1
NM_DATA[17];1
NM_DATA[18];1
NM_DATA[19];1

Inst
i_BMC_I2C3_PAL_S_SCL1_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_BMC_I2C3_PAL_S_SCL1_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_BMC_I2C3_PAL_S_SCL_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_BMC_I2C3_PAL_S_SCL_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_BOARD_ID0_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_BOARD_ID0_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_BOARD_ID1_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_BOARD_ID1_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_BOARD_ID2_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_BOARD_ID2_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_BOARD_ID3_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_BOARD_ID3_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_BOARD_ID4_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_BOARD_ID4_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_BOARD_ID5_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_BOARD_ID5_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_BOARD_ID6_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_BOARD_ID6_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_BOARD_ID7_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_BOARD_ID7_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CABLE_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CABLE_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CHASSIS_ID0_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CHASSIS_ID0_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CHASSIS_ID1_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CHASSIS_ID1_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CLK_C42_IN_25M_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CLK_C42_IN_25M_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPLD_M_S_EXCHANGE_S1_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPLD_M_S_EXCHANGE_S1_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPLD_M_S_EXCHANGE_S3_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPLD_M_S_EXCHANGE_S3_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPLD_M_S_EXCHANGE_S4_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPLD_M_S_EXCHANGE_S4_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPLD_M_S_EXCHANGE_S5_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPLD_M_S_EXCHANGE_S5_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPLD_M_S_SGPIO1_CLK_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPLD_M_S_SGPIO1_CLK_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPLD_M_S_SGPIO1_LD_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPLD_M_S_SGPIO1_LD_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPLD_M_S_SGPIO1_MOSI_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPLD_M_S_SGPIO1_MOSI_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPLD_M_S_SGPIO_CLK_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPLD_M_S_SGPIO_CLK_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPLD_M_S_SGPIO_LD_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPLD_M_S_SGPIO_LD_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPLD_M_S_SGPIO_MOSI_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPLD_M_S_SGPIO_MOSI_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_D0_I2C1_PE_STRAP_SCL_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_D0_I2C1_PE_STRAP_SCL_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_D0_TEMP_OVER_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_D0_TEMP_OVER_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_D0_UART1_TX_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_D0_UART1_TX_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_D0_UART_SOUT_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_D0_UART_SOUT_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_D1_TEMP_OVER_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_D1_TEMP_OVER_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_D1_UART1_TX_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_D1_UART1_TX_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_MCIO0_CABLE_ID0_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_MCIO0_CABLE_ID0_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_MCIO0_CABLE_ID1_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_MCIO0_CABLE_ID1_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_MCIO2_CABLE_ID0_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_MCIO2_CABLE_ID0_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_MCIO2_CABLE_ID1_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_MCIO2_CABLE_ID1_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_MCIO3_CABLE_ID0_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_MCIO3_CABLE_ID0_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_MCIO3_CABLE_ID1_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_MCIO3_CABLE_ID1_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU0_VIN_SNS_ALERT_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU0_VIN_SNS_ALERT_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_D0_GPIO_PORT0_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_D0_GPIO_PORT0_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_D0_GPIO_PORT1_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_D0_GPIO_PORT1_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_D0_GPIO_PORT2_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_D0_GPIO_PORT2_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_D0_GPIO_PORT3_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_D0_GPIO_PORT3_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_D0_GPIO_PORT4_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_D0_GPIO_PORT4_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_D0_GPIO_PORT5_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_D0_GPIO_PORT5_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_D0_GPIO_PORT6_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_D0_GPIO_PORT6_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_D0_GPIO_PORT7_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_D0_GPIO_PORT7_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_D0_GPIO_PORT9_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_D0_GPIO_PORT9_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_D0_GPIO_PORT10_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_D0_GPIO_PORT10_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_D0_I2C1_PE_STRAP_SCL_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_D0_I2C1_PE_STRAP_SCL_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_D0_TEMP_OVER_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_D0_TEMP_OVER_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_D0_UART1_TX_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_D0_UART1_TX_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_D0_UART_SOUT_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_D0_UART_SOUT_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_D1_TEMP_OVER_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_D1_TEMP_OVER_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_D1_UART1_TX_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_D1_UART1_TX_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_MCIO0_CABLE_ID0_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_MCIO0_CABLE_ID0_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_MCIO0_CABLE_ID1_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_MCIO0_CABLE_ID1_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_MCIO2_CABLE_ID0_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_MCIO2_CABLE_ID0_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_MCIO2_CABLE_ID1_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_MCIO2_CABLE_ID1_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_MCIO3_CABLE_ID0_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_MCIO3_CABLE_ID0_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_MCIO3_CABLE_ID1_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_MCIO3_CABLE_ID1_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU1_VIN_SNS_ALERT_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU1_VIN_SNS_ALERT_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU_NVME0_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU_NVME0_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU_NVME1_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU_NVME1_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU_NVME4_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU_NVME4_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU_NVME5_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU_NVME5_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU_NVME6_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU_NVME6_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU_NVME7_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU_NVME7_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU_NVME10_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU_NVME10_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU_NVME11_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU_NVME11_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU_NVME14_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU_NVME14_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU_NVME15_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU_NVME15_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU_NVME16_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU_NVME16_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_CPU_NVME17_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_CPU_NVME17_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_DB9_TOD_UART_RX_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_DB9_TOD_UART_RX_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_DBG_CPU0_UART1_RX_CONN_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_DBG_CPU0_UART1_RX_CONN_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_DBG_PAL_BMC_UART1_RX_CONN_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_DBG_PAL_BMC_UART1_RX_CONN_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_DB_UART_RX_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_DB_UART_RX_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_FAN_SNS_ALERT_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_FAN_SNS_ALERT_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_JACK_CPU0_D0_UART_SIN_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_JACK_CPU0_D0_UART_SIN_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_JACK_CPU0_UART1_RX_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_JACK_CPU0_UART1_RX_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_JACK_CPU1_D0_UART_SIN_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_JACK_CPU1_D0_UART_SIN_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_JACK_CPU1_UART1_RX_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_JACK_CPU1_UART1_RX_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_LEAR_CPU0_UART1_RX_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_LEAR_CPU0_UART1_RX_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_MB_CB_RISER1_PRSNT0_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_MB_CB_RISER1_PRSNT0_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_MB_CB_RISER2_PRSNT0_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_MB_CB_RISER2_PRSNT0_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_P5V_USB2_OCI2B_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_P5V_USB2_OCI2B_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_P12V_RISER1_VIN_SNS_ALERT_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_P12V_RISER1_VIN_SNS_ALERT_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_P12V_RISER2_VIN_SNS_ALERT_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_P12V_RISER2_VIN_SNS_ALERT_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_P12V_STBY_SNS_ALERT_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_P12V_STBY_SNS_ALERT_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL2_TCK_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL2_TCK_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL2_TDI_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL2_TDI_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL2_TDO_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL2_TDO_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL2_TMS_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL2_TMS_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_BMC_NCSI_CLK_50M_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_BMC_NCSI_CLK_50M_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_BMC_SS_DATA_IN_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_BMC_SS_DATA_IN_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_BMC_UART1_TX_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_BMC_UART1_TX_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_BMC_UART4_TX_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_BMC_UART4_TX_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_EXT_RST_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_EXT_RST_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_GPU1_EFUSE_OC_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_GPU1_EFUSE_OC_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_GPU1_EFUSE_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_GPU1_EFUSE_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_GPU2_EFUSE_OC_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_GPU2_EFUSE_OC_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_GPU2_EFUSE_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_GPU2_EFUSE_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_GPU3_EFUSE_OC_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_GPU3_EFUSE_OC_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_GPU3_EFUSE_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_GPU3_EFUSE_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_GPU4_EFUSE_OC_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_GPU4_EFUSE_OC_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_GPU4_EFUSE_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_GPU4_EFUSE_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_LOM_FAN_ON_AUX_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_LOM_FAN_ON_AUX_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_M2_0_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_M2_0_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_M2_1_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_M2_1_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_OCP_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_OCP_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_OCP_RISER_CPLD_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_OCP_RISER_CPLD_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_P12V_RISER1_VIN_FLTB_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_P12V_RISER1_VIN_FLTB_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_P12V_RISER1_VIN_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_P12V_RISER1_VIN_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_P12V_RISER2_VIN_FLTB_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_P12V_RISER2_VIN_FLTB_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_P12V_RISER2_VIN_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_P12V_RISER2_VIN_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_P12V_STBY_EFUSE_FLTB_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_P12V_STBY_EFUSE_FLTB_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_P12V_STBY_EFUSE_PG_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_P12V_STBY_EFUSE_PG_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_PGD_USB_UPD1_P1V1_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_PGD_USB_UPD1_P1V1_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_PGD_USB_UPD2_P1V1_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_PGD_USB_UPD2_P1V1_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_PWR_SW_IN_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_PWR_SW_IN_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_RISER1_MODE_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_RISER1_MODE_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_RISER1_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_RISER1_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_RISER1_WAKE_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_RISER1_WAKE_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_RISER1_WIDTH_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_RISER1_WIDTH_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_RISER2_MODE_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_RISER2_MODE_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_RISER2_PRSNT_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_RISER2_PRSNT_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_RISER2_WAKE_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_RISER2_WAKE_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_RISER2_WIDTH_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_RISER2_WIDTH_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_RISER4_PWR_PGD_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_RISER4_PWR_PGD_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_S_DONE_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_S_DONE_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_S_INITN_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_S_INITN_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_S_JTAGEN_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_S_JTAGEN_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_S_PROGRAM_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_S_PROGRAM_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_S_SN_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_S_SN_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_UART4_OCP_DEBUG_RX_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_UART4_OCP_DEBUG_RX_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_UPD1_PEWAKE_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_UPD1_PEWAKE_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_UPD1_SMIB_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_UPD1_SMIB_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_UPD2_PEWAKE_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_UPD2_PEWAKE_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_UPD2_SMIB_N_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_UPD2_SMIB_N_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_UPD72020_1_ALART_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_UPD72020_1_ALART_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PAL_UPD72020_2_ALART_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PAL_UPD72020_2_ALART_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PCA_REVISION_0_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PCA_REVISION_0_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PCA_REVISION_1_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PCA_REVISION_1_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PCA_REVISION_2_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PCA_REVISION_2_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PCB_REVISION_0_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PCB_REVISION_0_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PCB_REVISION_1_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PCB_REVISION_1_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PEX_USB1_PPON0_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PEX_USB1_PPON0_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PEX_USB1_PPON1_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PEX_USB1_PPON1_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PEX_USB2_PPON0_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PEX_USB2_PPON0_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_PEX_USB2_PPON1_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_PEX_USB2_PPON1_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_REAR_BP_SNS_ALERT_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_REAR_BP_SNS_ALERT_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_RISER_AUX_TOD_UART1_RXD_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_RISER_AUX_TOD_UART1_RXD_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_RISER_AUX_TOD_UART2_RXD_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_RISER_AUX_TOD_UART2_RXD_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_RISER_MB_PRSNT_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_RISER_MB_PRSNT_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_Riser1_TOD_UART_RXD_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_Riser1_TOD_UART_RXD_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_Riser2_TOD_UART_RXD_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_Riser2_TOD_UART_RXD_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_SW_1_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_SW_1_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_SW_2_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_SW_2_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_SW_3_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_SW_3_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_SW_4_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_SW_4_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_SW_5_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_SW_5_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_SW_6_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_SW_6_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_SW_7_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_SW_7_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_SW_8_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_SW_8_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_UART0_CPU_LOG_RX_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_UART0_CPU_LOG_RX_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
i_UART2_PAL_OCP_RX_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
i_UART2_PAL_OCP_RX_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
inst_cmu_to_mb_s2p/N54_2_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N54_2_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_23/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_26/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_33/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_34/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_36/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_37/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_38/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_39/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_40/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_41/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_42/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_43/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_44/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_45/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_46/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N78_53/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N84/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N85/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/N601_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_cmu_to_mb_s2p/cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_cmu_to_mb_s2p/cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_cmu_to_mb_s2p/cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_cmu_to_mb_s2p/cnt[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[42]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[43]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[44]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[45]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[46]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[47]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[50]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[59]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[60]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[61]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[62]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[63]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[64]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po[65]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[42]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[43]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[44]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[45]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[46]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[47]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[50]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[59]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[60]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[61]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[62]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[63]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[64]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/po_r[65]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/sclk/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/sclk_pp_r/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/sclk_r/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/si_r[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/si_r[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/sld_n/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_cmu_to_mb_s2p/tick_r[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/tick_r[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_cmu_to_mb_s2p/tick_r[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/N587_30[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_i2c_bios_reg/N587_30[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_i2c_bios_reg/N587_30[2]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_i2c_bios_reg/N587_30[3]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_i2c_bios_reg/N587_30[4]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_i2c_bios_reg/N587_30[5]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_i2c_bios_reg/N587_30[6]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_i2c_bios_reg/N587_30[7]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_i2c_bios_reg/N587_34[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_34[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_34[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_34[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_34[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_34[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_38[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_38[4]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
inst_i2c_bios_reg/N587_38[5]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_i2c_bios_reg/N587_38[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_38[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_40[0]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_i2c_bios_reg/N587_40[1]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_i2c_bios_reg/N587_40[2]_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_i2c_bios_reg/N587_40[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_40[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_40[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_40[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_40[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_47/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_50[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_50[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_50[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_50[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_50[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_51[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_51[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_51[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_51[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_51[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_51[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_51[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_51[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_54[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_54[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_54[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_54[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_54[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_54[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_54[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_54[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_56[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_59[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_59[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_59[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_59[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_59[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_59[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_59[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_59[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_62[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_62[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_62[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_62[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_62[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_62[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_62[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_62[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_63[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_63[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_63[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_63[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_63[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_63[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_63[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_81[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_81[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_81[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_81[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_81_1__1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_83[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_83[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_83[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_83[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_83[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_83[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_83_0_/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_83_1__1/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_86[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_86[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_86[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_86[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_86[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_86[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_86[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_86[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_91[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_91[1]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_91[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_91[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_91[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_91[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_91[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_91[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_94[0]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_94[1]_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
inst_i2c_bios_reg/N587_94[2]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_94[3]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_94[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_94[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_94[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_94[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_bios_reg/N587_97/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_108/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_110[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_110[5]_5_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_110[5]_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_110[5]_8_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_110[5]_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_110[5]_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_113[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_113[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_113[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_113[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_113[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N587_113[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N922_7_lutcollapse/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N949/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N976/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N1003/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N1030/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N1057_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/N1084_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_bios_reg/r_reg_0C[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0C[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0C[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0C[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0C[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0C[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0C[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0C[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0D[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0D[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0D[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0D[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0D[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0D[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0D[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0D[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0E[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0E[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0E[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0E[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0E[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0E[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0E[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0E[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0F[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0F[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0F[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0F[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0F[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0F[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0F[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_0F[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_2A[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_2A[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_2A[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_2A[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_2A[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_2A[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_2A[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_2A[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_2C[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_2C[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_2C[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_2C[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_2C[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_2C[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_2C[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_2C[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_00[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_00[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_00[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_00[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_00[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_00[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_00[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/r_reg_00[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_bios_reg/w_cpu0_die0_alloc/o_pcie_date[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_bios_reg/w_cpu0_die0_alloc/o_pcie_date[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_bios_reg/w_cpu0_die2_alloc/o_pcie_date[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_bios_reg/w_cpu0_die2_alloc/o_pcie_date[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_bios_reg/w_cpu0_die3_alloc/o_pcie_date[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_bios_reg/w_cpu0_die3_alloc/o_pcie_date[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_bios_reg/w_cpu0_die3_alloc/o_pcie_date[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_bios_reg/w_cpu0_die3_alloc/o_pcie_date[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_bios_reg/w_cpu1_die1_alloc/o_pcie_date[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_bios_reg/w_cpu1_die1_alloc/o_pcie_date[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_bios_reg/w_cpu1_die2_alloc/o_pcie_date[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_bios_reg/w_cpu1_die2_alloc/o_pcie_date[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_bios_reg/w_cpu1_die3_alloc/o_pcie_date[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_bios_reg/w_cpu1_die3_alloc/o_pcie_date[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_bios_reg/w_cpu1_die3_alloc/o_pcie_date[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_bios_reg/w_cpu1_die3_alloc/o_pcie_date[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf.sda_tri/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
inst_i2c_inf.sda_tri/opit_1;gopIOBUFIOL
Pin
DIN_ISERDES;2
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
OUT;2
T;2
TQ_CAS_OUT;2
CE_TSREG;1
CLK;1
DIN_MIPI;1
DQ_DLY_IN;1
I;1
IN;1
IN_HS;1
MI;1
SR;1
TD1;1
TS;1

Inst
inst_i2c_inf/N29_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N62_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N65/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N66/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N148_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N149_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N149_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N149_43/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N149_53_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N149_54/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N166_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N201_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N201_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N201_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N202_1_1/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N202_1_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N204_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N205_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N205_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N219_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N219_3_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N219_3_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N219_6_1_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_inf/N219_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N227/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N231/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/N233_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/bit_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/bit_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/bit_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/bit_cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/cpu_reg_addr[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/cpu_reg_addr[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_i2c_inf/cpu_reg_addr[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_i2c_inf/cpu_reg_addr[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_i2c_inf/cpu_reg_addr[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_i2c_inf/cpu_reg_datar[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/cpu_reg_datar[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/cpu_reg_datar[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/cpu_reg_datar[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/cpu_reg_datar[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/cpu_reg_datar[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/cpu_reg_datar[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/cpu_reg_datar[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/curr_state_fsm[6:0]_51/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/curr_state_reg[0]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
inst_i2c_inf/curr_state_reg[1]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
inst_i2c_inf/curr_state_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/curr_state_reg[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/curr_state_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/curr_state_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/curr_state_reg[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/operation_dir/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/rd_ack/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/rdata_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_i2c_inf/scl_r[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_inf/scl_r[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_inf/scl_r[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_inf/sda_oe_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_i2c_inf/sda_out_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_i2c_inf/sda_r[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_inf/sda_r[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_inf/sda_r[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_inf/shift_reg[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_inf/shift_reg[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_inf/shift_reg[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_inf/shift_reg[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_inf/shift_reg[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_inf/shift_reg[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_inf/shift_reg[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_inf/shift_reg[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_i2c_inf/wrdata_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mb_to_cmu_p2s/N40_7/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_mb_to_cmu_p2s/N40_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mb_to_cmu_p2s/N40_14/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_mb_to_cmu_p2s/N40_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mb_to_cmu_p2s/N40_21/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_mb_to_cmu_p2s/N40_28/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_mb_to_cmu_p2s/N40_30_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_mb_to_cmu_p2s/N40_34_4/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_mb_to_cmu_p2s/N50_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mb_to_cmu_p2s/N50_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mb_to_cmu_p2s/N311/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mb_to_cmu_p2s/N317/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mb_to_cmu_p2s/cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mb_to_cmu_p2s/cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_mb_to_cmu_p2s/cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_mb_to_cmu_p2s/cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_mb_to_cmu_p2s/cnt[7]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
inst_mb_to_cmu_p2s/sclk_r[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mb_to_cmu_p2s/sclk_r[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mb_to_cmu_p2s/sclk_r[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mb_to_cmu_p2s/sclk_r[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mb_to_cmu_p2s/sclk_r[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mb_to_cmu_p2s/sclk_r[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mb_to_cmu_p2s/sclk_r[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mb_to_cmu_p2s/sclk_r[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mb_to_cmu_p2s/sclk_r[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mb_to_cmu_p2s/sld_n_r[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mb_to_cmu_p2s/sld_n_r[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mb_to_cmu_p2s/so/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/N60/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/N64/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/N578/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[0]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[0]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_26/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_27/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_29/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_30/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_32/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_33/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_34/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_36/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_37/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_38/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_39/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_41/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_42/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_44/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_45/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_46/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_47/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_48/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_49/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_50/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_51/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_52/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_53/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_54/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_55/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_56/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_58/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_59/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_60/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_61/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_62/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_64/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_65/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_66/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_67/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_68/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_70/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/ND5[42]_71/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_mcpld_to_scpld_s2p/cnt[0]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/cnt[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[18]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[19]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[20]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[21]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[22]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[23]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[24]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[25]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[27]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[29]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[30]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[32]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[33]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[34]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[35]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[36]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[37]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[38]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[39]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[40]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[41]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[42]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[43]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[44]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[45]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[46]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[47]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[48]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[49]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[50]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[51]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[52]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[53]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[54]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[55]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[56]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[57]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[58]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[59]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[60]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[61]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[62]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[63]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[64]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[65]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[66]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[67]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[68]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[69]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[70]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[71]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[72]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[73]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[74]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[75]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[76]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[77]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[78]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[79]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[80]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[81]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[82]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[83]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[84]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[85]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[86]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[87]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[88]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[89]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[90]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[91]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[92]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[93]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[94]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[119]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[120]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[121]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[122]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[123]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[124]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[125]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[126]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[183]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[184]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[185]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[186]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[199]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[200]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[201]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[202]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[215]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[216]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[217]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[219]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[222]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[224]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[267]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[268]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[269]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[270]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[271]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[273]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[274]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[275]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[276]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[277]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[278]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[279]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[280]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[281]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[282]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[283]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[284]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[285]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[286]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[287]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[288]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[289]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[290]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[291]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[292]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[293]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[294]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[295]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[296]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[297]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[298]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[299]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[300]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[301]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[302]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[303]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[304]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[305]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[306]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[307]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[308]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[309]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[310]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[311]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[312]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[313]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[314]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[315]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[316]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[317]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[318]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[319]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[320]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[321]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[322]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[323]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[324]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[325]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[326]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[327]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[328]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[329]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[330]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[331]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[332]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[333]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[334]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[335]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[336]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[337]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[338]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[339]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[340]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[341]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[342]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[343]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[344]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[345]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[346]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[348]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[349]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[350]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[351]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[352]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[508]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[509]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[510]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po[511]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[32]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[33]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[34]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[35]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[36]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[37]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[38]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[39]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[40]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[41]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[42]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[43]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[44]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[45]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[46]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[47]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[48]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[49]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[50]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[51]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[52]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[53]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[54]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[55]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[56]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[57]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[58]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[59]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[60]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[61]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[62]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[63]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[64]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[65]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[66]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[67]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[68]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[69]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[70]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[71]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[72]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[73]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[74]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[75]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[76]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[77]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[78]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[79]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[80]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[81]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[82]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[83]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[84]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[85]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[86]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[87]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[88]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[89]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[90]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[91]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[92]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[93]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[94]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[119]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[120]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[121]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[122]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[123]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[124]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[125]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[126]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[183]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[184]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[185]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[186]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[199]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[200]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[201]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[202]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[215]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[216]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[217]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[219]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[222]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[224]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[267]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[268]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[269]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[270]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[271]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[273]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[274]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[275]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[276]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[277]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[278]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[279]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[280]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[281]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[282]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[283]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[284]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[285]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[286]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[287]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[288]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[289]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[290]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[291]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[292]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[293]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[294]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[295]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[296]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[297]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[298]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[299]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[300]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[301]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[302]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[303]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[304]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[305]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[306]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[307]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[308]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[309]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[310]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[311]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[312]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[313]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[314]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[315]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[316]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[317]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[318]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[319]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[320]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[321]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[322]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[323]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[324]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[325]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[326]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[327]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[328]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[329]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[330]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[331]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[332]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[333]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[334]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[335]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[336]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[337]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[338]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[339]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[340]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[341]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[342]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[343]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[344]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[345]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[346]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[348]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[349]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[350]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[351]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[352]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[508]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[509]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[510]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/po_r[511]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/sclk_pp_r/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/sclk_r[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/sclk_r[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/sclk_r[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/si_r[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/si_r[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/sld_n_r[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_mcpld_to_scpld_s2p/sld_n_r[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_pcie/N93_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_pcie/N94_49:0_20[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_pcie/N94_49:0_20[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_pcie/N94_49:0_20[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_pcie/N94_49:0_20[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_pcie/N103_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_pcie/N103_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_pcie/N109/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_pcie/slot_number_nvme[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[8]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
inst_pcie/slot_number_nvme[9]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
inst_pcie/slot_number_nvme[10]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
inst_pcie/slot_number_nvme[11]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
inst_pcie/slot_number_nvme[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[17]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
inst_pcie/slot_number_nvme[18]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
inst_pcie/slot_number_nvme[19]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
inst_pcie/slot_number_nvme[20]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
inst_pcie/slot_number_nvme[21]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
inst_pcie/slot_number_nvme[22]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
inst_pcie/slot_number_nvme[23]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
inst_pcie/slot_number_nvme[24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[31]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[50]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_pcie/slot_number_nvme[51]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_pcie/slot_number_nvme[52]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_pcie/slot_number_nvme[53]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_pcie/slot_number_nvme[54]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[55]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[56]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_pcie/slot_number_nvme[57]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_p2s/N42_750/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_757_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_759/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_766_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_769/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_776_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_778/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_787_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_794_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_796/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_802_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_811_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_812/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_820_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_821/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_824/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_828/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_829/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_831/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_834/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_835/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_839_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
inst_scpld_to_mcpld_p2s/N42_840/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_841/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_844_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_848_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_851_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_856/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_861/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_863/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_864/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_868/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_871/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_874/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_877_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_892_muxf7;gopMUX16TO1
Pin
F;2
Fother;2
L6OUTA;2
L6OUTB;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
inst_scpld_to_mcpld_p2s/N42_894/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_897/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_900/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_908_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_910/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_914_muxf8;gopMUX32TO1
Pin
F;2
L6OUTA;2
L6OUTB;2
L7;2
Fin;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
I8;1
I9;1
I10;1
I11;1
I12;1
I13;1
I14;1
I15;1
S3;1
S4;1
S00;1
S01;1
S02;1
S03;1
S10;1
S11;1
S12;1
S13;1
S20;1
S21;1

Inst
inst_scpld_to_mcpld_p2s/N42_918/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_922_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
inst_scpld_to_mcpld_p2s/N42_936/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_940_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_956/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_957_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_970/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_973/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_976/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_980_muxf6_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
inst_scpld_to_mcpld_p2s/N42_990/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_1042_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_1055_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_1062_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_1099/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_1102/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_1110/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_1127/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_1148_muxf6;gopMUX8TO1
Pin
F;2
Y0;2
Y1;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
I6;1
I7;1
S2;1
S00;1
S01;1
S10;1
S11;1

Inst
inst_scpld_to_mcpld_p2s/N42_1157_muxf7_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
inst_scpld_to_mcpld_p2s/N42_1166/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_1179/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N42_1205/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_1207/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_1210/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_1217/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_1283/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N42_2625/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
inst_scpld_to_mcpld_p2s/N52_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N569/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/N575/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
inst_scpld_to_mcpld_p2s/cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
inst_scpld_to_mcpld_p2s/cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_scpld_to_mcpld_p2s/cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_scpld_to_mcpld_p2s/cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_scpld_to_mcpld_p2s/cnt[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
inst_scpld_to_mcpld_p2s/sclk_r[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_p2s/sclk_r[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_p2s/sclk_r[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_p2s/sclk_r[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_p2s/sclk_r[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_p2s/sclk_r[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_p2s/sclk_r[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_p2s/sclk_r[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_p2s/sclk_r[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_p2s/sld_n_r[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_p2s/sld_n_r[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
inst_scpld_to_mcpld_p2s/so/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
io_BMC_I2C3_PAL_S_SDA1_R_iobuf/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
io_BMC_I2C3_PAL_S_SDA1_R_iobuf/opit_1;gopIOBUFIOL
Pin
DIN_ISERDES;2
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
OUT;2
T;2
TQ_CAS_OUT;2
CE_TSREG;1
CLK;1
DIN_MIPI;1
DQ_DLY_IN;1
I;1
IN;1
IN_HS;1
MI;1
SR;1
TD1;1
TS;1

Inst
io_BMC_I2C3_PAL_S_SDA_R_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
INBUF_DYN_DIS_N;1
MI;1
T;1

Inst
io_BMC_I2C3_PAL_S_SDA_R_ibuf/opit_1;gopIBUFIOL
Pin
DIN_ISERDES;2
DQ_OUT;2
INBUF_DYN_DIS_N_O;2
MO;2
OUT;2
T;2
DIN_MIPI;1
DQ_DLY_IN;1
IN;1
INBUF_DYN_DIS_N_I;1
MI;1

Inst
io_CPU1_D0_I2C1_PE_STRAP_SDA_iobuf/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
io_CPU1_D0_I2C1_PE_STRAP_SDA_iobuf/opit_1;gopIOBUFIOL
Pin
DIN_ISERDES;2
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
OUT;2
T;2
TQ_CAS_OUT;2
CE_TSREG;1
CLK;1
DIN_MIPI;1
DQ_DLY_IN;1
I;1
IN;1
IN_HS;1
MI;1
SR;1
TD1;1
TS;1

Inst
it_48_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_49/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_50/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_51_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_52/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_53/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_54_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_55/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_56/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_57_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_58/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_59/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_60_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_61/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_62/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_63_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_64/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_65/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_66_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_67/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_68/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_69_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_70/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_71/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_72_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_73/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_74/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
it_79/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
led_uid_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
mcio_ab26/N538_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
mcio_ab26/cnt[4][0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
mcio_ab26/cnt[4][1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
mcio_ab26/mInst[4].out_i[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
mcpld_to_scpld_data_filter[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[16]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[17]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[18]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[19]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[20]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[21]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[23]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[25]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[26]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[28]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[29]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[30]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[31]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[32]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[33]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[34]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[35]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[36]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[37]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[38]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[39]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[40]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[41]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[42]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[43]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[44]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[45]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[46]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[47]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[48]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[49]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[50]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[51]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[52]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[53]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[54]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[55]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[56]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[57]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[58]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[59]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[60]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[61]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[62]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[63]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[64]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[65]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[66]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[67]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[68]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[69]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[70]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[71]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[72]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[73]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[74]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[75]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[76]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[77]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[78]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[79]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[80]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[81]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[82]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[83]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[84]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[85]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[86]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[87]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[88]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[89]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[90]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[115]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[116]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[117]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[118]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[119]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[120]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[121]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[122]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[179]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[180]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[181]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[182]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[195]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[196]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[197]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[198]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[211]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[212]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[213]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[215]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[218]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[220]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[263]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[264]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[265]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[266]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[267]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[269]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[270]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[271]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[272]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[273]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[274]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[275]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[276]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[277]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[278]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[279]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[280]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[281]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[282]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[283]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[284]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[285]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[286]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[287]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[288]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[289]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[290]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[291]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[292]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[293]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[294]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[295]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[296]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[297]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[298]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[299]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[300]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[301]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[302]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[303]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[304]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[305]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[306]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[307]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[308]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[309]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[310]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[311]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[312]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[313]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[314]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[315]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[316]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[317]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[318]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[319]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[320]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[321]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[322]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[323]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[324]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[325]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[326]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[327]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[328]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[329]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[330]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[331]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[332]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[333]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[334]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[335]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[336]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[337]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[338]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[339]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[340]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[341]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[342]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[344]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[345]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[346]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[347]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
mcpld_to_scpld_data_filter[348]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
o_CPLD_M_S_EXCHANGE_S2_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPLD_M_S_EXCHANGE_S2_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPLD_M_S_SGPIO1_MISO_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPLD_M_S_SGPIO1_MISO_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_CPLD_M_S_SGPIO_MISO_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPLD_M_S_SGPIO_MISO_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU0_D0_UART1_RX_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU0_D0_UART1_RX_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU0_D0_UART_SIN_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU0_D0_UART_SIN_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU0_D1_UART1_RX/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU0_D1_UART1_RX/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_CPU0_RISER1_9548_RST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU0_RISER1_9548_RST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU1_D0_UART1_RX_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU1_D0_UART1_RX_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU1_D0_UART_SIN_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU1_D0_UART_SIN_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU1_D1_UART1_RX/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU1_D1_UART1_RX/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_CPU1_RISER2_9548_RST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU1_RISER2_9548_RST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU_MCIO0_GPU_THROTTLE_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU_MCIO0_GPU_THROTTLE_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU_MCIO2_GPU_THROTTLE_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU_MCIO2_GPU_THROTTLE_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU_MCIO3_GPU_THROTTLE_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU_MCIO3_GPU_THROTTLE_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU_MCIO5_GPU_THROTTLE_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU_MCIO5_GPU_THROTTLE_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU_MCIO7_GPU_THROTTLE_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU_MCIO7_GPU_THROTTLE_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_CPU_MCIO8_GPU_THROTTLE_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_CPU_MCIO8_GPU_THROTTLE_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_DB9_TOD_UART_TX/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_DB9_TOD_UART_TX/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_DBG_CPU0_UART1_TX_CONN_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_DBG_CPU0_UART1_TX_CONN_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_DBG_PAL_BMC_UART1_TX_CONN_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_DBG_PAL_BMC_UART1_TX_CONN_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_DB_UART_TX_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_DB_UART_TX_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_JACK_CPU0_D0_UART_SOUT_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_JACK_CPU0_D0_UART_SOUT_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_JACK_CPU0_UART1_TX_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_JACK_CPU0_UART1_TX_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_JACK_CPU1_D0_UART_SOUT_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_JACK_CPU1_D0_UART_SOUT_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_JACK_CPU1_UART1_TX_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_JACK_CPU1_UART1_TX_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_LEAR_CPU0_UART1_TX/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_LEAR_CPU0_UART1_TX/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_LED1_N_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_LED1_N_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_LED2_N_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_LED2_N_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_LED3_N_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_LED3_N_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_LED4_N_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_LED4_N_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_LED5_N_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_LED5_N_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_LED6_N_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_LED6_N_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_LED7_N_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_LED7_N_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_LED8_N_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_LED8_N_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_MCIO11_RISER1_PERST2_N_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_MCIO11_RISER1_PERST2_N_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_N0_100M_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_N0_100M_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_N0_1000M_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_N0_1000M_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_N0_ACT_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_N0_ACT_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_N1_100M_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_N1_100M_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_N1_1000M_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_N1_1000M_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_N1_ACT_tri/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_N1_ACT_tri/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_P5V_USB2_EN_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_P5V_USB2_EN_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_BMC_SS_CLK_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_BMC_SS_CLK_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_BMC_SS_DATA_OUT_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_BMC_SS_DATA_OUT_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_BMC_SS_LOAD_N_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_BMC_SS_LOAD_N_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_BMC_UART1_RX_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_BMC_UART1_RX_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_BMC_UART4_RX_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_BMC_UART4_RX_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CK440_OE_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CK440_OE_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU0_I3C_SPD_SEL_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU0_I3C_SPD_SEL_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_CPU1_I3C_SPD_SEL_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_CPU1_I3C_SPD_SEL_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_DB800_1_OE_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_DB800_1_OE_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_DB800_1_PD_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_DB800_1_PD_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_DB2000_1_OE_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_DB2000_1_OE_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_DB2000_1_PD_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_DB2000_1_PD_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_GPU1_EFUSE_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_GPU1_EFUSE_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_GPU2_EFUSE_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_GPU2_EFUSE_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_GPU3_EFUSE_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_GPU3_EFUSE_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_GPU4_EFUSE_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_GPU4_EFUSE_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_LED_HEL_GR_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_LED_HEL_GR_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_LED_HEL_RED_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_LED_HEL_RED_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_LED_PWRBTN_AMB_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_LED_PWRBTN_AMB_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_LED_PWRBTN_GR_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_LED_PWRBTN_GR_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_LED_UID_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_LED_UID_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_M2_0_PERST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_M2_0_PERST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_M2_1_PERST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_M2_1_PERST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_M2_PWR_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_M2_PWR_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_OCP_NCSI_CLK_50M_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_OCP_NCSI_CLK_50M_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_OCP_NCSI_SW_EN_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_OCP_NCSI_SW_EN_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_P1V1_STBY_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_P1V1_STBY_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_P12V_STBY_EFUSE_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_P12V_STBY_EFUSE_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RISER1_SLOT_PERST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RISER1_SLOT_PERST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RISER1_SS_CLK_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RISER1_SS_CLK_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RISER1_SS_LD_N_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RISER1_SS_LD_N_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RISER2_SLOT_PERST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RISER2_SLOT_PERST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RISER2_SS_CLK_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RISER2_SS_CLK_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RISER2_SS_LD_N_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RISER2_SS_LD_N_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RJ45_1_100M_LED_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RJ45_1_100M_LED_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RJ45_1_1000M_LED_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RJ45_1_1000M_LED_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RJ45_1_ACT_LED_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RJ45_1_ACT_LED_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RJ45_2_100M_LED_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RJ45_2_100M_LED_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RJ45_2_1000M_LED_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RJ45_2_1000M_LED_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RJ45_2_ACT_LED_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RJ45_2_ACT_LED_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_RST_TCM_N_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_RST_TCM_N_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_PAL_SPI_SELECT_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_SPI_SELECT_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_SPI_SWITCH_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_SPI_SWITCH_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_TEST_BAT_EN_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_TEST_BAT_EN_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_THROTTLE_RISER1_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_THROTTLE_RISER1_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_THROTTLE_RISER2_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_THROTTLE_RISER2_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_UART4_OCP_DEBUG_TX_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_UART4_OCP_DEBUG_TX_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_UPD1_P1V1_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_UPD1_P1V1_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_UPD1_P3V3_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_UPD1_P3V3_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_UPD1_PERST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_UPD1_PERST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_UPD1_PONRST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_UPD1_PONRST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_UPD2_P1V1_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_UPD2_P1V1_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_UPD2_P3V3_EN_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_UPD2_P3V3_EN_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_UPD2_PERST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_UPD2_PERST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_UPD2_PONRST_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_UPD2_PONRST_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_WX1860_NCSI_CLK_50M_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_WX1860_NCSI_CLK_50M_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_PAL_WX1860_NCSI_SW_EN_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_PAL_WX1860_NCSI_SW_EN_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_RISER1_SELECT/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_RISER1_SELECT/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_RISER1_SWITCH_EN/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_RISER1_SWITCH_EN/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_RISER_AUX_TOD_UART1_TXD/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_RISER_AUX_TOD_UART1_TXD/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_RISER_AUX_TOD_UART2_TXD/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_RISER_AUX_TOD_UART2_TXD/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_RST_I2C1_MUX_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_RST_I2C1_MUX_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_RST_I2C2_MUX_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_RST_I2C2_MUX_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_RST_I2C3_MUX_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_RST_I2C3_MUX_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_RST_I2C4_1_MUX_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_RST_I2C4_1_MUX_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_RST_I2C4_2_MUX_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_RST_I2C4_2_MUX_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_RST_I2C5_MUX_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_RST_I2C5_MUX_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_RST_I2C12_MUX_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_RST_I2C12_MUX_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_RST_I2C13_MUX_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_RST_I2C13_MUX_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_RST_I2C_BMC_9548_MUX_N_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_RST_I2C_BMC_9548_MUX_N_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
o_Riser1_TOD_UART_TXD_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_Riser1_TOD_UART_TXD_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_Riser2_TOD_UART_TXD_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_Riser2_TOD_UART_TXD_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_UART0_CPU_LOG_TX/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_UART0_CPU_LOG_TX/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_UART2_PAL_OCP_TX_R/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
o_UART2_PAL_OCP_TX_R/opit_1;gopOBUFTIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
TQ_CAS_OUT;2
DQ_DLY_IN;1
IN;1
MI;1
TS;1

Inst
o_USB2_SW_SEL_R_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
o_USB2_SW_SEL_R_obuf/opit_1;gopOBUFIOL
Pin
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
T;2
DQ_DLY_IN;1
IN;1
MI;1

Inst
pal_ocp_ncsi_sw_en_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pal_p3v3_stby_pgd_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pll_inst/u_pll_e2/goppll;gopPLL
Pin
CLKOUT;2
CLKOUT0;2
CLKOUT1;2
CLKOUT2;2
CLKOUT3;2
LOCK;2
PHASE_SOURCE;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WRITE;1
CLKFB;1
CLKI;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CPHASE_STEP_N;1
LOAD_PHASE;1
PFDEN;1
PHASE_DIR;1
PHASE_SEL[0];1
PHASE_SEL[1];1
PHASE_STEP_N;1
PLL_PWD;1
RST;1
RSTODIV;1
RSTODIV2;1
RSTODIV3;1
STDBY;1

Inst
pll_inst/u_pll_e2/goppllinmuxd;gopPLLINMUXD
Pin
CLK_OUT;2
CLK_IN[0];1
CLK_IN[1];1
DYNSEL_CLKIN;1

Inst
pon_reset_inst/N0_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pon_reset_inst/reset1_reg[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pon_reset_inst/reset1_reg[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
pon_reset_inst/reset1_reg[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
power_seq_sm[0]_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
power_seq_sm[1]_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
power_seq_sm[2]_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
power_seq_sm[3]_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
power_seq_sm[4]_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
power_seq_sm[5]_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pvt_gpi_ocp1_inst/N13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pvt_gpi_ocp1_inst/N130_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pvt_gpi_ocp1_inst/N130_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pvt_gpi_ocp1_inst/N130_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pvt_gpi_ocp1_inst/N130_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pvt_gpi_ocp1_inst/N130_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pvt_gpi_ocp1_inst/bit_idx_out[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/bit_idx_out[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/bit_idx_out[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/bit_idx_out[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/bit_idx_out[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_data[30]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/par_load_out_n/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_ocp1_inst/serclk_out/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser1_inst/N1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pvt_gpi_riser1_inst/N96_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pvt_gpi_riser1_inst/N96_3_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pvt_gpi_riser1_inst/bit_idx_out[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser1_inst/bit_idx_out[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser1_inst/bit_idx_out[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser1_inst/bit_idx_out[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser1_inst/bit_idx_out[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser1_inst/par_data[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser1_inst/par_load_out_n/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser2_inst/N1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pvt_gpi_riser2_inst/N96_1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pvt_gpi_riser2_inst/N96_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pvt_gpi_riser2_inst/N96_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pvt_gpi_riser2_inst/N96_10_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
pvt_gpi_riser2_inst/bit_idx_out[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser2_inst/bit_idx_out[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser2_inst/bit_idx_out[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser2_inst/bit_idx_out[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser2_inst/bit_idx_out[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser2_inst/par_data[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser2_inst/par_data[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser2_inst/par_data[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser2_inst/par_data[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser2_inst/par_data[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser2_inst/par_data[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser2_inst/par_data[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser2_inst/par_data[18]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser2_inst/par_data[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser2_inst/par_load_out_n/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
pvt_gpi_riser2_inst/serclk_out/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
rom_mux_bios_bmc_sel_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
scpld_to_mcpld_p2s_data[120:115]_2/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
sync_cpu_data_low/dout[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
sync_cpu_data_low/dout[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
sync_cpu_data_low/dout[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
sync_cpu_data_low/dout[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
sync_cpu_data_low/ff_s1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
sync_cpu_data_low/ff_s1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
sync_cpu_data_low/ff_s1[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
sync_cpu_data_low/ff_s1[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
timer_gen_inst/N34_ac3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
timer_gen_inst/N54_5_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
timer_gen_inst/N54_5_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
timer_gen_inst/N62_11_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
timer_gen_inst/clk_4hz/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/nsec_tmr[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/nsec_tmr[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/nsec_tmr[2]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/nsec_tmr[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/nsec_tmr[5]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
timer_gen_inst/sec_tmr[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/sec_tmr[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/sec_tmr[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/sec_tmr[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/sec_tmr[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/sec_tmr[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/sec_tmr[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/sec_tmr[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
timer_gen_inst/t1s/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t1us/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t16us/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t32us_e/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t64ms/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t128ms/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/t512us/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/usec_tmr[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/usec_tmr[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/usec_tmr[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/usec_tmr[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
timer_gen_inst/usec_tmr[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/N134.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
uart_master_u1/N156_3_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N162_ac2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N213/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N213_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N213_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N213_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N213_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N213_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N221_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N221_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N296/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N302/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N330_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N331_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N353_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N383_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N395_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/N395_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/ND6[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/ND6[9]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/bps_count_bit[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/bps_count_bit[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u1/bps_count_bit[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u1/bps_count_bit[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u1/curr_state_fsm[2:0]_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/curr_state_fsm[2:0]_55/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/curr_state_reg[0]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
uart_master_u1/curr_state_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/curr_state_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/curr_state_reg[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/curr_state_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/curr_state_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/data_count[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/data_count[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/data_count[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/data_count[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/data_count[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/last_state[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/last_state[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/last_state[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/par_data_out[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/par_data_out[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/par_data_out[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/par_data_out[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/par_data_out[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/par_data_out[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/par_data_out[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/par_data_out[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u1/read_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/reg_par_data_out[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/ser_data_out/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/ser_data_out_tri_enable/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/ser_data_tri_1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u1/wait_time[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u1/wait_time[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/N134.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
uart_master_u2/N156_3_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N162_ac2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N213/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N213_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N213_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N213_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N213_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N213_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N221_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N221_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N296/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N302/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N330_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N331_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N353_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N383_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N395_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/N395_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/ND6[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/ND6[9]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/bps_count_bit[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/bps_count_bit[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u2/bps_count_bit[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u2/bps_count_bit[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u2/curr_state_fsm[2:0]_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/curr_state_fsm[2:0]_55/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/curr_state_reg[0]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
uart_master_u2/curr_state_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/curr_state_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/curr_state_reg[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/curr_state_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/curr_state_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/data_count[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/data_count[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/data_count[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/data_count[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/data_count[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/last_state[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/last_state[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/last_state[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/par_data_out[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u2/par_data_out[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u2/par_data_out[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u2/par_data_out[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u2/par_data_out[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u2/par_data_out[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u2/par_data_out[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u2/par_data_out[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u2/read_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[9]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/reg_par_data_out[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/ser_data_out/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/ser_data_out_tri_enable/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/ser_data_tri_1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u2/wait_time[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u2/wait_time[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3.ser_data_tri/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
uart_master_u3.ser_data_tri/opit_1;gopIOBUFIOL
Pin
DIN_ISERDES;2
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
OUT;2
T;2
TQ_CAS_OUT;2
CE_TSREG;1
CLK;1
DIN_MIPI;1
DQ_DLY_IN;1
I;1
IN;1
IN_HS;1
MI;1
SR;1
TD1;1
TS;1

Inst
uart_master_u3/N134.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
uart_master_u3/N156_3_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N162_ac2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N213/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N213_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N213_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N213_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N213_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N213_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N221_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N221_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N296/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N302/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N330_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N331_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N353_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N383_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N395_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N395_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/N438/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/ND6[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/ND6[9]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/bps_count_bit[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/bps_count_bit[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u3/bps_count_bit[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u3/bps_count_bit[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u3/curr_state_fsm[2:0]_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/curr_state_fsm[2:0]_55/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/curr_state_reg[0]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
uart_master_u3/curr_state_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/curr_state_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/curr_state_reg[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/curr_state_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/curr_state_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/data_count[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/data_count[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/data_count[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/data_count[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/data_count[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/last_state[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/last_state[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/last_state[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/par_data_out[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u3/par_data_out[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u3/par_data_out[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u3/par_data_out[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u3/par_data_out[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u3/par_data_out[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u3/par_data_out[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u3/par_data_out[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u3/read_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/reg_par_data_out[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/reg_par_data_out[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/reg_par_data_out[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/reg_par_data_out[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/reg_par_data_out[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/reg_par_data_out[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/reg_par_data_out[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/reg_par_data_out[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/reg_par_data_out[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/reg_par_data_out[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/reg_par_data_out[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/reg_par_data_out[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/reg_par_data_out[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/reg_par_data_out[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/ser_data_out/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/ser_data_out_tri_enable/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/ser_data_tri_en_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u3/wait_time[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u3/wait_time[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5.ser_data_tri/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
uart_master_u5.ser_data_tri/opit_1;gopIOBUFIOL
Pin
DIN_ISERDES;2
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
OUT;2
T;2
TQ_CAS_OUT;2
CE_TSREG;1
CLK;1
DIN_MIPI;1
DQ_DLY_IN;1
I;1
IN;1
IN_HS;1
MI;1
SR;1
TD1;1
TS;1

Inst
uart_master_u5/N134.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
uart_master_u5/N156_3_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N162_ac2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N213/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N213_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N213_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N213_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N213_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N213_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N221_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N221_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N296/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N302/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N330_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N331_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N353_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N383_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N395_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N395_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/N438/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/ND6[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/ND6[9]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/bps_count_bit[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/bps_count_bit[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u5/bps_count_bit[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u5/bps_count_bit[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u5/curr_state_fsm[2:0]_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/curr_state_fsm[2:0]_55/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/curr_state_reg[0]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
uart_master_u5/curr_state_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/curr_state_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/curr_state_reg[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/curr_state_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/curr_state_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/data_count[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/data_count[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/data_count[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/data_count[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/data_count[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/last_state[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/last_state[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/last_state[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/par_data_out[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u5/par_data_out[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u5/par_data_out[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u5/par_data_out[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u5/par_data_out[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u5/par_data_out[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u5/par_data_out[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u5/par_data_out[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u5/read_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/reg_par_data_out[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/reg_par_data_out[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/reg_par_data_out[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/reg_par_data_out[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/reg_par_data_out[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/reg_par_data_out[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/reg_par_data_out[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/reg_par_data_out[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/reg_par_data_out[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/reg_par_data_out[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/reg_par_data_out[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/reg_par_data_out[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/reg_par_data_out[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/reg_par_data_out[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/ser_data_out/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/ser_data_out_tri_enable/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/ser_data_tri_en_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u5/wait_time[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u5/wait_time[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6.ser_data_tri/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
uart_master_u6.ser_data_tri/opit_1;gopIOBUFIOL
Pin
DIN_ISERDES;2
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
OUT;2
T;2
TQ_CAS_OUT;2
CE_TSREG;1
CLK;1
DIN_MIPI;1
DQ_DLY_IN;1
I;1
IN;1
IN_HS;1
MI;1
SR;1
TD1;1
TS;1

Inst
uart_master_u6/N134.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
uart_master_u6/N156_3_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N162_ac2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N213/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N213_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N213_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N213_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N213_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N213_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N221_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N221_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N296/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N302/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N330_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N331_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N353_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N383_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N395_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N395_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/N438/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/ND6[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/ND6[9]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/bps_count_bit[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/bps_count_bit[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u6/bps_count_bit[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u6/bps_count_bit[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u6/curr_state_fsm[2:0]_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/curr_state_fsm[2:0]_55/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/curr_state_reg[0]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
uart_master_u6/curr_state_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/curr_state_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/curr_state_reg[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/curr_state_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/curr_state_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/data_count[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/data_count[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/data_count[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/data_count[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/data_count[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/last_state[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/last_state[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/last_state[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/par_data_out[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u6/par_data_out[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u6/par_data_out[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u6/par_data_out[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u6/par_data_out[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u6/par_data_out[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u6/par_data_out[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u6/par_data_out[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u6/read_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/reg_par_data_out[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/reg_par_data_out[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/reg_par_data_out[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/reg_par_data_out[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/reg_par_data_out[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/reg_par_data_out[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/reg_par_data_out[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/reg_par_data_out[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/reg_par_data_out[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/reg_par_data_out[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/reg_par_data_out[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/reg_par_data_out[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/reg_par_data_out[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/reg_par_data_out[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/ser_data_out/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/ser_data_out_tri_enable/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/ser_data_tri_en_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u6/wait_time[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u6/wait_time[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/N134.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
uart_master_u7/N156_3_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/N162_ac2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/N213/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/N213_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/N213_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/N213_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/N213_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/N213_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/N221_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/N221_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/N296/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/N302/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/N330_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/N331_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/N353_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/N383_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/N395_5/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/N395_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/ND6[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/ND6[9]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/bps_count_bit[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/bps_count_bit[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u7/bps_count_bit[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u7/bps_count_bit[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u7/curr_state_fsm[2:0]_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/curr_state_fsm[2:0]_55/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/curr_state_reg[0]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
uart_master_u7/curr_state_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/curr_state_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/curr_state_reg[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/curr_state_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/curr_state_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/data_count[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/data_count[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/data_count[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/data_count[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/data_count[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/last_state[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/last_state[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/last_state[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/par_data_out[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u7/par_data_out[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u7/par_data_out[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u7/par_data_out[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u7/par_data_out[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u7/par_data_out[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u7/par_data_out[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u7/par_data_out[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u7/read_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/reg_par_data_out[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/reg_par_data_out[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/reg_par_data_out[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/reg_par_data_out[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/reg_par_data_out[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/reg_par_data_out[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/reg_par_data_out[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/reg_par_data_out[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/reg_par_data_out[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/reg_par_data_out[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/reg_par_data_out[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/reg_par_data_out[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/reg_par_data_out[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/reg_par_data_out[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/ser_data_out/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/ser_data_out_tri_enable/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/ser_data_tri_1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u7/wait_time[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u7/wait_time[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10.ser_data_tri/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
uart_master_u10.ser_data_tri/opit_1;gopIOBUFIOL
Pin
DIN_ISERDES;2
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
OUT;2
T;2
TQ_CAS_OUT;2
CE_TSREG;1
CLK;1
DIN_MIPI;1
DQ_DLY_IN;1
I;1
IN;1
IN_HS;1
MI;1
SR;1
TD1;1
TS;1

Inst
uart_master_u10/N134.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
uart_master_u10/N156_3_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N162_ac2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N213/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N213_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N213_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N213_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N213_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N213_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N221_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N221_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N296/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N302/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N330_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N331_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N353_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N383_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N395_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N395_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/N438/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/ND6[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/ND6[9]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/bps_count_bit[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/bps_count_bit[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u10/bps_count_bit[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u10/bps_count_bit[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u10/curr_state_fsm[2:0]_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/curr_state_fsm[2:0]_61/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/curr_state_reg[0]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
uart_master_u10/curr_state_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/curr_state_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/curr_state_reg[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/curr_state_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/curr_state_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/data_count[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/data_count[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/data_count[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/data_count[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/data_count[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/last_state[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/last_state[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/last_state[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/par_data_out[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u10/par_data_out[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u10/par_data_out[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u10/par_data_out[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u10/par_data_out[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u10/par_data_out[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u10/par_data_out[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u10/par_data_out[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u10/read_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/reg_par_data_out[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/reg_par_data_out[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/reg_par_data_out[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/reg_par_data_out[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/reg_par_data_out[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/reg_par_data_out[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/reg_par_data_out[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/reg_par_data_out[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/reg_par_data_out[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/reg_par_data_out[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/reg_par_data_out[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/reg_par_data_out[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/reg_par_data_out[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/reg_par_data_out[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/ser_data_out/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/ser_data_out_tri_enable/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/ser_data_tri_en_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u10/wait_time[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u10/wait_time[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11.ser_data_tri/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
uart_master_u11.ser_data_tri/opit_1;gopIOBUFIOL
Pin
DIN_ISERDES;2
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
OUT;2
T;2
TQ_CAS_OUT;2
CE_TSREG;1
CLK;1
DIN_MIPI;1
DQ_DLY_IN;1
I;1
IN;1
IN_HS;1
MI;1
SR;1
TD1;1
TS;1

Inst
uart_master_u11/N134.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
uart_master_u11/N156_3_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/N162_ac2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/N213/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/N213_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/N213_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/N213_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/N213_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/N213_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/N221_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/N221_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/N296/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/N302/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/N331_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/N353_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/N383_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/N395_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/N395_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/N438/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/ND6[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/ND6[9]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/bps_count_bit[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/bps_count_bit[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u11/bps_count_bit[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u11/bps_count_bit[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u11/curr_state_fsm[2:0]_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/curr_state_fsm[2:0]_55/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/curr_state_reg[0]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
uart_master_u11/curr_state_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/curr_state_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/curr_state_reg[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/curr_state_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/curr_state_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/data_count[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/data_count[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/data_count[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/data_count[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/data_count[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/last_state[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/last_state[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/last_state[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/par_data_out[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u11/par_data_out[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u11/par_data_out[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u11/par_data_out[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u11/par_data_out[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u11/par_data_out[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u11/par_data_out[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u11/par_data_out[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u11/read_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/reg_par_data_out[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/reg_par_data_out[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/reg_par_data_out[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/reg_par_data_out[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/reg_par_data_out[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/reg_par_data_out[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/reg_par_data_out[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/reg_par_data_out[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/reg_par_data_out[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/reg_par_data_out[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/reg_par_data_out[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/reg_par_data_out[19]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/reg_par_data_out[20]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/reg_par_data_out[21]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/ser_data_out/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/ser_data_out_tri_enable/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/ser_data_tri_en_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u11/wait_time[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u11/wait_time[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12.ser_data_tri/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
uart_master_u12.ser_data_tri/opit_1;gopIOBUFIOL
Pin
DIN_ISERDES;2
DQ_CAS_OUT;2
DQ_OUT;2
MO;2
O;2
OUT;2
T;2
TQ_CAS_OUT;2
CE_TSREG;1
CLK;1
DIN_MIPI;1
DQ_DLY_IN;1
I;1
IN;1
IN_HS;1
MI;1
SR;1
TD1;1
TS;1

Inst
uart_master_u12/N134.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
uart_master_u12/N156_3_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N162_ac2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N213/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N213_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N213_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N213_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N213_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N213_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N221_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N221_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N296/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N302/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N330_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N331_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N353_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N383_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N395_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N395_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/N438/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/ND6[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/ND6[9]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/bps_count_bit[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/bps_count_bit[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u12/bps_count_bit[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u12/bps_count_bit[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_master_u12/curr_state_fsm[2:0]_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/curr_state_fsm[2:0]_55/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_master_u12/curr_state_reg[0]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
uart_master_u12/curr_state_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/curr_state_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/curr_state_reg[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/curr_state_reg[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/curr_state_reg[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/data_count[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/data_count[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/data_count[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/data_count[3]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/data_count[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/last_state[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/last_state[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/last_state[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/par_data_out[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u12/par_data_out[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u12/par_data_out[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u12/par_data_out[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u12/par_data_out[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u12/par_data_out[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u12/par_data_out[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u12/par_data_out[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_master_u12/read_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/reg_par_data_out[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/reg_par_data_out[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/reg_par_data_out[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/reg_par_data_out[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/reg_par_data_out[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_master_u12/reg_par_data_out[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
gopCLKROUTE_S_AB_51_174;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_A_AB_99_174;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_A_CD_57_144;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_A_CD_99_102;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_A_CD_93_102;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_S_CD_93_109;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_A_CD_129_108;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_A_CD_57_108;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_A_CD_57_150;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_S_AB_105_120;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_A_AB_87_138;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_A_CD_57_96;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
gopCLKROUTE_S_AB_51_115;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Net
FanControl_m/m_WDT3/N12_inv;
FanControl_m/m_WDT3/N31;
FanControl_m/m_WDT3/_N550;
FanControl_m/m_WDT3/_N552;
FanControl_m/m_WDT3/_N554;
FanControl_m/m_WDT3/_N556;
FanControl_m/m_WDT3/_N5049;
FanControl_m/m_WDT3/r_WDT_cnt_clk_dly1;
FanControl_m/m_WDT3/r_WDT_cnt_clk_dly2;
FanControl_m/m_WDT3/r_WDT_cnt_clr_dly1;
FanControl_m/m_WDT3/r_WDT_cnt_clr_dly2;
L7OUT0;
N172;
N743;
_GND0;
_GND1;
_GND2;
_GND3;
_GND4;
_GND5;
_GND6;
_GND7;
_GND8;
_GND9;
_GND10;
_GND11;
_GND12;
_GND13;
_GND14;
_GND15;
_GND16;
_GND17;
_GND18;
_GND19;
_GND20;
_GND21;
_GND22;
_GND23;
_GND24;
_GND25;
_GND26;
_GND27;
_GND28;
_GND29;
_GND30;
_GND31;
_GND32;
_GND33;
_GND34;
_GND35;
_GND36;
_GND37;
_GND38;
_GND39;
_GND40;
_GND41;
_GND42;
_GND43;
_GND44;
_GND45;
_GND46;
_GND47;
_GND48;
_GND49;
_GND50;
_GND51;
_GND52;
_GND53;
_GND54;
_GND55;
_GND56;
_GND57;
_GND58;
_GND59;
_GND60;
_GND61;
_GND62;
_GND63;
_GND64;
_GND65;
_GND66;
_GND67;
_GND68;
_GND69;
_GND70;
_GND71;
_GND72;
_GND73;
_GND74;
_GND75;
_GND76;
_GND77;
_GND78;
_GND79;
_GND80;
_GND81;
_GND82;
_GND83;
_GND84;
_GND85;
_GND86;
_GND87;
_GND88;
_GND89;
_GND90;
_GND91;
_GND92;
_GND93;
_GND94;
_GND95;
_GND96;
_GND97;
_GND98;
_GND99;
_GND100;
_GND101;
_GND102;
_GND103;
_GND104;
_GND105;
_GND106;
_GND107;
_GND108;
_GND109;
_GND110;
_GND111;
_GND112;
_GND113;
_GND114;
_GND115;
_GND116;
_GND117;
_GND118;
_GND119;
_GND120;
_GND121;
_GND122;
_GND123;
_GND124;
_GND125;
_GND126;
_GND127;
_GND128;
_GND129;
_GND130;
_GND131;
_GND132;
_N0;
_N1;
_N3_inv;
_N4;
_N5;
_N8;
_N9;
_N12;
_N13;
_N15_inv;
_N16;
_N17;
_N20;
_N21;
_N24;
_N1167;
_N1168;
_N1170;
_N1171;
_N1173;
_N1174;
_N1176;
_N1177;
_N1179;
_N1180;
_N1182;
_N1183;
_N1185;
_N1186;
_N1188;
_N1189;
_N1191;
_N1192;
_N1823;
_N1824;
_N1825;
_N1826;
_N1827;
_N1828;
_N1829;
_N1830;
_N2167;
_N2168;
_N2169;
_N2170;
_N2171;
_N2172;
_N2173;
_N2174;
_N4900;
_N4905;
_N4910;
_VCC0;
_VCC1;
_VCC2;
_VCC3;
_VCC4;
_VCC5;
_VCC6;
_VCC7;
_VCC8;
_VCC9;
_VCC10;
_VCC11;
_VCC12;
_VCC13;
_VCC14;
_VCC15;
_VCC16;
_VCC17;
_VCC18;
_VCC19;
_VCC20;
_VCC21;
_VCC22;
_VCC23;
_VCC24;
_VCC25;
_VCC26;
_VCC27;
_VCC28;
_VCC29;
_VCC30;
_VCC31;
_VCC32;
_VCC33;
_VCC34;
_VCC35;
_VCC36;
_VCC37;
_VCC38;
_VCC39;
_VCC40;
_VCC41;
_VCC42;
_VCC43;
_VCC44;
_VCC45;
_VCC46;
_VCC47;
_VCC48;
_VCC49;
_VCC50;
_VCC51;
_VCC52;
_VCC53;
_VCC54;
_VCC55;
_VCC56;
_VCC57;
_VCC58;
_VCC59;
_VCC60;
_VCC61;
_VCC62;
_VCC63;
_VCC64;
_VCC65;
_VCC66;
_VCC67;
_VCC68;
_VCC69;
_VCC70;
_VCC71;
_VCC72;
_VCC73;
_VCC74;
_VCC75;
_VCC76;
_VCC77;
_VCC78;
_VCC79;
_VCC80;
_VCC81;
_VCC82;
_VCC83;
_VCC84;
_VCC85;
_VCC86;
_VCC87;
_VCC88;
_VCC89;
_VCC90;
_VCC91;
_VCC92;
_VCC93;
_VCC94;
_VCC95;
_VCC96;
_VCC97;
_VCC98;
_VCC99;
_VCC100;
_VCC101;
_VCC102;
_VCC103;
_VCC104;
_VCC105;
_VCC106;
_VCC107;
_VCC108;
_VCC109;
_VCC110;
_VCC111;
_VCC112;
_VCC113;
_VCC114;
_VCC115;
_VCC116;
_VCC117;
_VCC118;
_VCC119;
_VCC120;
clk_50m;
db_front_vga_cable_prsnt_n;
db_i_cpu0_d0_temp_over;
db_i_cpu0_d1_temp_over;
db_i_cpu1_d0_temp_over;
db_i_cpu1_d1_temp_over;
db_inst_button/N39;
db_inst_button/N44;
db_inst_pwrgood/N4_1;
db_inst_pwrgood/N37_1;
db_inst_pwrgood/N158;
db_inst_pwrgood/N173;
db_inst_pwrgood/N188;
db_intruder/N66;
db_intruder/N90;
db_pe_wake_inst/N145;
db_pe_wake_inst/_N5027;
i_BMC_I2C3_PAL_S_SCL1_R;
i_BMC_I2C3_PAL_S_SCL1_R_ibuf/ntD;
i_BMC_I2C3_PAL_S_SCL_R;
i_BMC_I2C3_PAL_S_SCL_R_ibuf/ntD;
i_BOARD_ID0;
i_BOARD_ID0_ibuf/ntD;
i_BOARD_ID1;
i_BOARD_ID1_ibuf/ntD;
i_BOARD_ID2;
i_BOARD_ID2_ibuf/ntD;
i_BOARD_ID3;
i_BOARD_ID3_ibuf/ntD;
i_BOARD_ID4;
i_BOARD_ID4_ibuf/ntD;
i_BOARD_ID5;
i_BOARD_ID5_ibuf/ntD;
i_BOARD_ID6;
i_BOARD_ID6_ibuf/ntD;
i_BOARD_ID7;
i_BOARD_ID7_ibuf/ntD;
i_CABLE_PRSNT_N;
i_CABLE_PRSNT_N_ibuf/ntD;
i_CHASSIS_ID0_N;
i_CHASSIS_ID0_N_ibuf/ntD;
i_CHASSIS_ID1_N;
i_CHASSIS_ID1_N_ibuf/ntD;
i_CLK_C42_IN_25M;
i_CLK_C42_IN_25M_ibuf/ntD;
i_CPLD_M_S_EXCHANGE_S1;
i_CPLD_M_S_EXCHANGE_S1_ibuf/ntD;
i_CPLD_M_S_EXCHANGE_S3;
i_CPLD_M_S_EXCHANGE_S3_ibuf/ntD;
i_CPLD_M_S_EXCHANGE_S4;
i_CPLD_M_S_EXCHANGE_S4_ibuf/ntD;
i_CPLD_M_S_EXCHANGE_S5;
i_CPLD_M_S_EXCHANGE_S5_ibuf/ntD;
i_CPLD_M_S_SGPIO1_CLK;
i_CPLD_M_S_SGPIO1_CLK_ibuf/ntD;
i_CPLD_M_S_SGPIO1_LD_N;
i_CPLD_M_S_SGPIO1_LD_N_ibuf/ntD;
i_CPLD_M_S_SGPIO1_MOSI;
i_CPLD_M_S_SGPIO1_MOSI_ibuf/ntD;
i_CPLD_M_S_SGPIO_CLK;
i_CPLD_M_S_SGPIO_CLK_ibuf/ntD;
i_CPLD_M_S_SGPIO_LD_N;
i_CPLD_M_S_SGPIO_LD_N_ibuf/ntD;
i_CPLD_M_S_SGPIO_MOSI;
i_CPLD_M_S_SGPIO_MOSI_ibuf/ntD;
i_CPU0_D0_I2C1_PE_STRAP_SCL;
i_CPU0_D0_I2C1_PE_STRAP_SCL_ibuf/ntD;
i_CPU0_D0_TEMP_OVER;
i_CPU0_D0_TEMP_OVER_ibuf/ntD;
i_CPU0_D0_UART1_TX;
i_CPU0_D0_UART1_TX_ibuf/ntD;
i_CPU0_D0_UART_SOUT;
i_CPU0_D0_UART_SOUT_ibuf/ntD;
i_CPU0_D1_TEMP_OVER;
i_CPU0_D1_TEMP_OVER_ibuf/ntD;
i_CPU0_D1_UART1_TX;
i_CPU0_D1_UART1_TX_ibuf/ntD;
i_CPU0_MCIO0_CABLE_ID0_R;
i_CPU0_MCIO0_CABLE_ID0_R_ibuf/ntD;
i_CPU0_MCIO0_CABLE_ID1_R;
i_CPU0_MCIO0_CABLE_ID1_R_ibuf/ntD;
i_CPU0_MCIO2_CABLE_ID0_R;
i_CPU0_MCIO2_CABLE_ID0_R_ibuf/ntD;
i_CPU0_MCIO2_CABLE_ID1_R;
i_CPU0_MCIO2_CABLE_ID1_R_ibuf/ntD;
i_CPU0_MCIO3_CABLE_ID0_R;
i_CPU0_MCIO3_CABLE_ID0_R_ibuf/ntD;
i_CPU0_MCIO3_CABLE_ID1_R;
i_CPU0_MCIO3_CABLE_ID1_R_ibuf/ntD;
i_CPU0_VIN_SNS_ALERT;
i_CPU0_VIN_SNS_ALERT_ibuf/ntD;
i_CPU1_D0_GPIO_PORT0_R;
i_CPU1_D0_GPIO_PORT0_R_ibuf/ntD;
i_CPU1_D0_GPIO_PORT1_R;
i_CPU1_D0_GPIO_PORT1_R_ibuf/ntD;
i_CPU1_D0_GPIO_PORT2_R;
i_CPU1_D0_GPIO_PORT2_R_ibuf/ntD;
i_CPU1_D0_GPIO_PORT3_R;
i_CPU1_D0_GPIO_PORT3_R_ibuf/ntD;
i_CPU1_D0_GPIO_PORT4_R;
i_CPU1_D0_GPIO_PORT4_R_ibuf/ntD;
i_CPU1_D0_GPIO_PORT5_R;
i_CPU1_D0_GPIO_PORT5_R_ibuf/ntD;
i_CPU1_D0_GPIO_PORT6_R;
i_CPU1_D0_GPIO_PORT6_R_ibuf/ntD;
i_CPU1_D0_GPIO_PORT7_R;
i_CPU1_D0_GPIO_PORT7_R_ibuf/ntD;
i_CPU1_D0_GPIO_PORT9_R;
i_CPU1_D0_GPIO_PORT9_R_ibuf/ntD;
i_CPU1_D0_GPIO_PORT10_R;
i_CPU1_D0_GPIO_PORT10_R_ibuf/ntD;
i_CPU1_D0_I2C1_PE_STRAP_SCL;
i_CPU1_D0_I2C1_PE_STRAP_SCL_ibuf/ntD;
i_CPU1_D0_TEMP_OVER;
i_CPU1_D0_TEMP_OVER_ibuf/ntD;
i_CPU1_D0_UART1_TX;
i_CPU1_D0_UART1_TX_ibuf/ntD;
i_CPU1_D0_UART_SOUT;
i_CPU1_D0_UART_SOUT_ibuf/ntD;
i_CPU1_D1_TEMP_OVER;
i_CPU1_D1_TEMP_OVER_ibuf/ntD;
i_CPU1_D1_UART1_TX;
i_CPU1_D1_UART1_TX_ibuf/ntD;
i_CPU1_MCIO0_CABLE_ID0_R;
i_CPU1_MCIO0_CABLE_ID0_R_ibuf/ntD;
i_CPU1_MCIO0_CABLE_ID1_R;
i_CPU1_MCIO0_CABLE_ID1_R_ibuf/ntD;
i_CPU1_MCIO2_CABLE_ID0_R;
i_CPU1_MCIO2_CABLE_ID0_R_ibuf/ntD;
i_CPU1_MCIO2_CABLE_ID1_R;
i_CPU1_MCIO2_CABLE_ID1_R_ibuf/ntD;
i_CPU1_MCIO3_CABLE_ID0_R;
i_CPU1_MCIO3_CABLE_ID0_R_ibuf/ntD;
i_CPU1_MCIO3_CABLE_ID1_R;
i_CPU1_MCIO3_CABLE_ID1_R_ibuf/ntD;
i_CPU1_VIN_SNS_ALERT;
i_CPU1_VIN_SNS_ALERT_ibuf/ntD;
i_CPU_NVME0_PRSNT_N;
i_CPU_NVME0_PRSNT_N_ibuf/ntD;
i_CPU_NVME1_PRSNT_N;
i_CPU_NVME1_PRSNT_N_ibuf/ntD;
i_CPU_NVME4_PRSNT_N;
i_CPU_NVME4_PRSNT_N_ibuf/ntD;
i_CPU_NVME5_PRSNT_N;
i_CPU_NVME5_PRSNT_N_ibuf/ntD;
i_CPU_NVME6_PRSNT_N;
i_CPU_NVME6_PRSNT_N_ibuf/ntD;
i_CPU_NVME7_PRSNT_N;
i_CPU_NVME7_PRSNT_N_ibuf/ntD;
i_CPU_NVME10_PRSNT_N;
i_CPU_NVME10_PRSNT_N_ibuf/ntD;
i_CPU_NVME11_PRSNT_N;
i_CPU_NVME11_PRSNT_N_ibuf/ntD;
i_CPU_NVME14_PRSNT_N;
i_CPU_NVME14_PRSNT_N_ibuf/ntD;
i_CPU_NVME15_PRSNT_N;
i_CPU_NVME15_PRSNT_N_ibuf/ntD;
i_CPU_NVME16_PRSNT_N;
i_CPU_NVME16_PRSNT_N_ibuf/ntD;
i_CPU_NVME17_PRSNT_N;
i_CPU_NVME17_PRSNT_N_ibuf/ntD;
i_DB9_TOD_UART_RX;
i_DB9_TOD_UART_RX_ibuf/ntD;
i_DBG_CPU0_UART1_RX_CONN_R;
i_DBG_CPU0_UART1_RX_CONN_R_ibuf/ntD;
i_DBG_PAL_BMC_UART1_RX_CONN_R;
i_DBG_PAL_BMC_UART1_RX_CONN_R_ibuf/ntD;
i_DB_UART_RX_R;
i_DB_UART_RX_R_ibuf/ntD;
i_FAN_SNS_ALERT;
i_FAN_SNS_ALERT_ibuf/ntD;
i_JACK_CPU0_D0_UART_SIN;
i_JACK_CPU0_D0_UART_SIN_ibuf/ntD;
i_JACK_CPU0_UART1_RX;
i_JACK_CPU0_UART1_RX_ibuf/ntD;
i_JACK_CPU1_D0_UART_SIN;
i_JACK_CPU1_D0_UART_SIN_ibuf/ntD;
i_JACK_CPU1_UART1_RX;
i_JACK_CPU1_UART1_RX_ibuf/ntD;
i_LEAR_CPU0_UART1_RX;
i_LEAR_CPU0_UART1_RX_ibuf/ntD;
i_MB_CB_RISER1_PRSNT0_N;
i_MB_CB_RISER1_PRSNT0_N_ibuf/ntD;
i_MB_CB_RISER2_PRSNT0_N;
i_MB_CB_RISER2_PRSNT0_N_ibuf/ntD;
i_P5V_USB2_OCI2B;
i_P5V_USB2_OCI2B_ibuf/ntD;
i_P12V_RISER1_VIN_SNS_ALERT;
i_P12V_RISER1_VIN_SNS_ALERT_ibuf/ntD;
i_P12V_RISER2_VIN_SNS_ALERT;
i_P12V_RISER2_VIN_SNS_ALERT_ibuf/ntD;
i_P12V_STBY_SNS_ALERT;
i_P12V_STBY_SNS_ALERT_ibuf/ntD;
i_PAL2_TCK;
i_PAL2_TCK_ibuf/ntD;
i_PAL2_TDI;
i_PAL2_TDI_ibuf/ntD;
i_PAL2_TDO;
i_PAL2_TDO_ibuf/ntD;
i_PAL2_TMS;
i_PAL2_TMS_ibuf/ntD;
i_PAL_BMC_NCSI_CLK_50M_R;
i_PAL_BMC_NCSI_CLK_50M_R_ibuf/ntD;
i_PAL_BMC_SS_DATA_IN;
i_PAL_BMC_SS_DATA_IN_ibuf/ntD;
i_PAL_BMC_UART1_TX;
i_PAL_BMC_UART1_TX_ibuf/ntD;
i_PAL_BMC_UART4_TX;
i_PAL_BMC_UART4_TX_ibuf/ntD;
i_PAL_EXT_RST_N;
i_PAL_EXT_RST_N_ibuf/ntD;
i_PAL_GPU1_EFUSE_OC;
i_PAL_GPU1_EFUSE_OC_ibuf/ntD;
i_PAL_GPU1_EFUSE_PG;
i_PAL_GPU1_EFUSE_PG_ibuf/ntD;
i_PAL_GPU2_EFUSE_OC;
i_PAL_GPU2_EFUSE_OC_ibuf/ntD;
i_PAL_GPU2_EFUSE_PG;
i_PAL_GPU2_EFUSE_PG_ibuf/ntD;
i_PAL_GPU3_EFUSE_OC;
i_PAL_GPU3_EFUSE_OC_ibuf/ntD;
i_PAL_GPU3_EFUSE_PG;
i_PAL_GPU3_EFUSE_PG_ibuf/ntD;
i_PAL_GPU4_EFUSE_OC;
i_PAL_GPU4_EFUSE_OC_ibuf/ntD;
i_PAL_GPU4_EFUSE_PG;
i_PAL_GPU4_EFUSE_PG_ibuf/ntD;
i_PAL_LOM_FAN_ON_AUX_R;
i_PAL_LOM_FAN_ON_AUX_R_ibuf/ntD;
i_PAL_M2_0_PRSNT_N;
i_PAL_M2_0_PRSNT_N_ibuf/ntD;
i_PAL_M2_1_PRSNT_N;
i_PAL_M2_1_PRSNT_N_ibuf/ntD;
i_PAL_OCP_PRSNT_N;
i_PAL_OCP_PRSNT_N_ibuf/ntD;
i_PAL_OCP_RISER_CPLD;
i_PAL_OCP_RISER_CPLD_ibuf/ntD;
i_PAL_P12V_RISER1_VIN_FLTB;
i_PAL_P12V_RISER1_VIN_FLTB_ibuf/ntD;
i_PAL_P12V_RISER1_VIN_PG;
i_PAL_P12V_RISER1_VIN_PG_ibuf/ntD;
i_PAL_P12V_RISER2_VIN_FLTB;
i_PAL_P12V_RISER2_VIN_FLTB_ibuf/ntD;
i_PAL_P12V_RISER2_VIN_PG;
i_PAL_P12V_RISER2_VIN_PG_ibuf/ntD;
i_PAL_P12V_STBY_EFUSE_FLTB;
i_PAL_P12V_STBY_EFUSE_FLTB_ibuf/ntD;
i_PAL_P12V_STBY_EFUSE_PG;
i_PAL_P12V_STBY_EFUSE_PG_ibuf/ntD;
i_PAL_PGD_USB_UPD1_P1V1;
i_PAL_PGD_USB_UPD1_P1V1_ibuf/ntD;
i_PAL_PGD_USB_UPD2_P1V1;
i_PAL_PGD_USB_UPD2_P1V1_ibuf/ntD;
i_PAL_PWR_SW_IN_N;
i_PAL_PWR_SW_IN_N_ibuf/ntD;
i_PAL_RISER1_MODE_R;
i_PAL_RISER1_MODE_R_ibuf/ntD;
i_PAL_RISER1_PRSNT_N;
i_PAL_RISER1_PRSNT_N_ibuf/ntD;
i_PAL_RISER1_WAKE_N;
i_PAL_RISER1_WAKE_N_ibuf/ntD;
i_PAL_RISER1_WIDTH_R;
i_PAL_RISER1_WIDTH_R_ibuf/ntD;
i_PAL_RISER2_MODE_R;
i_PAL_RISER2_MODE_R_ibuf/ntD;
i_PAL_RISER2_PRSNT_N;
i_PAL_RISER2_PRSNT_N_ibuf/ntD;
i_PAL_RISER2_WAKE_N;
i_PAL_RISER2_WAKE_N_ibuf/ntD;
i_PAL_RISER2_WIDTH_R;
i_PAL_RISER2_WIDTH_R_ibuf/ntD;
i_PAL_RISER4_PWR_PGD;
i_PAL_RISER4_PWR_PGD_ibuf/ntD;
i_PAL_S_DONE;
i_PAL_S_DONE_ibuf/ntD;
i_PAL_S_INITN;
i_PAL_S_INITN_ibuf/ntD;
i_PAL_S_JTAGEN;
i_PAL_S_JTAGEN_ibuf/ntD;
i_PAL_S_PROGRAM_N;
i_PAL_S_PROGRAM_N_ibuf/ntD;
i_PAL_S_SN;
i_PAL_S_SN_ibuf/ntD;
i_PAL_UART4_OCP_DEBUG_RX;
i_PAL_UART4_OCP_DEBUG_RX_ibuf/ntD;
i_PAL_UPD1_PEWAKE_N;
i_PAL_UPD1_PEWAKE_N_ibuf/ntD;
i_PAL_UPD1_SMIB_N;
i_PAL_UPD1_SMIB_N_ibuf/ntD;
i_PAL_UPD2_PEWAKE_N;
i_PAL_UPD2_PEWAKE_N_ibuf/ntD;
i_PAL_UPD2_SMIB_N;
i_PAL_UPD2_SMIB_N_ibuf/ntD;
i_PAL_UPD72020_1_ALART;
i_PAL_UPD72020_1_ALART_ibuf/ntD;
i_PAL_UPD72020_2_ALART;
i_PAL_UPD72020_2_ALART_ibuf/ntD;
i_PCA_REVISION_0;
i_PCA_REVISION_0_ibuf/ntD;
i_PCA_REVISION_1;
i_PCA_REVISION_1_ibuf/ntD;
i_PCA_REVISION_2;
i_PCA_REVISION_2_ibuf/ntD;
i_PCB_REVISION_0;
i_PCB_REVISION_0_ibuf/ntD;
i_PCB_REVISION_1;
i_PCB_REVISION_1_ibuf/ntD;
i_PEX_USB1_PPON0;
i_PEX_USB1_PPON0_ibuf/ntD;
i_PEX_USB1_PPON1;
i_PEX_USB1_PPON1_ibuf/ntD;
i_PEX_USB2_PPON0;
i_PEX_USB2_PPON0_ibuf/ntD;
i_PEX_USB2_PPON1;
i_PEX_USB2_PPON1_ibuf/ntD;
i_REAR_BP_SNS_ALERT;
i_REAR_BP_SNS_ALERT_ibuf/ntD;
i_RISER_AUX_TOD_UART1_RXD;
i_RISER_AUX_TOD_UART1_RXD_ibuf/ntD;
i_RISER_AUX_TOD_UART2_RXD;
i_RISER_AUX_TOD_UART2_RXD_ibuf/ntD;
i_RISER_MB_PRSNT_R;
i_RISER_MB_PRSNT_R_ibuf/ntD;
i_Riser1_TOD_UART_RXD_R;
i_Riser1_TOD_UART_RXD_R_ibuf/ntD;
i_Riser2_TOD_UART_RXD_R;
i_Riser2_TOD_UART_RXD_R_ibuf/ntD;
i_SW_1;
i_SW_1_ibuf/ntD;
i_SW_2;
i_SW_2_ibuf/ntD;
i_SW_3;
i_SW_3_ibuf/ntD;
i_SW_4;
i_SW_4_ibuf/ntD;
i_SW_5;
i_SW_5_ibuf/ntD;
i_SW_6;
i_SW_6_ibuf/ntD;
i_SW_7;
i_SW_7_ibuf/ntD;
i_SW_8;
i_SW_8_ibuf/ntD;
i_UART0_CPU_LOG_RX;
i_UART0_CPU_LOG_RX_ibuf/ntD;
i_UART2_PAL_OCP_RX_R;
i_UART2_PAL_OCP_RX_R_ibuf/ntD;
inst_cmu_to_mb_s2p/N78;
inst_cmu_to_mb_s2p/N601_inv;
inst_cmu_to_mb_s2p/_N519;
inst_cmu_to_mb_s2p/_N521;
inst_cmu_to_mb_s2p/_N523;
inst_cmu_to_mb_s2p/_N4235;
inst_cmu_to_mb_s2p/_N4236;
inst_cmu_to_mb_s2p/_N4237;
inst_cmu_to_mb_s2p/_N4240;
inst_cmu_to_mb_s2p/_N4241;
inst_cmu_to_mb_s2p/_N4244;
inst_cmu_to_mb_s2p/_N4251;
inst_cmu_to_mb_s2p/_N4252;
inst_cmu_to_mb_s2p/_N4253;
inst_cmu_to_mb_s2p/_N4254;
inst_cmu_to_mb_s2p/_N4255;
inst_cmu_to_mb_s2p/_N4256;
inst_cmu_to_mb_s2p/_N4257;
inst_cmu_to_mb_s2p/_N4258;
inst_cmu_to_mb_s2p/_N4259;
inst_cmu_to_mb_s2p/_N4260;
inst_cmu_to_mb_s2p/_N4261;
inst_cmu_to_mb_s2p/_N4262;
inst_cmu_to_mb_s2p/_N4263;
inst_cmu_to_mb_s2p/_N4264;
inst_cmu_to_mb_s2p/_N4393;
inst_cmu_to_mb_s2p/_N4394;
inst_cmu_to_mb_s2p/sclk_pp;
inst_cmu_to_mb_s2p/sclk_pp_r;
inst_cmu_to_mb_s2p/sclk_r;
inst_cmu_to_mb_s2p/tick_pp;
inst_i2c_bios_reg/N587_81_1__3;
inst_i2c_bios_reg/N587_83_0__1;
inst_i2c_bios_reg/N587_83_1__3;
inst_i2c_bios_reg/N922;
inst_i2c_bios_reg/N949;
inst_i2c_bios_reg/N976;
inst_i2c_bios_reg/N1003;
inst_i2c_bios_reg/N1030;
inst_i2c_bios_reg/N1057;
inst_i2c_bios_reg/N1084;
inst_i2c_bios_reg/_N1655;
inst_i2c_bios_reg/_N1656;
inst_i2c_bios_reg/_N1657;
inst_i2c_bios_reg/_N1658;
inst_i2c_bios_reg/_N1659;
inst_i2c_bios_reg/_N1660;
inst_i2c_bios_reg/_N1661;
inst_i2c_bios_reg/_N1662;
inst_i2c_bios_reg/_N1687;
inst_i2c_bios_reg/_N1688;
inst_i2c_bios_reg/_N1689;
inst_i2c_bios_reg/_N1690;
inst_i2c_bios_reg/_N1693;
inst_i2c_bios_reg/_N1694;
inst_i2c_bios_reg/_N1722;
inst_i2c_bios_reg/_N1723;
inst_i2c_bios_reg/_N1724;
inst_i2c_bios_reg/_N1725;
inst_i2c_bios_reg/_N1726;
inst_i2c_bios_reg/_N1735;
inst_i2c_bios_reg/_N1736;
inst_i2c_bios_reg/_N1737;
inst_i2c_bios_reg/_N1738;
inst_i2c_bios_reg/_N1739;
inst_i2c_bios_reg/_N1740;
inst_i2c_bios_reg/_N1741;
inst_i2c_bios_reg/_N1742;
inst_i2c_bios_reg/_N1791;
inst_i2c_bios_reg/_N1815;
inst_i2c_bios_reg/_N1816;
inst_i2c_bios_reg/_N1818;
inst_i2c_bios_reg/_N1819;
inst_i2c_bios_reg/_N1820;
inst_i2c_bios_reg/_N1847;
inst_i2c_bios_reg/_N1848;
inst_i2c_bios_reg/_N1849;
inst_i2c_bios_reg/_N1850;
inst_i2c_bios_reg/_N1851;
inst_i2c_bios_reg/_N1852;
inst_i2c_bios_reg/_N1853;
inst_i2c_bios_reg/_N1854;
inst_i2c_bios_reg/_N1864;
inst_i2c_bios_reg/_N1887;
inst_i2c_bios_reg/_N1888;
inst_i2c_bios_reg/_N1889;
inst_i2c_bios_reg/_N1890;
inst_i2c_bios_reg/_N1891;
inst_i2c_bios_reg/_N1892;
inst_i2c_bios_reg/_N1893;
inst_i2c_bios_reg/_N1894;
inst_i2c_bios_reg/_N1911;
inst_i2c_bios_reg/_N1912;
inst_i2c_bios_reg/_N1913;
inst_i2c_bios_reg/_N1914;
inst_i2c_bios_reg/_N1915;
inst_i2c_bios_reg/_N1916;
inst_i2c_bios_reg/_N1917;
inst_i2c_bios_reg/_N1918;
inst_i2c_bios_reg/_N1919;
inst_i2c_bios_reg/_N1921;
inst_i2c_bios_reg/_N1922;
inst_i2c_bios_reg/_N1923;
inst_i2c_bios_reg/_N1924;
inst_i2c_bios_reg/_N1925;
inst_i2c_bios_reg/_N1926;
inst_i2c_bios_reg/_N2025;
inst_i2c_bios_reg/_N2055;
inst_i2c_bios_reg/_N2058;
inst_i2c_bios_reg/_N2059;
inst_i2c_bios_reg/_N2060;
inst_i2c_bios_reg/_N2061;
inst_i2c_bios_reg/_N2062;
inst_i2c_bios_reg/_N2063;
inst_i2c_bios_reg/_N2067;
inst_i2c_bios_reg/_N2068;
inst_i2c_bios_reg/_N2069;
inst_i2c_bios_reg/_N2081;
inst_i2c_bios_reg/_N2082;
inst_i2c_bios_reg/_N2083;
inst_i2c_bios_reg/_N2084;
inst_i2c_bios_reg/_N2085;
inst_i2c_bios_reg/_N2086;
inst_i2c_bios_reg/_N2103;
inst_i2c_bios_reg/_N2104;
inst_i2c_bios_reg/_N2105;
inst_i2c_bios_reg/_N2106;
inst_i2c_bios_reg/_N2107;
inst_i2c_bios_reg/_N2108;
inst_i2c_bios_reg/_N2109;
inst_i2c_bios_reg/_N2110;
inst_i2c_bios_reg/_N2143;
inst_i2c_bios_reg/_N2144;
inst_i2c_bios_reg/_N2145;
inst_i2c_bios_reg/_N2146;
inst_i2c_bios_reg/_N2147;
inst_i2c_bios_reg/_N2148;
inst_i2c_bios_reg/_N2149;
inst_i2c_bios_reg/_N2150;
inst_i2c_bios_reg/_N4001;
inst_i2c_bios_reg/_N4002;
inst_i2c_bios_reg/_N4004;
inst_i2c_bios_reg/_N4005;
inst_i2c_bios_reg/_N4011;
inst_i2c_bios_reg/reg_addr_2__1;
inst_i2c_bios_reg/reg_addr_6__3;
inst_i2c_inf.sda_tri/ntI;
inst_i2c_inf.sda_tri/ntO;
inst_i2c_inf.sda_tri/ntT;
inst_i2c_inf/N156;
inst_i2c_inf/N166;
inst_i2c_inf/N201;
inst_i2c_inf/N202;
inst_i2c_inf/N219;
inst_i2c_inf/N227;
inst_i2c_inf/N231;
inst_i2c_inf/N233;
inst_i2c_inf/N262;
inst_i2c_inf/_N527;
inst_i2c_inf/_N529;
inst_i2c_inf/_N531;
inst_i2c_inf/_N799;
inst_i2c_inf/_N807;
inst_i2c_inf/_N809;
inst_i2c_inf/_N3737;
inst_i2c_inf/_N4026;
inst_i2c_inf/_N4163;
inst_i2c_inf/_N4298;
inst_i2c_inf/_N4863;
inst_i2c_inf/_N4887;
inst_i2c_inf/_N5157;
inst_i2c_inf/_N5171;
inst_i2c_inf/_N5172;
inst_i2c_inf/_N5176;
inst_i2c_inf/_N5177;
inst_i2c_inf/addr_match;
inst_i2c_inf/byte_done;
inst_i2c_inf/cycle_pulse;
inst_i2c_inf/cycle_pulse_n;
inst_i2c_inf/operation_dir;
inst_i2c_inf/rd_ack;
inst_i2c_inf/rdata_en;
inst_i2c_inf/sda_oe_inv;
inst_i2c_inf/sda_out;
inst_i2c_inf/start_con;
inst_mb_to_cmu_p2s/N40;
inst_mb_to_cmu_p2s/N311;
inst_mb_to_cmu_p2s/N317;
inst_mb_to_cmu_p2s/_N588;
inst_mb_to_cmu_p2s/_N590;
inst_mb_to_cmu_p2s/_N592;
inst_mb_to_cmu_p2s/_N1196;
inst_mb_to_cmu_p2s/_N1200;
inst_mb_to_cmu_p2s/_N1203;
inst_mb_to_cmu_p2s/_N1205;
inst_mb_to_cmu_p2s/_N1210;
inst_mb_to_cmu_p2s/_N1217;
inst_mb_to_cmu_p2s/_N1219;
inst_mb_to_cmu_p2s/_N4837;
inst_mb_to_cmu_p2s/_N4838;
inst_mcpld_to_scpld_s2p/N60;
inst_mcpld_to_scpld_s2p/N578;
inst_mcpld_to_scpld_s2p/_N536;
inst_mcpld_to_scpld_s2p/_N538;
inst_mcpld_to_scpld_s2p/_N540;
inst_mcpld_to_scpld_s2p/_N3937;
inst_mcpld_to_scpld_s2p/_N3938;
inst_mcpld_to_scpld_s2p/_N3939;
inst_mcpld_to_scpld_s2p/_N3940;
inst_mcpld_to_scpld_s2p/_N3941;
inst_mcpld_to_scpld_s2p/_N3942;
inst_mcpld_to_scpld_s2p/_N3943;
inst_mcpld_to_scpld_s2p/_N3944;
inst_mcpld_to_scpld_s2p/_N3945;
inst_mcpld_to_scpld_s2p/_N3946;
inst_mcpld_to_scpld_s2p/_N3947;
inst_mcpld_to_scpld_s2p/_N3948;
inst_mcpld_to_scpld_s2p/_N3949;
inst_mcpld_to_scpld_s2p/_N3950;
inst_mcpld_to_scpld_s2p/_N3951;
inst_mcpld_to_scpld_s2p/_N3953;
inst_mcpld_to_scpld_s2p/_N3954;
inst_mcpld_to_scpld_s2p/_N3956;
inst_mcpld_to_scpld_s2p/_N3957;
inst_mcpld_to_scpld_s2p/_N3958;
inst_mcpld_to_scpld_s2p/_N3959;
inst_mcpld_to_scpld_s2p/_N3960;
inst_mcpld_to_scpld_s2p/_N3961;
inst_mcpld_to_scpld_s2p/_N3962;
inst_mcpld_to_scpld_s2p/_N3963;
inst_mcpld_to_scpld_s2p/_N3964;
inst_mcpld_to_scpld_s2p/_N3965;
inst_mcpld_to_scpld_s2p/_N3966;
inst_mcpld_to_scpld_s2p/_N3967;
inst_mcpld_to_scpld_s2p/_N3968;
inst_mcpld_to_scpld_s2p/_N3970;
inst_mcpld_to_scpld_s2p/_N3971;
inst_mcpld_to_scpld_s2p/_N3972;
inst_mcpld_to_scpld_s2p/_N3973;
inst_mcpld_to_scpld_s2p/_N3974;
inst_mcpld_to_scpld_s2p/_N3976;
inst_mcpld_to_scpld_s2p/_N3977;
inst_mcpld_to_scpld_s2p/_N3978;
inst_mcpld_to_scpld_s2p/_N3979;
inst_mcpld_to_scpld_s2p/_N3980;
inst_mcpld_to_scpld_s2p/_N3982;
inst_mcpld_to_scpld_s2p/_N3983;
inst_mcpld_to_scpld_s2p/_N4562;
inst_mcpld_to_scpld_s2p/_N4563;
inst_mcpld_to_scpld_s2p/sclk_pp;
inst_mcpld_to_scpld_s2p/sclk_pp_r;
inst_pcie/N103;
inst_pcie/N109;
inst_pcie/_N2192;
inst_pcie/_N2193;
inst_pcie/_N2194;
inst_pcie/_N2195;
inst_pcie/_N4299;
inst_pcie/_N4493;
inst_scpld_to_mcpld_p2s/N42_916;
inst_scpld_to_mcpld_p2s/N42_923;
inst_scpld_to_mcpld_p2s/N42_925;
inst_scpld_to_mcpld_p2s/N42_932;
inst_scpld_to_mcpld_p2s/N42_934;
inst_scpld_to_mcpld_p2s/N42_943;
inst_scpld_to_mcpld_p2s/N42_945;
inst_scpld_to_mcpld_p2s/N42_947;
inst_scpld_to_mcpld_p2s/N42_948;
inst_scpld_to_mcpld_p2s/N42_953;
inst_scpld_to_mcpld_p2s/N42_987;
inst_scpld_to_mcpld_p2s/N42_997;
inst_scpld_to_mcpld_p2s/N42_1003;
inst_scpld_to_mcpld_p2s/N42_1045;
inst_scpld_to_mcpld_p2s/N42_1046;
inst_scpld_to_mcpld_p2s/N42_1057;
inst_scpld_to_mcpld_p2s/N42_1088;
inst_scpld_to_mcpld_p2s/N42_1149;
inst_scpld_to_mcpld_p2s/N42_1153;
inst_scpld_to_mcpld_p2s/N42_1159;
inst_scpld_to_mcpld_p2s/N42_1176;
inst_scpld_to_mcpld_p2s/N42_1178;
inst_scpld_to_mcpld_p2s/N42_1180;
inst_scpld_to_mcpld_p2s/N42_1181;
inst_scpld_to_mcpld_p2s/N42_1187;
inst_scpld_to_mcpld_p2s/N569;
inst_scpld_to_mcpld_p2s/N575;
inst_scpld_to_mcpld_p2s/_N579;
inst_scpld_to_mcpld_p2s/_N581;
inst_scpld_to_mcpld_p2s/_N583;
inst_scpld_to_mcpld_p2s/_N1116;
inst_scpld_to_mcpld_p2s/_N1364;
inst_scpld_to_mcpld_p2s/_N1369;
inst_scpld_to_mcpld_p2s/_N1376;
inst_scpld_to_mcpld_p2s/_N1378;
inst_scpld_to_mcpld_p2s/_N1385;
inst_scpld_to_mcpld_p2s/_N1388;
inst_scpld_to_mcpld_p2s/_N1395;
inst_scpld_to_mcpld_p2s/_N1397;
inst_scpld_to_mcpld_p2s/_N1406;
inst_scpld_to_mcpld_p2s/_N1413;
inst_scpld_to_mcpld_p2s/_N1415;
inst_scpld_to_mcpld_p2s/_N1421;
inst_scpld_to_mcpld_p2s/_N1430;
inst_scpld_to_mcpld_p2s/_N1431;
inst_scpld_to_mcpld_p2s/_N1439;
inst_scpld_to_mcpld_p2s/_N1440;
inst_scpld_to_mcpld_p2s/_N1443;
inst_scpld_to_mcpld_p2s/_N1447;
inst_scpld_to_mcpld_p2s/_N1448;
inst_scpld_to_mcpld_p2s/_N1450;
inst_scpld_to_mcpld_p2s/_N1453;
inst_scpld_to_mcpld_p2s/_N1454;
inst_scpld_to_mcpld_p2s/_N1459;
inst_scpld_to_mcpld_p2s/_N1460;
inst_scpld_to_mcpld_p2s/_N1463;
inst_scpld_to_mcpld_p2s/_N1467;
inst_scpld_to_mcpld_p2s/_N1470;
inst_scpld_to_mcpld_p2s/_N1475;
inst_scpld_to_mcpld_p2s/_N1480;
inst_scpld_to_mcpld_p2s/_N1482;
inst_scpld_to_mcpld_p2s/_N1483;
inst_scpld_to_mcpld_p2s/_N1487;
inst_scpld_to_mcpld_p2s/_N1490;
inst_scpld_to_mcpld_p2s/_N1493;
inst_scpld_to_mcpld_p2s/_N1496;
inst_scpld_to_mcpld_p2s/_N1511;
inst_scpld_to_mcpld_p2s/_N1513;
inst_scpld_to_mcpld_p2s/_N1516;
inst_scpld_to_mcpld_p2s/_N1519;
inst_scpld_to_mcpld_p2s/_N1527;
inst_scpld_to_mcpld_p2s/_N1529;
inst_scpld_to_mcpld_p2s/_N1533;
inst_scpld_to_mcpld_p2s/_N4999;
inst_scpld_to_mcpld_p2s/_N5041;
io_BMC_I2C3_PAL_S_SDA1_R_iobuf/ntI;
io_BMC_I2C3_PAL_S_SDA1_R_iobuf/ntO;
io_BMC_I2C3_PAL_S_SDA1_R_iobuf/ntT;
io_BMC_I2C3_PAL_S_SDA_R;
io_BMC_I2C3_PAL_S_SDA_R_ibuf/ntD;
io_CPU1_D0_I2C1_PE_STRAP_SDA_iobuf/ntI;
io_CPU1_D0_I2C1_PE_STRAP_SDA_iobuf/ntO;
io_CPU1_D0_I2C1_PE_STRAP_SDA_iobuf/ntT;
mcio_ab26/N558;
ntR0;
ntR1;
ntR2;
ntR3;
ntR4;
ntR5;
ntR6;
ntR7;
ntR8;
ntR9;
ntR10;
ntR11;
ntR12;
ntR13;
ntR14;
ntR15;
ntR16;
ntR17;
ntR18;
ntR19;
ntR20;
ntR21;
ntR22;
ntR23;
ntR24;
ntR25;
ntR26;
ntR27;
ntR28;
ntR29;
ntR30;
ntR31;
ntR32;
ntR33;
ntR34;
ntR35;
ntR36;
ntR37;
ntR38;
ntR39;
ntR40;
ntR41;
ntR42;
ntR43;
ntR44;
ntR45;
ntR46;
ntR47;
ntR48;
ntR49;
ntR50;
ntR51;
ntR52;
ntR53;
ntR54;
ntR55;
ntR56;
ntR57;
ntR58;
ntR59;
ntR60;
ntR61;
ntR62;
ntR63;
ntR64;
ntR65;
ntR66;
ntR67;
ntR68;
ntR69;
ntR70;
ntR71;
ntR72;
ntR73;
ntR74;
ntR75;
ntR76;
ntR77;
ntR78;
ntR79;
ntR80;
ntR81;
ntR82;
ntR83;
ntR84;
ntR85;
ntR86;
ntR87;
ntR88;
ntR89;
ntR90;
ntR91;
ntR92;
ntR93;
ntR94;
ntR95;
ntR96;
ntR97;
ntR98;
ntR99;
ntR100;
ntR101;
ntR102;
ntR103;
ntR104;
ntR105;
ntR106;
ntR107;
ntR108;
ntR109;
ntR110;
ntR111;
ntR112;
ntR113;
ntR114;
ntR115;
ntR116;
ntR117;
ntR118;
ntR119;
ntR120;
ntR121;
ntR122;
ntR123;
ntR124;
ntR125;
ntR126;
ntR127;
ntR128;
ntR129;
ntR130;
ntR131;
ntR132;
ntR133;
ntR134;
ntR135;
ntR136;
ntR137;
ntR138;
ntR139;
ntR140;
ntR141;
ntR142;
ntR143;
ntR144;
ntR145;
ntR146;
ntR147;
ntR148;
ntR149;
ntR150;
ntR151;
ntR152;
ntR153;
ntR154;
ntR155;
ntR156;
ntR157;
ntR158;
ntR159;
ntR160;
ntR161;
ntR162;
ntR163;
ntR164;
ntR165;
ntR166;
ntR167;
ntR168;
ntR169;
ntR170;
ntR171;
ntR172;
ntR173;
ntR174;
ntR175;
ntR176;
ntR177;
ntR178;
ntR179;
ntR180;
ntR181;
ntR182;
ntR183;
ntR184;
ntR185;
ntR186;
ntR187;
ntR188;
ntR189;
ntR190;
ntR191;
ntR192;
ntR193;
ntR194;
ntR195;
ntR196;
ntR197;
ntR198;
ntR199;
ntR200;
ntR201;
ntR202;
ntR203;
ntR204;
ntR205;
ntR206;
ntR207;
ntR208;
ntR209;
ntR210;
ntR211;
ntR212;
ntR213;
ntR214;
ntR215;
ntR216;
ntR217;
ntR218;
ntR219;
ntR220;
ntR221;
ntR222;
ntR223;
ntR224;
ntR225;
ntR226;
ntR227;
ntR228;
ntR229;
ntR230;
ntR231;
ntR232;
ntR233;
ntR234;
ntR235;
ntR236;
ntR237;
ntR238;
ntR239;
ntR240;
ntR241;
ntR242;
ntR243;
ntR244;
ntR245;
ntR246;
ntR247;
ntR248;
ntR249;
ntR250;
ntR251;
ntR252;
ntR253;
ntR254;
ntR255;
ntR256;
ntR257;
ntR258;
ntR259;
ntR260;
ntR261;
ntR262;
ntR263;
ntR264;
ntR265;
ntR266;
ntR267;
ntR268;
ntR269;
ntR270;
ntR271;
ntR272;
ntR273;
ntR274;
ntR275;
ntR276;
ntR277;
ntR278;
ntR279;
ntR280;
ntR281;
ntR282;
ntR283;
ntR284;
ntR285;
ntR286;
ntR287;
ntR288;
ntR289;
ntR290;
ntR291;
ntR292;
ntR293;
ntR294;
ntR295;
ntR296;
ntR297;
ntR298;
ntR299;
ntR300;
ntR301;
ntR302;
ntR303;
ntR304;
ntR305;
ntR306;
ntR307;
ntR308;
ntR309;
ntR310;
ntR311;
ntR312;
ntR313;
ntR314;
ntR315;
ntR316;
nt_hard_wire_0;
nt_hard_wire_1;
nt_hard_wire_2;
nt_hard_wire_3;
nt_hard_wire_4;
nt_hard_wire_5;
nt_hard_wire_6;
nt_hard_wire_7;
nt_hard_wire_8;
nt_hard_wire_9;
nt_hard_wire_10;
nt_hard_wire_11;
nt_hard_wire_12;
nt_hard_wire_13;
nt_hard_wire_14;
nt_hard_wire_15;
nt_hard_wire_16;
nt_hard_wire_17;
nt_hard_wire_18;
nt_hard_wire_19;
nt_hard_wire_20;
nt_hard_wire_21;
nt_hard_wire_22;
nt_hard_wire_23;
nt_hard_wire_24;
nt_hard_wire_25;
nt_hard_wire_26;
nt_hard_wire_27;
nt_hard_wire_28;
nt_hard_wire_29;
nt_hard_wire_30;
nt_hard_wire_31;
nt_hard_wire_32;
nt_hard_wire_33;
nt_hard_wire_34;
nt_hard_wire_35;
nt_hard_wire_36;
nt_hard_wire_37;
nt_hard_wire_38;
nt_hard_wire_39;
nt_hard_wire_40;
nt_hard_wire_41;
nt_hard_wire_42;
nt_hard_wire_43;
nt_hard_wire_44;
nt_hard_wire_45;
nt_hard_wire_46;
nt_hard_wire_47;
nt_hard_wire_48;
nt_hard_wire_49;
nt_hard_wire_50;
nt_hard_wire_51;
nt_hard_wire_52;
nt_hard_wire_53;
nt_hard_wire_54;
nt_hard_wire_55;
nt_hard_wire_56;
nt_hard_wire_57;
nt_hard_wire_58;
nt_hard_wire_59;
nt_hard_wire_60;
nt_hard_wire_61;
nt_hard_wire_62;
nt_hard_wire_63;
nt_hard_wire_64;
nt_hard_wire_65;
nt_hard_wire_66;
nt_hard_wire_67;
nt_hard_wire_68;
nt_hard_wire_69;
nt_hard_wire_70;
nt_hard_wire_71;
nt_hard_wire_72;
nt_hard_wire_73;
nt_hard_wire_74;
nt_hard_wire_75;
nt_hard_wire_76;
nt_hard_wire_77;
nt_hard_wire_78;
nt_hard_wire_79;
nt_hard_wire_80;
nt_hard_wire_81;
nt_hard_wire_82;
nt_hard_wire_83;
nt_hard_wire_84;
nt_hard_wire_85;
nt_hard_wire_86;
nt_hard_wire_87;
nt_hard_wire_88;
nt_hard_wire_89;
nt_hard_wire_90;
nt_hard_wire_91;
nt_hard_wire_92;
nt_hard_wire_93;
nt_hard_wire_94;
nt_hard_wire_95;
nt_hard_wire_96;
nt_hard_wire_97;
nt_hard_wire_98;
nt_hard_wire_99;
nt_hard_wire_100;
nt_hard_wire_101;
nt_hard_wire_102;
nt_hard_wire_103;
nt_hard_wire_104;
nt_hard_wire_105;
nt_hard_wire_106;
nt_hard_wire_107;
nt_hard_wire_108;
nt_hard_wire_109;
nt_hard_wire_110;
nt_hard_wire_111;
nt_hard_wire_112;
nt_hard_wire_113;
nt_hard_wire_114;
nt_hard_wire_115;
nt_hard_wire_116;
nt_hard_wire_117;
nt_hard_wire_118;
nt_hard_wire_119;
nt_hard_wire_120;
nt_hard_wire_121;
nt_hard_wire_122;
nt_hard_wire_123;
nt_hard_wire_124;
nt_hard_wire_125;
nt_hard_wire_126;
nt_hard_wire_127;
nt_hard_wire_128;
nt_hard_wire_129;
nt_hard_wire_130;
nt_hard_wire_131;
nt_hard_wire_132;
nt_hard_wire_133;
nt_hard_wire_134;
nt_hard_wire_135;
nt_hard_wire_136;
nt_hard_wire_137;
nt_hard_wire_138;
nt_hard_wire_139;
nt_hard_wire_140;
nt_hard_wire_141;
nt_hard_wire_142;
nt_hard_wire_143;
nt_hard_wire_144;
nt_hard_wire_145;
nt_hard_wire_146;
nt_hard_wire_147;
nt_hard_wire_148;
nt_hard_wire_149;
nt_hard_wire_150;
nt_hard_wire_151;
nt_hard_wire_152;
nt_hard_wire_153;
nt_hard_wire_154;
nt_hard_wire_155;
nt_hard_wire_156;
nt_hard_wire_157;
nt_hard_wire_158;
nt_hard_wire_159;
nt_hard_wire_160;
nt_hard_wire_161;
nt_hard_wire_162;
nt_hard_wire_163;
nt_hard_wire_164;
nt_hard_wire_165;
nt_hard_wire_166;
nt_hard_wire_167;
nt_hard_wire_168;
nt_hard_wire_169;
nt_hard_wire_170;
nt_hard_wire_171;
nt_hard_wire_172;
nt_hard_wire_173;
nt_hard_wire_174;
nt_hard_wire_175;
nt_hard_wire_176;
nt_hard_wire_177;
nt_hard_wire_178;
nt_hard_wire_179;
nt_hard_wire_180;
nt_hard_wire_181;
nt_hard_wire_182;
nt_hard_wire_183;
nt_hard_wire_184;
nt_hard_wire_185;
nt_hard_wire_186;
nt_hard_wire_187;
nt_hard_wire_188;
nt_hard_wire_189;
nt_hard_wire_190;
nt_hard_wire_191;
nt_hard_wire_192;
nt_hard_wire_193;
nt_hard_wire_194;
nt_hard_wire_195;
nt_hard_wire_196;
nt_hard_wire_197;
nt_hard_wire_198;
nt_hard_wire_199;
nt_hard_wire_200;
nt_hard_wire_201;
nt_hard_wire_202;
nt_hard_wire_203;
nt_hard_wire_204;
nt_hard_wire_205;
nt_hard_wire_206;
nt_hard_wire_207;
nt_hard_wire_208;
nt_hard_wire_209;
nt_hard_wire_210;
nt_hard_wire_211;
nt_hard_wire_212;
nt_hard_wire_213;
nt_hard_wire_214;
nt_hard_wire_215;
nt_hard_wire_216;
nt_hard_wire_217;
nt_hard_wire_218;
nt_hard_wire_219;
nt_hard_wire_220;
nt_hard_wire_221;
nt_hard_wire_222;
nt_hard_wire_223;
nt_hard_wire_224;
nt_hard_wire_225;
nt_hard_wire_226;
nt_hard_wire_227;
nt_hard_wire_228;
nt_hard_wire_229;
nt_hard_wire_230;
nt_hard_wire_231;
nt_hard_wire_232;
nt_hard_wire_233;
nt_hard_wire_234;
nt_hard_wire_235;
nt_hard_wire_236;
nt_hard_wire_237;
nt_hard_wire_238;
nt_hard_wire_239;
nt_hard_wire_240;
nt_hard_wire_241;
nt_hard_wire_242;
nt_hard_wire_243;
nt_hard_wire_244;
nt_hard_wire_245;
nt_hard_wire_246;
nt_hard_wire_247;
nt_hard_wire_248;
nt_hard_wire_249;
nt_hard_wire_250;
nt_hard_wire_251;
nt_hard_wire_252;
nt_hard_wire_253;
nt_hard_wire_254;
nt_hard_wire_255;
nt_hard_wire_256;
nt_hard_wire_257;
nt_i_CHASSIS_ID0_N;
nt_i_CHASSIS_ID1_N;
nt_i_CLK_C42_IN_25M;
nt_i_CPLD_M_S_EXCHANGE_S1;
nt_i_CPLD_M_S_SGPIO_CLK;
nt_i_CPLD_M_S_SGPIO_LD_N;
nt_i_CPLD_M_S_SGPIO_MOSI;
nt_i_CPU0_D0_I2C1_PE_STRAP_SCL;
nt_i_CPU0_D0_TEMP_OVER;
nt_i_CPU0_D0_UART1_TX;
nt_i_CPU0_D0_UART_SOUT;
nt_i_CPU0_D1_TEMP_OVER;
nt_i_CPU0_MCIO0_CABLE_ID0_R;
nt_i_CPU0_MCIO0_CABLE_ID1_R;
nt_i_CPU0_MCIO2_CABLE_ID0_R;
nt_i_CPU0_MCIO2_CABLE_ID1_R;
nt_i_CPU0_MCIO3_CABLE_ID0_R;
nt_i_CPU0_MCIO3_CABLE_ID1_R;
nt_i_CPU1_D0_TEMP_OVER;
nt_i_CPU1_D0_UART1_TX;
nt_i_CPU1_D0_UART_SOUT;
nt_i_CPU1_D1_TEMP_OVER;
nt_i_CPU1_MCIO0_CABLE_ID0_R;
nt_i_CPU1_MCIO0_CABLE_ID1_R;
nt_i_CPU1_MCIO2_CABLE_ID0_R;
nt_i_CPU1_MCIO2_CABLE_ID1_R;
nt_i_CPU1_MCIO3_CABLE_ID0_R;
nt_i_CPU1_MCIO3_CABLE_ID1_R;
nt_i_CPU_NVME0_PRSNT_N;
nt_i_CPU_NVME1_PRSNT_N;
nt_i_CPU_NVME4_PRSNT_N;
nt_i_CPU_NVME5_PRSNT_N;
nt_i_CPU_NVME6_PRSNT_N;
nt_i_CPU_NVME7_PRSNT_N;
nt_i_CPU_NVME10_PRSNT_N;
nt_i_CPU_NVME11_PRSNT_N;
nt_i_CPU_NVME14_PRSNT_N;
nt_i_CPU_NVME15_PRSNT_N;
nt_i_CPU_NVME16_PRSNT_N;
nt_i_CPU_NVME17_PRSNT_N;
nt_i_FAN_SNS_ALERT;
nt_i_JACK_CPU0_D0_UART_SIN;
nt_i_JACK_CPU0_UART1_RX;
nt_i_JACK_CPU1_D0_UART_SIN;
nt_i_JACK_CPU1_UART1_RX;
nt_i_MB_CB_RISER1_PRSNT0_N;
nt_i_MB_CB_RISER2_PRSNT0_N;
nt_i_P12V_STBY_SNS_ALERT;
nt_i_PAL_BMC_NCSI_CLK_50M_R;
nt_i_PAL_BMC_SS_DATA_IN;
nt_i_PAL_BMC_UART4_TX;
nt_i_PAL_EXT_RST_N;
nt_i_PAL_LOM_FAN_ON_AUX_R;
nt_i_PAL_M2_0_PRSNT_N;
nt_i_PAL_M2_1_PRSNT_N;
nt_i_PAL_PWR_SW_IN_N;
nt_i_PAL_RISER1_MODE_R;
nt_i_PAL_RISER1_WIDTH_R;
nt_i_PAL_RISER2_MODE_R;
nt_i_PAL_RISER2_PRSNT_N;
nt_i_PAL_RISER2_WIDTH_R;
nt_i_PAL_UART4_OCP_DEBUG_RX;
nt_i_PAL_UPD72020_1_ALART;
nt_i_PAL_UPD72020_2_ALART;
nt_i_PCA_REVISION_0;
nt_i_PCA_REVISION_1;
nt_i_PCA_REVISION_2;
nt_i_PCB_REVISION_0;
nt_i_PCB_REVISION_1;
nt_i_SW_1;
nt_i_SW_2;
nt_i_SW_3;
nt_i_SW_4;
nt_i_SW_5;
nt_i_SW_6;
nt_i_SW_7;
nt_i_SW_8;
nt_io_BMC_I2C3_PAL_S_SDA1_R;
nt_io_CPU0_D0_I2C1_PE_STRAP_SDA;
nt_io_CPU1_D0_I2C1_PE_STRAP_SDA;
nt_io_MCIO_PWR_EN0_R;
nt_io_MCIO_PWR_EN2_R;
nt_io_MCIO_PWR_EN3_R;
nt_io_MCIO_PWR_EN5_R;
nt_io_MCIO_PWR_EN7_R;
nt_io_MCIO_PWR_EN8_R;
nt_o_CPLD_M_S_SGPIO1_MISO_R;
nt_o_CPLD_M_S_SGPIO_MISO_R;
nt_o_CPU0_D1_UART1_RX;
nt_o_CPU0_RISER1_9548_RST_N_R;
nt_o_CPU1_D1_UART1_RX;
nt_o_CPU1_RISER2_9548_RST_N_R;
nt_o_DB9_TOD_UART_TX;
nt_o_DBG_CPU0_UART1_TX_CONN_R;
nt_o_DBG_PAL_BMC_UART1_TX_CONN_R;
nt_o_DB_UART_TX_R;
nt_o_LEAR_CPU0_UART1_TX;
nt_o_LED1_N;
nt_o_LED2_N;
nt_o_LED3_N;
nt_o_LED4_N;
nt_o_LED5_N;
nt_o_LED6_N;
nt_o_LED7_N;
nt_o_LED8_N;
nt_o_N0_100M;
nt_o_N0_1000M;
nt_o_N0_ACT;
nt_o_N1_100M;
nt_o_N1_1000M;
nt_o_N1_ACT;
nt_o_P5V_USB2_EN;
nt_o_PAL_BMC_SS_CLK;
nt_o_PAL_BMC_SS_DATA_OUT;
nt_o_PAL_BMC_SS_LOAD_N;
nt_o_PAL_CPU1_I3C_SPD_SEL;
nt_o_PAL_GPU4_EFUSE_EN_R;
nt_o_PAL_LED_HEL_GR_R;
nt_o_PAL_LED_HEL_RED_R;
nt_o_PAL_LED_PWRBTN_AMB_R;
nt_o_PAL_LED_PWRBTN_GR_R;
nt_o_PAL_LED_UID_R;
nt_o_PAL_M2_PWR_EN_R;
nt_o_PAL_OCP_NCSI_SW_EN_N_R;
nt_o_PAL_P1V1_STBY_EN_R;
nt_o_PAL_RISER1_SS_LD_N;
nt_o_PAL_RISER2_SS_CLK;
nt_o_PAL_RISER2_SS_LD_N;
nt_o_PAL_RST_TCM_N_R;
nt_o_PAL_SPI_SELECT_R;
nt_o_PAL_SPI_SWITCH_EN_R;
nt_o_PAL_TEST_BAT_EN;
nt_o_PAL_UPD1_PERST_N_R;
nt_o_PAL_UPD2_PONRST_N_R;
nt_o_RISER1_SELECT;
nt_o_RISER1_SWITCH_EN;
nt_o_RISER_AUX_TOD_UART1_TXD;
nt_o_RISER_AUX_TOD_UART2_TXD;
nt_o_RST_I2C1_MUX_N_R;
nt_o_RST_I2C2_MUX_N_R;
nt_o_RST_I2C3_MUX_N_R;
nt_o_RST_I2C4_1_MUX_N_R;
nt_o_RST_I2C4_2_MUX_N_R;
nt_o_RST_I2C5_MUX_N_R;
nt_o_RST_I2C12_MUX_N_R;
nt_o_RST_I2C13_MUX_N_R;
nt_o_RST_I2C_BMC_9548_MUX_N_R;
nt_o_Riser1_TOD_UART_TXD_R;
nt_o_Riser2_TOD_UART_TXD_R;
nt_o_UART0_CPU_LOG_TX;
nt_o_UART2_PAL_OCP_TX_R;
ntclkbufg_0;
ntioldly_0;
ntioldly_1;
ntioldly_2;
ntioldly_3;
ntioldly_4;
ntioldly_5;
ntioldly_6;
ntioldly_7;
ntioldly_8;
ntioldly_9;
ntioldly_10;
ntioldly_11;
ntioldly_12;
ntioldly_13;
ntioldly_14;
ntioldly_15;
ntioldly_16;
ntioldly_17;
ntioldly_18;
ntioldly_19;
ntioldly_20;
ntioldly_21;
ntioldly_22;
ntioldly_23;
ntioldly_24;
ntioldly_25;
ntioldly_26;
ntioldly_27;
ntioldly_28;
ntioldly_29;
ntioldly_30;
ntioldly_31;
ntioldly_32;
ntioldly_33;
ntioldly_34;
ntioldly_35;
ntioldly_36;
ntioldly_37;
ntioldly_38;
ntioldly_39;
ntioldly_40;
ntioldly_41;
ntioldly_42;
ntioldly_43;
ntioldly_44;
ntioldly_45;
ntioldly_46;
ntioldly_47;
ntioldly_48;
ntioldly_49;
ntioldly_50;
ntioldly_51;
ntioldly_52;
ntioldly_53;
ntioldly_54;
ntioldly_55;
ntioldly_56;
ntioldly_57;
ntioldly_58;
ntioldly_59;
ntioldly_60;
ntioldly_61;
ntioldly_62;
ntioldly_63;
ntioldly_64;
ntioldly_65;
ntioldly_66;
ntioldly_67;
ntioldly_68;
ntioldly_69;
ntioldly_70;
ntioldly_71;
ntioldly_72;
ntioldly_73;
ntioldly_74;
ntioldly_75;
ntioldly_76;
ntioldly_77;
ntioldly_78;
ntioldly_79;
ntioldly_80;
ntioldly_81;
ntioldly_82;
ntioldly_83;
ntioldly_84;
ntioldly_85;
ntioldly_86;
ntioldly_87;
ntioldly_88;
ntioldly_89;
ntioldly_90;
ntioldly_91;
ntioldly_92;
ntioldly_93;
ntioldly_94;
ntioldly_95;
ntioldly_96;
ntioldly_97;
ntioldly_98;
ntioldly_99;
ntioldly_100;
ntioldly_101;
ntioldly_102;
ntioldly_103;
ntioldly_104;
ntioldly_105;
ntioldly_106;
ntioldly_107;
ntioldly_108;
ntioldly_109;
ntioldly_110;
ntioldly_111;
ntioldly_112;
ntioldly_113;
ntioldly_114;
ntioldly_115;
ntioldly_116;
ntioldly_117;
ntioldly_118;
ntioldly_119;
ntioldly_120;
ntioldly_121;
ntioldly_122;
ntioldly_123;
ntioldly_124;
ntioldly_125;
ntioldly_126;
ntioldly_127;
ntioldly_128;
ntioldly_129;
ntioldly_130;
ntioldly_131;
ntioldly_132;
ntioldly_133;
ntioldly_134;
ntioldly_135;
ntioldly_136;
ntioldly_137;
ntioldly_138;
ntioldly_139;
ntioldly_140;
ntioldly_141;
ntioldly_142;
ntioldly_143;
ntioldly_144;
ntioldly_145;
ntioldly_146;
ntioldly_147;
ntioldly_148;
ntioldly_149;
ntioldly_150;
ntioldly_151;
ntioldly_152;
ntioldly_153;
ntioldly_154;
ntioldly_155;
ntioldly_156;
ntioldly_157;
ntioldly_158;
ntioldly_159;
ntioldly_160;
ntioldly_161;
ntioldly_162;
ntioldly_163;
ntioldly_164;
ntioldly_165;
ntioldly_166;
ntioldly_167;
ntioldly_168;
ntioldly_169;
ntioldly_170;
ntioldly_171;
ntioldly_172;
ntioldly_173;
ntioldly_174;
o_CPLD_M_S_EXCHANGE_S2;
o_CPLD_M_S_EXCHANGE_S2_obuf/ntO;
o_CPLD_M_S_SGPIO1_MISO_R/ntO;
o_CPLD_M_S_SGPIO1_MISO_R/ntT;
o_CPLD_M_S_SGPIO_MISO_R;
o_CPLD_M_S_SGPIO_MISO_R_obuf/ntO;
o_CPU0_D0_UART1_RX;
o_CPU0_D0_UART1_RX_obuf/ntO;
o_CPU0_D0_UART_SIN;
o_CPU0_D0_UART_SIN_obuf/ntO;
o_CPU0_D1_UART1_RX/ntO;
o_CPU0_D1_UART1_RX/ntT;
o_CPU0_RISER1_9548_RST_N_R;
o_CPU0_RISER1_9548_RST_N_R_obuf/ntO;
o_CPU1_D0_UART1_RX;
o_CPU1_D0_UART1_RX_obuf/ntO;
o_CPU1_D0_UART_SIN;
o_CPU1_D0_UART_SIN_obuf/ntO;
o_CPU1_D1_UART1_RX/ntO;
o_CPU1_D1_UART1_RX/ntT;
o_CPU1_RISER2_9548_RST_N_R;
o_CPU1_RISER2_9548_RST_N_R_obuf/ntO;
o_CPU_MCIO0_GPU_THROTTLE_N_R;
o_CPU_MCIO0_GPU_THROTTLE_N_R_obuf/ntO;
o_CPU_MCIO2_GPU_THROTTLE_N_R;
o_CPU_MCIO2_GPU_THROTTLE_N_R_obuf/ntO;
o_CPU_MCIO3_GPU_THROTTLE_N_R;
o_CPU_MCIO3_GPU_THROTTLE_N_R_obuf/ntO;
o_CPU_MCIO5_GPU_THROTTLE_N_R;
o_CPU_MCIO5_GPU_THROTTLE_N_R_obuf/ntO;
o_CPU_MCIO7_GPU_THROTTLE_N_R;
o_CPU_MCIO7_GPU_THROTTLE_N_R_obuf/ntO;
o_CPU_MCIO8_GPU_THROTTLE_N_R;
o_CPU_MCIO8_GPU_THROTTLE_N_R_obuf/ntO;
o_DB9_TOD_UART_TX/ntO;
o_DB9_TOD_UART_TX/ntT;
o_DBG_CPU0_UART1_TX_CONN_R/ntO;
o_DBG_CPU0_UART1_TX_CONN_R/ntT;
o_DBG_PAL_BMC_UART1_TX_CONN_R/ntO;
o_DBG_PAL_BMC_UART1_TX_CONN_R/ntT;
o_DB_UART_TX_R/ntO;
o_DB_UART_TX_R/ntT;
o_JACK_CPU0_D0_UART_SOUT;
o_JACK_CPU0_D0_UART_SOUT_obuf/ntO;
o_JACK_CPU0_UART1_TX;
o_JACK_CPU0_UART1_TX_obuf/ntO;
o_JACK_CPU1_D0_UART_SOUT;
o_JACK_CPU1_D0_UART_SOUT_obuf/ntO;
o_JACK_CPU1_UART1_TX;
o_JACK_CPU1_UART1_TX_obuf/ntO;
o_LEAR_CPU0_UART1_TX/ntO;
o_LEAR_CPU0_UART1_TX/ntT;
o_LED1_N;
o_LED1_N_obuf/ntO;
o_LED2_N;
o_LED2_N_obuf/ntO;
o_LED3_N;
o_LED3_N_obuf/ntO;
o_LED4_N;
o_LED4_N_obuf/ntO;
o_LED5_N;
o_LED5_N_obuf/ntO;
o_LED6_N;
o_LED6_N_obuf/ntO;
o_LED7_N;
o_LED7_N_obuf/ntO;
o_LED8_N;
o_LED8_N_obuf/ntO;
o_MCIO11_RISER1_PERST2_N;
o_MCIO11_RISER1_PERST2_N_obuf/ntO;
o_N0_100M_tri/ntO;
o_N0_100M_tri/ntT;
o_N0_1000M_tri/ntO;
o_N0_1000M_tri/ntT;
o_N0_ACT_tri/ntO;
o_N0_ACT_tri/ntT;
o_N1_100M_tri/ntO;
o_N1_100M_tri/ntT;
o_N1_1000M_tri/ntO;
o_N1_1000M_tri/ntT;
o_N1_ACT_tri/ntO;
o_N1_ACT_tri/ntT;
o_P5V_USB2_EN;
o_P5V_USB2_EN_obuf/ntO;
o_PAL_BMC_SS_CLK;
o_PAL_BMC_SS_CLK_obuf/ntO;
o_PAL_BMC_SS_DATA_OUT;
o_PAL_BMC_SS_DATA_OUT_obuf/ntO;
o_PAL_BMC_SS_LOAD_N;
o_PAL_BMC_SS_LOAD_N_obuf/ntO;
o_PAL_BMC_UART1_RX;
o_PAL_BMC_UART1_RX_obuf/ntO;
o_PAL_BMC_UART4_RX;
o_PAL_BMC_UART4_RX_obuf/ntO;
o_PAL_CK440_OE_N_R;
o_PAL_CK440_OE_N_R_obuf/ntO;
o_PAL_CPU0_I3C_SPD_SEL;
o_PAL_CPU0_I3C_SPD_SEL_obuf/ntO;
o_PAL_CPU1_I3C_SPD_SEL;
o_PAL_CPU1_I3C_SPD_SEL_obuf/ntO;
o_PAL_DB800_1_OE_N_R;
o_PAL_DB800_1_OE_N_R_obuf/ntO;
o_PAL_DB800_1_PD_R;
o_PAL_DB800_1_PD_R_obuf/ntO;
o_PAL_DB2000_1_OE_N_R;
o_PAL_DB2000_1_OE_N_R_obuf/ntO;
o_PAL_DB2000_1_PD_R;
o_PAL_DB2000_1_PD_R_obuf/ntO;
o_PAL_GPU1_EFUSE_EN_R;
o_PAL_GPU1_EFUSE_EN_R_obuf/ntO;
o_PAL_GPU2_EFUSE_EN_R;
o_PAL_GPU2_EFUSE_EN_R_obuf/ntO;
o_PAL_GPU3_EFUSE_EN_R;
o_PAL_GPU3_EFUSE_EN_R_obuf/ntO;
o_PAL_GPU4_EFUSE_EN_R;
o_PAL_GPU4_EFUSE_EN_R_obuf/ntO;
o_PAL_LED_HEL_GR_R;
o_PAL_LED_HEL_GR_R_obuf/ntO;
o_PAL_LED_HEL_RED_R;
o_PAL_LED_HEL_RED_R_obuf/ntO;
o_PAL_LED_PWRBTN_AMB_R/ntO;
o_PAL_LED_PWRBTN_AMB_R/ntT;
o_PAL_LED_PWRBTN_GR_R/ntO;
o_PAL_LED_PWRBTN_GR_R/ntT;
o_PAL_LED_UID_R;
o_PAL_LED_UID_R_obuf/ntO;
o_PAL_M2_0_PERST_N_R;
o_PAL_M2_0_PERST_N_R_obuf/ntO;
o_PAL_M2_1_PERST_N_R;
o_PAL_M2_1_PERST_N_R_obuf/ntO;
o_PAL_M2_PWR_EN_R;
o_PAL_M2_PWR_EN_R_obuf/ntO;
o_PAL_OCP1_SS_CLK_R;
o_PAL_OCP_NCSI_CLK_50M_R;
o_PAL_OCP_NCSI_CLK_50M_R_obuf/ntO;
o_PAL_OCP_NCSI_SW_EN_N_R;
o_PAL_OCP_NCSI_SW_EN_N_R_obuf/ntO;
o_PAL_P1V1_STBY_EN_R;
o_PAL_P1V1_STBY_EN_R_obuf/ntO;
o_PAL_P12V_STBY_EFUSE_EN_R;
o_PAL_P12V_STBY_EFUSE_EN_R_obuf/ntO;
o_PAL_RISER1_SLOT_PERST_N_R;
o_PAL_RISER1_SLOT_PERST_N_R_obuf/ntO;
o_PAL_RISER1_SS_CLK;
o_PAL_RISER1_SS_CLK_obuf/ntO;
o_PAL_RISER1_SS_LD_N;
o_PAL_RISER1_SS_LD_N_obuf/ntO;
o_PAL_RISER2_SLOT_PERST_N_R;
o_PAL_RISER2_SLOT_PERST_N_R_obuf/ntO;
o_PAL_RISER2_SS_CLK;
o_PAL_RISER2_SS_CLK_obuf/ntO;
o_PAL_RISER2_SS_LD_N;
o_PAL_RISER2_SS_LD_N_obuf/ntO;
o_PAL_RJ45_1_100M_LED;
o_PAL_RJ45_1_100M_LED_obuf/ntO;
o_PAL_RJ45_1_1000M_LED;
o_PAL_RJ45_1_1000M_LED_obuf/ntO;
o_PAL_RJ45_1_ACT_LED;
o_PAL_RJ45_1_ACT_LED_obuf/ntO;
o_PAL_RJ45_2_100M_LED;
o_PAL_RJ45_2_100M_LED_obuf/ntO;
o_PAL_RJ45_2_1000M_LED;
o_PAL_RJ45_2_1000M_LED_obuf/ntO;
o_PAL_RJ45_2_ACT_LED;
o_PAL_RJ45_2_ACT_LED_obuf/ntO;
o_PAL_RST_TCM_N_R/ntO;
o_PAL_RST_TCM_N_R/ntT;
o_PAL_SPI_SELECT_R;
o_PAL_SPI_SELECT_R_obuf/ntO;
o_PAL_SPI_SWITCH_EN_R;
o_PAL_SPI_SWITCH_EN_R_obuf/ntO;
o_PAL_TEST_BAT_EN;
o_PAL_TEST_BAT_EN_obuf/ntO;
o_PAL_THROTTLE_RISER1_R;
o_PAL_THROTTLE_RISER1_R_obuf/ntO;
o_PAL_THROTTLE_RISER2_R;
o_PAL_THROTTLE_RISER2_R_obuf/ntO;
o_PAL_UART4_OCP_DEBUG_TX;
o_PAL_UART4_OCP_DEBUG_TX_obuf/ntO;
o_PAL_UPD1_P1V1_EN_R;
o_PAL_UPD1_P1V1_EN_R_obuf/ntO;
o_PAL_UPD1_P3V3_EN_R;
o_PAL_UPD1_P3V3_EN_R_obuf/ntO;
o_PAL_UPD1_PERST_N_R;
o_PAL_UPD1_PERST_N_R_obuf/ntO;
o_PAL_UPD1_PONRST_N_R;
o_PAL_UPD1_PONRST_N_R_obuf/ntO;
o_PAL_UPD2_P1V1_EN_R;
o_PAL_UPD2_P1V1_EN_R_obuf/ntO;
o_PAL_UPD2_P3V3_EN_R;
o_PAL_UPD2_P3V3_EN_R_obuf/ntO;
o_PAL_UPD2_PERST_N_R;
o_PAL_UPD2_PERST_N_R_obuf/ntO;
o_PAL_UPD2_PONRST_N_R;
o_PAL_UPD2_PONRST_N_R_obuf/ntO;
o_PAL_WX1860_NCSI_CLK_50M_R;
o_PAL_WX1860_NCSI_CLK_50M_R_obuf/ntO;
o_PAL_WX1860_NCSI_SW_EN_N_R;
o_PAL_WX1860_NCSI_SW_EN_N_R_obuf/ntO;
o_RISER1_SELECT/ntO;
o_RISER1_SELECT/ntT;
o_RISER1_SWITCH_EN/ntO;
o_RISER1_SWITCH_EN/ntT;
o_RISER_AUX_TOD_UART1_TXD/ntO;
o_RISER_AUX_TOD_UART1_TXD/ntT;
o_RISER_AUX_TOD_UART2_TXD/ntO;
o_RISER_AUX_TOD_UART2_TXD/ntT;
o_RST_I2C1_MUX_N_R;
o_RST_I2C1_MUX_N_R_obuf/ntO;
o_RST_I2C2_MUX_N_R;
o_RST_I2C2_MUX_N_R_obuf/ntO;
o_RST_I2C3_MUX_N_R;
o_RST_I2C3_MUX_N_R_obuf/ntO;
o_RST_I2C4_1_MUX_N_R;
o_RST_I2C4_1_MUX_N_R_obuf/ntO;
o_RST_I2C4_2_MUX_N_R;
o_RST_I2C4_2_MUX_N_R_obuf/ntO;
o_RST_I2C5_MUX_N_R;
o_RST_I2C5_MUX_N_R_obuf/ntO;
o_RST_I2C12_MUX_N_R;
o_RST_I2C12_MUX_N_R_obuf/ntO;
o_RST_I2C13_MUX_N_R;
o_RST_I2C13_MUX_N_R_obuf/ntO;
o_RST_I2C_BMC_9548_MUX_N_R;
o_RST_I2C_BMC_9548_MUX_N_R_obuf/ntO;
o_Riser1_TOD_UART_TXD_R/ntO;
o_Riser1_TOD_UART_TXD_R/ntT;
o_Riser2_TOD_UART_TXD_R/ntO;
o_Riser2_TOD_UART_TXD_R/ntT;
o_UART0_CPU_LOG_TX/ntO;
o_UART0_CPU_LOG_TX/ntT;
o_UART2_PAL_OCP_TX_R/ntO;
o_UART2_PAL_OCP_TX_R/ntT;
o_USB2_SW_SEL_R;
o_USB2_SW_SEL_R_obuf/ntO;
pal_p3v3_stby_pgd_inv;
pll_inst/u_pll_e2/ntpllinmuxd_c;
pll_lock;
pon_reset_inst/master_reset_n_inv;
pon_reset_n;
pvt_gpi_ocp1_inst/N13;
pvt_gpi_ocp1_inst/_N4282;
pvt_gpi_ocp1_inst/_N4283;
pvt_gpi_ocp1_inst/_N4284;
pvt_gpi_ocp1_inst/_N4289;
pvt_gpi_ocp1_inst/_N4291;
pvt_gpi_ocp1_inst/par_load_in_n;
pvt_gpi_riser1_inst/N96;
pvt_gpi_riser1_inst/_N3588;
pvt_gpi_riser1_inst/gated_clk_ena;
pvt_gpi_riser2_inst/N96;
pvt_gpi_riser2_inst/_N3987;
pvt_gpi_riser2_inst/_N3991;
pvt_gpi_riser2_inst/_N5025;
pvt_gpi_riser2_inst/gated_clk_ena;
pvt_gpi_riser2_inst/reset_n_inv;
t1s_tick;
t1us_tick;
t16us_tick;
t64ms_tick;
t128ms_tick;
t512us_tick;
timer_gen_inst/N62;
timer_gen_inst/N74;
timer_gen_inst/N121;
timer_gen_inst/_N209;
timer_gen_inst/_N465;
timer_gen_inst/_N467;
timer_gen_inst/_N561;
timer_gen_inst/_N563;
timer_gen_inst/_N565;
timer_gen_inst/_N567;
timer_gen_inst/_N569;
timer_gen_inst/_N571;
timer_gen_inst/_N4034;
timer_gen_inst/_N4873;
timer_gen_inst/_N4881;
timer_gen_inst/t32us_e;
timer_gen_inst/t64ms_tick;
uart_master_u1/N134;
uart_master_u1/N227;
uart_master_u1/N233;
uart_master_u1/N296;
uart_master_u1/N302;
uart_master_u1/N310;
uart_master_u1/N328;
uart_master_u1/N331;
uart_master_u1/N332;
uart_master_u1/N353;
uart_master_u1/N383;
uart_master_u1/N395;
uart_master_u1/_N24;
uart_master_u1/_N37;
uart_master_u1/_N225;
uart_master_u1/_N470;
uart_master_u1/_N472;
uart_master_u1/_N3600;
uart_master_u1/_N4074;
uart_master_u1/_N4075;
uart_master_u1/_N4076;
uart_master_u1/_N4077;
uart_master_u1/_N4079;
uart_master_u1/_N4921;
uart_master_u1/_N5112;
uart_master_u1/read_flag;
uart_master_u1/ser_data;
uart_master_u1/ser_data_out_tri_enable;
uart_master_u2/N134;
uart_master_u2/N227;
uart_master_u2/N233;
uart_master_u2/N296;
uart_master_u2/N302;
uart_master_u2/N310;
uart_master_u2/N328;
uart_master_u2/N331;
uart_master_u2/N332;
uart_master_u2/N353;
uart_master_u2/N383;
uart_master_u2/N395;
uart_master_u2/_N24;
uart_master_u2/_N37;
uart_master_u2/_N245;
uart_master_u2/_N476;
uart_master_u2/_N478;
uart_master_u2/_N3613;
uart_master_u2/_N4097;
uart_master_u2/_N4098;
uart_master_u2/_N4099;
uart_master_u2/_N4100;
uart_master_u2/_N4102;
uart_master_u2/_N4928;
uart_master_u2/_N5132;
uart_master_u2/read_flag;
uart_master_u2/ser_data;
uart_master_u2/ser_data_out_tri_enable;
uart_master_u3.ser_data_tri/ntI;
uart_master_u3.ser_data_tri/ntO;
uart_master_u3.ser_data_tri/ntT;
uart_master_u3/N134;
uart_master_u3/N227;
uart_master_u3/N296;
uart_master_u3/N302;
uart_master_u3/N310;
uart_master_u3/N328;
uart_master_u3/N331;
uart_master_u3/N332;
uart_master_u3/N353;
uart_master_u3/N383;
uart_master_u3/N395;
uart_master_u3/_N24;
uart_master_u3/_N37;
uart_master_u3/_N269;
uart_master_u3/_N482;
uart_master_u3/_N484;
uart_master_u3/_N3626;
uart_master_u3/_N4115;
uart_master_u3/_N4116;
uart_master_u3/_N4117;
uart_master_u3/_N4118;
uart_master_u3/_N4120;
uart_master_u3/_N4934;
uart_master_u3/_N5005;
uart_master_u3/_N5100;
uart_master_u3/read_flag;
uart_master_u3/ser_data_out_tri_enable;
uart_master_u5.ser_data_tri/ntI;
uart_master_u5.ser_data_tri/ntO;
uart_master_u5.ser_data_tri/ntT;
uart_master_u5/N134;
uart_master_u5/N227;
uart_master_u5/N296;
uart_master_u5/N302;
uart_master_u5/N310;
uart_master_u5/N328;
uart_master_u5/N331;
uart_master_u5/N332;
uart_master_u5/N353;
uart_master_u5/N383;
uart_master_u5/N395;
uart_master_u5/_N24;
uart_master_u5/_N37;
uart_master_u5/_N289;
uart_master_u5/_N488;
uart_master_u5/_N490;
uart_master_u5/_N3639;
uart_master_u5/_N4135;
uart_master_u5/_N4136;
uart_master_u5/_N4137;
uart_master_u5/_N4138;
uart_master_u5/_N4140;
uart_master_u5/_N4939;
uart_master_u5/_N5021;
uart_master_u5/_N5106;
uart_master_u5/read_flag;
uart_master_u5/ser_data_out_tri_enable;
uart_master_u5/ser_data_tri_en_1;
uart_master_u6.ser_data_tri/ntI;
uart_master_u6.ser_data_tri/ntO;
uart_master_u6.ser_data_tri/ntT;
uart_master_u6/N134;
uart_master_u6/N227;
uart_master_u6/N296;
uart_master_u6/N302;
uart_master_u6/N310;
uart_master_u6/N328;
uart_master_u6/N331;
uart_master_u6/N332;
uart_master_u6/N353;
uart_master_u6/N383;
uart_master_u6/N395;
uart_master_u6/_N24;
uart_master_u6/_N37;
uart_master_u6/_N309;
uart_master_u6/_N494;
uart_master_u6/_N496;
uart_master_u6/_N3660;
uart_master_u6/_N4152;
uart_master_u6/_N4153;
uart_master_u6/_N4154;
uart_master_u6/_N4155;
uart_master_u6/_N4157;
uart_master_u6/_N4944;
uart_master_u6/_N5023;
uart_master_u6/_N5092;
uart_master_u6/read_flag;
uart_master_u6/ser_data_out_tri_enable;
uart_master_u6/ser_data_tri_en_1;
uart_master_u7/N134;
uart_master_u7/N227;
uart_master_u7/N233;
uart_master_u7/N296;
uart_master_u7/N302;
uart_master_u7/N310;
uart_master_u7/N328;
uart_master_u7/N331;
uart_master_u7/N332;
uart_master_u7/N353;
uart_master_u7/N383;
uart_master_u7/N395;
uart_master_u7/_N24;
uart_master_u7/_N37;
uart_master_u7/_N329;
uart_master_u7/_N500;
uart_master_u7/_N502;
uart_master_u7/_N3676;
uart_master_u7/_N4174;
uart_master_u7/_N4175;
uart_master_u7/_N4176;
uart_master_u7/_N4177;
uart_master_u7/_N4179;
uart_master_u7/_N4950;
uart_master_u7/_N5126;
uart_master_u7/read_flag;
uart_master_u7/ser_data;
uart_master_u7/ser_data_out_tri_enable;
uart_master_u10.ser_data_tri/ntI;
uart_master_u10.ser_data_tri/ntO;
uart_master_u10.ser_data_tri/ntT;
uart_master_u10/N134;
uart_master_u10/N227;
uart_master_u10/N296;
uart_master_u10/N302;
uart_master_u10/N310;
uart_master_u10/N328;
uart_master_u10/N331;
uart_master_u10/N332;
uart_master_u10/N353;
uart_master_u10/N383;
uart_master_u10/N395;
uart_master_u10/_N24;
uart_master_u10/_N37;
uart_master_u10/_N369;
uart_master_u10/_N506;
uart_master_u10/_N508;
uart_master_u10/_N3689;
uart_master_u10/_N4191;
uart_master_u10/_N4192;
uart_master_u10/_N4193;
uart_master_u10/_N4194;
uart_master_u10/_N4196;
uart_master_u10/_N4958;
uart_master_u10/_N5007;
uart_master_u10/_N5142;
uart_master_u10/read_flag;
uart_master_u10/ser_data_out_tri_enable;
uart_master_u11.ser_data_tri/ntI;
uart_master_u11.ser_data_tri/ntO;
uart_master_u11.ser_data_tri/ntT;
uart_master_u11/N134;
uart_master_u11/N227;
uart_master_u11/N296;
uart_master_u11/N302;
uart_master_u11/N310;
uart_master_u11/N328;
uart_master_u11/N331;
uart_master_u11/N332;
uart_master_u11/N353;
uart_master_u11/N383;
uart_master_u11/N395;
uart_master_u11/_N24;
uart_master_u11/_N37;
uart_master_u11/_N389;
uart_master_u11/_N512;
uart_master_u11/_N514;
uart_master_u11/_N3706;
uart_master_u11/_N4208;
uart_master_u11/_N4209;
uart_master_u11/_N4210;
uart_master_u11/_N4211;
uart_master_u11/_N4213;
uart_master_u11/_N4963;
uart_master_u11/_N5013;
uart_master_u11/_N5118;
uart_master_u11/read_flag;
uart_master_u11/ser_data_out_tri_enable;
uart_master_u11/ser_data_tri_en_1;
uart_master_u12.ser_data_tri/ntI;
uart_master_u12.ser_data_tri/ntO;
uart_master_u12.ser_data_tri/ntT;
uart_master_u12/N134;
uart_master_u12/N227;
uart_master_u12/N296;
uart_master_u12/N302;
uart_master_u12/N310;
uart_master_u12/N328;
uart_master_u12/N331;
uart_master_u12/N332;
uart_master_u12/N353;
uart_master_u12/N383;
uart_master_u12/N395;
uart_master_u12/_N24;
uart_master_u12/_N37;
uart_master_u12/_N79;
uart_master_u12/_N544;
uart_master_u12/_N546;
uart_master_u12/_N3574;
uart_master_u12/_N4056;
uart_master_u12/_N4057;
uart_master_u12/_N4058;
uart_master_u12/_N4059;
uart_master_u12/_N4061;
uart_master_u12/_N4917;
uart_master_u12/_N5009;
uart_master_u12/_N5086;
uart_master_u12/read_flag;
uart_master_u12/ser_data_out_tri_enable;
uart_master_u12/ser_data_tri_en_1;
w_bmc_active1_n;
wrdata_en;
FanControl_m/m_WDT3/r_wdt_cnt [0];
FanControl_m/m_WDT3/r_wdt_cnt [1];
FanControl_m/m_WDT3/r_wdt_cnt [2];
FanControl_m/m_WDT3/r_wdt_cnt [3];
FanControl_m/m_WDT3/r_wdt_cnt [4];
FanControl_m/m_WDT3/r_wdt_cnt [5];
FanControl_m/m_WDT3/r_wdt_cnt [6];
FanControl_m/m_WDT3/r_wdt_cnt [7];
FanControl_m/m_WDT3/r_wdt_cnt [8];
FanControl_m/m_WDT3/r_wdt_cnt [9];
bios_read_rtc[0];
bmccpld_to_mbcpld_s2p_data[1];
bmccpld_to_mbcpld_s2p_data[2];
bmccpld_to_mbcpld_s2p_data[3];
bmccpld_to_mbcpld_s2p_data[4];
bmccpld_to_mbcpld_s2p_data[5];
bmccpld_to_mbcpld_s2p_data[6];
bmccpld_to_mbcpld_s2p_data[7];
bmccpld_to_mbcpld_s2p_data[8];
bmccpld_to_mbcpld_s2p_data[9];
bmccpld_to_mbcpld_s2p_data[10];
bmccpld_to_mbcpld_s2p_data[11];
bmccpld_to_mbcpld_s2p_data[12];
bmccpld_to_mbcpld_s2p_data[13];
bmccpld_to_mbcpld_s2p_data[14];
bmccpld_to_mbcpld_s2p_data[15];
bmccpld_to_mbcpld_s2p_data[16];
bmccpld_to_mbcpld_s2p_data[42];
bmccpld_to_mbcpld_s2p_data[43];
bmccpld_to_mbcpld_s2p_data[44];
bmccpld_to_mbcpld_s2p_data[45];
bmccpld_to_mbcpld_s2p_data[46];
bmccpld_to_mbcpld_s2p_data[47];
bmccpld_to_mbcpld_s2p_data[50];
bmccpld_to_mbcpld_s2p_data[59];
bmccpld_to_mbcpld_s2p_data[60];
bmccpld_to_mbcpld_s2p_data[61];
bmccpld_to_mbcpld_s2p_data[62];
bmccpld_to_mbcpld_s2p_data[63];
bmccpld_to_mbcpld_s2p_data[64];
bmccpld_to_mbcpld_s2p_data[65];
db_inst_button/cnt[0] [0];
db_inst_button/cnt[0] [1];
db_inst_button/equal [0];
db_inst_button/nxt [0];
db_inst_button/nxt_s1 [0];
db_inst_pwrgood/cnt[0] [0];
db_inst_pwrgood/cnt[0] [1];
db_inst_pwrgood/cnt[0] [2];
db_inst_pwrgood/cnt[1] [0];
db_inst_pwrgood/cnt[1] [1];
db_inst_pwrgood/cnt[1] [2];
db_inst_pwrgood/cnt[2] [0];
db_inst_pwrgood/cnt[2] [1];
db_inst_pwrgood/cnt[2] [2];
db_inst_pwrgood/nxt [0];
db_inst_pwrgood/nxt [1];
db_inst_pwrgood/nxt [2];
db_inst_pwrgood/nxt_s1 [0];
db_inst_pwrgood/nxt_s1 [1];
db_inst_pwrgood/nxt_s1 [2];
db_intruder/cnt[0] [0];
db_intruder/cnt[0] [1];
db_intruder/cnt[0] [2];
db_intruder/equal [0];
db_intruder/nxt [0];
db_intruder/nxt_s1 [0];
db_pe_wake_inst/cnt[2] [0];
db_pe_wake_inst/cnt[2] [1];
db_pe_wake_inst/nxt [0];
db_pe_wake_inst/nxt_s1 [0];
inst_cmu_to_mb_s2p/cnt [0];
inst_cmu_to_mb_s2p/cnt [1];
inst_cmu_to_mb_s2p/cnt [2];
inst_cmu_to_mb_s2p/cnt [3];
inst_cmu_to_mb_s2p/cnt [4];
inst_cmu_to_mb_s2p/cnt [5];
inst_cmu_to_mb_s2p/cnt [6];
inst_cmu_to_mb_s2p/cnt [7];
inst_cmu_to_mb_s2p/cnt [8];
inst_cmu_to_mb_s2p/po_r [0];
inst_cmu_to_mb_s2p/po_r [1];
inst_cmu_to_mb_s2p/po_r [2];
inst_cmu_to_mb_s2p/po_r [3];
inst_cmu_to_mb_s2p/po_r [4];
inst_cmu_to_mb_s2p/po_r [5];
inst_cmu_to_mb_s2p/po_r [6];
inst_cmu_to_mb_s2p/po_r [7];
inst_cmu_to_mb_s2p/po_r [8];
inst_cmu_to_mb_s2p/po_r [9];
inst_cmu_to_mb_s2p/po_r [10];
inst_cmu_to_mb_s2p/po_r [11];
inst_cmu_to_mb_s2p/po_r [12];
inst_cmu_to_mb_s2p/po_r [13];
inst_cmu_to_mb_s2p/po_r [14];
inst_cmu_to_mb_s2p/po_r [15];
inst_cmu_to_mb_s2p/po_r [16];
inst_cmu_to_mb_s2p/po_r [42];
inst_cmu_to_mb_s2p/po_r [43];
inst_cmu_to_mb_s2p/po_r [44];
inst_cmu_to_mb_s2p/po_r [45];
inst_cmu_to_mb_s2p/po_r [46];
inst_cmu_to_mb_s2p/po_r [47];
inst_cmu_to_mb_s2p/po_r [50];
inst_cmu_to_mb_s2p/po_r [59];
inst_cmu_to_mb_s2p/po_r [60];
inst_cmu_to_mb_s2p/po_r [61];
inst_cmu_to_mb_s2p/po_r [62];
inst_cmu_to_mb_s2p/po_r [63];
inst_cmu_to_mb_s2p/po_r [64];
inst_cmu_to_mb_s2p/po_r [65];
inst_cmu_to_mb_s2p/si_r [0];
inst_cmu_to_mb_s2p/si_r [1];
inst_cmu_to_mb_s2p/tick_r [0];
inst_cmu_to_mb_s2p/tick_r [1];
inst_cmu_to_mb_s2p/tick_r [2];
inst_i2c_bios_reg/cpu0_die0_alloc [0];
inst_i2c_bios_reg/cpu0_die0_alloc [1];
inst_i2c_bios_reg/cpu0_die2_alloc [0];
inst_i2c_bios_reg/cpu0_die2_alloc [1];
inst_i2c_bios_reg/cpu0_die3_alloc [0];
inst_i2c_bios_reg/cpu0_die3_alloc [1];
inst_i2c_bios_reg/cpu0_die3_alloc [2];
inst_i2c_bios_reg/cpu0_die3_alloc [3];
inst_i2c_bios_reg/cpu1_die1_alloc [0];
inst_i2c_bios_reg/cpu1_die1_alloc [1];
inst_i2c_bios_reg/cpu1_die2_alloc [0];
inst_i2c_bios_reg/cpu1_die2_alloc [1];
inst_i2c_bios_reg/cpu1_die3_alloc [0];
inst_i2c_bios_reg/cpu1_die3_alloc [1];
inst_i2c_bios_reg/cpu1_die3_alloc [2];
inst_i2c_bios_reg/cpu1_die3_alloc [3];
inst_i2c_bios_reg/o_bios_read_rtc [1];
inst_i2c_bios_reg/o_bios_read_rtc [2];
inst_i2c_bios_reg/o_bios_read_rtc [3];
inst_i2c_bios_reg/o_bios_read_rtc [4];
inst_i2c_bios_reg/o_bios_read_rtc [5];
inst_i2c_bios_reg/o_bios_read_rtc [6];
inst_i2c_bios_reg/o_bios_read_rtc [7];
inst_i2c_bios_reg/o_usb_en [4];
inst_i2c_bios_reg/o_usb_en [5];
inst_i2c_bios_reg/o_usb_en [6];
inst_i2c_bios_reg/o_usb_en [7];
inst_i2c_inf/bit_cnt [0];
inst_i2c_inf/bit_cnt [1];
inst_i2c_inf/bit_cnt [2];
inst_i2c_inf/bit_cnt [3];
inst_i2c_inf/cpu_reg_datar [0];
inst_i2c_inf/cpu_reg_datar [1];
inst_i2c_inf/cpu_reg_datar [2];
inst_i2c_inf/cpu_reg_datar [3];
inst_i2c_inf/cpu_reg_datar [4];
inst_i2c_inf/cpu_reg_datar [5];
inst_i2c_inf/cpu_reg_datar [6];
inst_i2c_inf/cpu_reg_datar [7];
inst_i2c_inf/curr_state_reg [0];
inst_i2c_inf/curr_state_reg [1];
inst_i2c_inf/curr_state_reg [2];
inst_i2c_inf/curr_state_reg [3];
inst_i2c_inf/curr_state_reg [4];
inst_i2c_inf/curr_state_reg [5];
inst_i2c_inf/curr_state_reg [6];
inst_i2c_inf/scl_r [0];
inst_i2c_inf/scl_r [1];
inst_i2c_inf/scl_r [2];
inst_i2c_inf/sda_r [0];
inst_i2c_inf/sda_r [1];
inst_i2c_inf/sda_r [2];
inst_mb_to_cmu_p2s/cnt [0];
inst_mb_to_cmu_p2s/cnt [1];
inst_mb_to_cmu_p2s/cnt [2];
inst_mb_to_cmu_p2s/cnt [3];
inst_mb_to_cmu_p2s/cnt [4];
inst_mb_to_cmu_p2s/cnt [5];
inst_mb_to_cmu_p2s/cnt [6];
inst_mb_to_cmu_p2s/cnt [7];
inst_mb_to_cmu_p2s/sclk_r [0];
inst_mb_to_cmu_p2s/sclk_r [1];
inst_mb_to_cmu_p2s/sclk_r [2];
inst_mb_to_cmu_p2s/sclk_r [3];
inst_mb_to_cmu_p2s/sclk_r [4];
inst_mb_to_cmu_p2s/sclk_r [5];
inst_mb_to_cmu_p2s/sclk_r [6];
inst_mb_to_cmu_p2s/sclk_r [7];
inst_mb_to_cmu_p2s/sclk_r [8];
inst_mb_to_cmu_p2s/sld_n_r [0];
inst_mb_to_cmu_p2s/sld_n_r [1];
inst_mcpld_to_scpld_s2p/cnt [0];
inst_mcpld_to_scpld_s2p/cnt [1];
inst_mcpld_to_scpld_s2p/cnt [2];
inst_mcpld_to_scpld_s2p/cnt [3];
inst_mcpld_to_scpld_s2p/cnt [4];
inst_mcpld_to_scpld_s2p/cnt [5];
inst_mcpld_to_scpld_s2p/cnt [6];
inst_mcpld_to_scpld_s2p/cnt [7];
inst_mcpld_to_scpld_s2p/cnt [8];
inst_mcpld_to_scpld_s2p/po_r [0];
inst_mcpld_to_scpld_s2p/po_r [1];
inst_mcpld_to_scpld_s2p/po_r [2];
inst_mcpld_to_scpld_s2p/po_r [3];
inst_mcpld_to_scpld_s2p/po_r [4];
inst_mcpld_to_scpld_s2p/po_r [5];
inst_mcpld_to_scpld_s2p/po_r [6];
inst_mcpld_to_scpld_s2p/po_r [7];
inst_mcpld_to_scpld_s2p/po_r [8];
inst_mcpld_to_scpld_s2p/po_r [9];
inst_mcpld_to_scpld_s2p/po_r [11];
inst_mcpld_to_scpld_s2p/po_r [12];
inst_mcpld_to_scpld_s2p/po_r [16];
inst_mcpld_to_scpld_s2p/po_r [17];
inst_mcpld_to_scpld_s2p/po_r [18];
inst_mcpld_to_scpld_s2p/po_r [19];
inst_mcpld_to_scpld_s2p/po_r [20];
inst_mcpld_to_scpld_s2p/po_r [21];
inst_mcpld_to_scpld_s2p/po_r [22];
inst_mcpld_to_scpld_s2p/po_r [23];
inst_mcpld_to_scpld_s2p/po_r [24];
inst_mcpld_to_scpld_s2p/po_r [25];
inst_mcpld_to_scpld_s2p/po_r [27];
inst_mcpld_to_scpld_s2p/po_r [29];
inst_mcpld_to_scpld_s2p/po_r [30];
inst_mcpld_to_scpld_s2p/po_r [32];
inst_mcpld_to_scpld_s2p/po_r [33];
inst_mcpld_to_scpld_s2p/po_r [34];
inst_mcpld_to_scpld_s2p/po_r [35];
inst_mcpld_to_scpld_s2p/po_r [36];
inst_mcpld_to_scpld_s2p/po_r [37];
inst_mcpld_to_scpld_s2p/po_r [38];
inst_mcpld_to_scpld_s2p/po_r [39];
inst_mcpld_to_scpld_s2p/po_r [40];
inst_mcpld_to_scpld_s2p/po_r [41];
inst_mcpld_to_scpld_s2p/po_r [42];
inst_mcpld_to_scpld_s2p/po_r [43];
inst_mcpld_to_scpld_s2p/po_r [44];
inst_mcpld_to_scpld_s2p/po_r [45];
inst_mcpld_to_scpld_s2p/po_r [46];
inst_mcpld_to_scpld_s2p/po_r [47];
inst_mcpld_to_scpld_s2p/po_r [48];
inst_mcpld_to_scpld_s2p/po_r [49];
inst_mcpld_to_scpld_s2p/po_r [50];
inst_mcpld_to_scpld_s2p/po_r [51];
inst_mcpld_to_scpld_s2p/po_r [52];
inst_mcpld_to_scpld_s2p/po_r [53];
inst_mcpld_to_scpld_s2p/po_r [54];
inst_mcpld_to_scpld_s2p/po_r [55];
inst_mcpld_to_scpld_s2p/po_r [56];
inst_mcpld_to_scpld_s2p/po_r [57];
inst_mcpld_to_scpld_s2p/po_r [58];
inst_mcpld_to_scpld_s2p/po_r [59];
inst_mcpld_to_scpld_s2p/po_r [60];
inst_mcpld_to_scpld_s2p/po_r [61];
inst_mcpld_to_scpld_s2p/po_r [62];
inst_mcpld_to_scpld_s2p/po_r [63];
inst_mcpld_to_scpld_s2p/po_r [64];
inst_mcpld_to_scpld_s2p/po_r [65];
inst_mcpld_to_scpld_s2p/po_r [66];
inst_mcpld_to_scpld_s2p/po_r [67];
inst_mcpld_to_scpld_s2p/po_r [68];
inst_mcpld_to_scpld_s2p/po_r [69];
inst_mcpld_to_scpld_s2p/po_r [70];
inst_mcpld_to_scpld_s2p/po_r [71];
inst_mcpld_to_scpld_s2p/po_r [72];
inst_mcpld_to_scpld_s2p/po_r [73];
inst_mcpld_to_scpld_s2p/po_r [74];
inst_mcpld_to_scpld_s2p/po_r [75];
inst_mcpld_to_scpld_s2p/po_r [76];
inst_mcpld_to_scpld_s2p/po_r [77];
inst_mcpld_to_scpld_s2p/po_r [78];
inst_mcpld_to_scpld_s2p/po_r [79];
inst_mcpld_to_scpld_s2p/po_r [80];
inst_mcpld_to_scpld_s2p/po_r [81];
inst_mcpld_to_scpld_s2p/po_r [82];
inst_mcpld_to_scpld_s2p/po_r [83];
inst_mcpld_to_scpld_s2p/po_r [84];
inst_mcpld_to_scpld_s2p/po_r [85];
inst_mcpld_to_scpld_s2p/po_r [86];
inst_mcpld_to_scpld_s2p/po_r [87];
inst_mcpld_to_scpld_s2p/po_r [88];
inst_mcpld_to_scpld_s2p/po_r [89];
inst_mcpld_to_scpld_s2p/po_r [90];
inst_mcpld_to_scpld_s2p/po_r [91];
inst_mcpld_to_scpld_s2p/po_r [92];
inst_mcpld_to_scpld_s2p/po_r [93];
inst_mcpld_to_scpld_s2p/po_r [94];
inst_mcpld_to_scpld_s2p/po_r [119];
inst_mcpld_to_scpld_s2p/po_r [120];
inst_mcpld_to_scpld_s2p/po_r [121];
inst_mcpld_to_scpld_s2p/po_r [122];
inst_mcpld_to_scpld_s2p/po_r [123];
inst_mcpld_to_scpld_s2p/po_r [124];
inst_mcpld_to_scpld_s2p/po_r [125];
inst_mcpld_to_scpld_s2p/po_r [126];
inst_mcpld_to_scpld_s2p/po_r [183];
inst_mcpld_to_scpld_s2p/po_r [184];
inst_mcpld_to_scpld_s2p/po_r [185];
inst_mcpld_to_scpld_s2p/po_r [186];
inst_mcpld_to_scpld_s2p/po_r [199];
inst_mcpld_to_scpld_s2p/po_r [200];
inst_mcpld_to_scpld_s2p/po_r [201];
inst_mcpld_to_scpld_s2p/po_r [202];
inst_mcpld_to_scpld_s2p/po_r [215];
inst_mcpld_to_scpld_s2p/po_r [216];
inst_mcpld_to_scpld_s2p/po_r [217];
inst_mcpld_to_scpld_s2p/po_r [219];
inst_mcpld_to_scpld_s2p/po_r [222];
inst_mcpld_to_scpld_s2p/po_r [224];
inst_mcpld_to_scpld_s2p/po_r [267];
inst_mcpld_to_scpld_s2p/po_r [268];
inst_mcpld_to_scpld_s2p/po_r [269];
inst_mcpld_to_scpld_s2p/po_r [270];
inst_mcpld_to_scpld_s2p/po_r [271];
inst_mcpld_to_scpld_s2p/po_r [273];
inst_mcpld_to_scpld_s2p/po_r [274];
inst_mcpld_to_scpld_s2p/po_r [275];
inst_mcpld_to_scpld_s2p/po_r [276];
inst_mcpld_to_scpld_s2p/po_r [277];
inst_mcpld_to_scpld_s2p/po_r [278];
inst_mcpld_to_scpld_s2p/po_r [279];
inst_mcpld_to_scpld_s2p/po_r [280];
inst_mcpld_to_scpld_s2p/po_r [281];
inst_mcpld_to_scpld_s2p/po_r [282];
inst_mcpld_to_scpld_s2p/po_r [283];
inst_mcpld_to_scpld_s2p/po_r [284];
inst_mcpld_to_scpld_s2p/po_r [285];
inst_mcpld_to_scpld_s2p/po_r [286];
inst_mcpld_to_scpld_s2p/po_r [287];
inst_mcpld_to_scpld_s2p/po_r [288];
inst_mcpld_to_scpld_s2p/po_r [289];
inst_mcpld_to_scpld_s2p/po_r [290];
inst_mcpld_to_scpld_s2p/po_r [291];
inst_mcpld_to_scpld_s2p/po_r [292];
inst_mcpld_to_scpld_s2p/po_r [293];
inst_mcpld_to_scpld_s2p/po_r [294];
inst_mcpld_to_scpld_s2p/po_r [295];
inst_mcpld_to_scpld_s2p/po_r [296];
inst_mcpld_to_scpld_s2p/po_r [297];
inst_mcpld_to_scpld_s2p/po_r [298];
inst_mcpld_to_scpld_s2p/po_r [299];
inst_mcpld_to_scpld_s2p/po_r [300];
inst_mcpld_to_scpld_s2p/po_r [301];
inst_mcpld_to_scpld_s2p/po_r [302];
inst_mcpld_to_scpld_s2p/po_r [303];
inst_mcpld_to_scpld_s2p/po_r [304];
inst_mcpld_to_scpld_s2p/po_r [305];
inst_mcpld_to_scpld_s2p/po_r [306];
inst_mcpld_to_scpld_s2p/po_r [307];
inst_mcpld_to_scpld_s2p/po_r [308];
inst_mcpld_to_scpld_s2p/po_r [309];
inst_mcpld_to_scpld_s2p/po_r [310];
inst_mcpld_to_scpld_s2p/po_r [311];
inst_mcpld_to_scpld_s2p/po_r [312];
inst_mcpld_to_scpld_s2p/po_r [313];
inst_mcpld_to_scpld_s2p/po_r [314];
inst_mcpld_to_scpld_s2p/po_r [315];
inst_mcpld_to_scpld_s2p/po_r [316];
inst_mcpld_to_scpld_s2p/po_r [317];
inst_mcpld_to_scpld_s2p/po_r [318];
inst_mcpld_to_scpld_s2p/po_r [319];
inst_mcpld_to_scpld_s2p/po_r [320];
inst_mcpld_to_scpld_s2p/po_r [321];
inst_mcpld_to_scpld_s2p/po_r [322];
inst_mcpld_to_scpld_s2p/po_r [323];
inst_mcpld_to_scpld_s2p/po_r [324];
inst_mcpld_to_scpld_s2p/po_r [325];
inst_mcpld_to_scpld_s2p/po_r [326];
inst_mcpld_to_scpld_s2p/po_r [327];
inst_mcpld_to_scpld_s2p/po_r [328];
inst_mcpld_to_scpld_s2p/po_r [329];
inst_mcpld_to_scpld_s2p/po_r [330];
inst_mcpld_to_scpld_s2p/po_r [331];
inst_mcpld_to_scpld_s2p/po_r [332];
inst_mcpld_to_scpld_s2p/po_r [333];
inst_mcpld_to_scpld_s2p/po_r [334];
inst_mcpld_to_scpld_s2p/po_r [335];
inst_mcpld_to_scpld_s2p/po_r [336];
inst_mcpld_to_scpld_s2p/po_r [337];
inst_mcpld_to_scpld_s2p/po_r [338];
inst_mcpld_to_scpld_s2p/po_r [339];
inst_mcpld_to_scpld_s2p/po_r [340];
inst_mcpld_to_scpld_s2p/po_r [341];
inst_mcpld_to_scpld_s2p/po_r [342];
inst_mcpld_to_scpld_s2p/po_r [343];
inst_mcpld_to_scpld_s2p/po_r [344];
inst_mcpld_to_scpld_s2p/po_r [345];
inst_mcpld_to_scpld_s2p/po_r [346];
inst_mcpld_to_scpld_s2p/po_r [348];
inst_mcpld_to_scpld_s2p/po_r [349];
inst_mcpld_to_scpld_s2p/po_r [350];
inst_mcpld_to_scpld_s2p/po_r [351];
inst_mcpld_to_scpld_s2p/po_r [352];
inst_mcpld_to_scpld_s2p/po_r [508];
inst_mcpld_to_scpld_s2p/po_r [509];
inst_mcpld_to_scpld_s2p/po_r [510];
inst_mcpld_to_scpld_s2p/po_r [511];
inst_mcpld_to_scpld_s2p/sclk_r [0];
inst_mcpld_to_scpld_s2p/sclk_r [1];
inst_mcpld_to_scpld_s2p/sclk_r [2];
inst_mcpld_to_scpld_s2p/si_r [0];
inst_mcpld_to_scpld_s2p/si_r [1];
inst_mcpld_to_scpld_s2p/sld_n_r [0];
inst_mcpld_to_scpld_s2p/sld_n_r [1];
inst_pcie/slot_number_nvme [0];
inst_pcie/slot_number_nvme [1];
inst_pcie/slot_number_nvme [2];
inst_pcie/slot_number_nvme [3];
inst_pcie/slot_number_nvme [4];
inst_pcie/slot_number_nvme [5];
inst_pcie/slot_number_nvme [6];
inst_pcie/slot_number_nvme [7];
inst_pcie/slot_number_nvme [8];
inst_pcie/slot_number_nvme [9];
inst_pcie/slot_number_nvme [10];
inst_pcie/slot_number_nvme [11];
inst_pcie/slot_number_nvme [12];
inst_pcie/slot_number_nvme [13];
inst_pcie/slot_number_nvme [14];
inst_pcie/slot_number_nvme [15];
inst_pcie/slot_number_nvme [16];
inst_pcie/slot_number_nvme [17];
inst_pcie/slot_number_nvme [18];
inst_pcie/slot_number_nvme [19];
inst_pcie/slot_number_nvme [20];
inst_pcie/slot_number_nvme [21];
inst_pcie/slot_number_nvme [22];
inst_pcie/slot_number_nvme [23];
inst_pcie/slot_number_nvme [24];
inst_pcie/slot_number_nvme [25];
inst_pcie/slot_number_nvme [26];
inst_pcie/slot_number_nvme [27];
inst_pcie/slot_number_nvme [28];
inst_pcie/slot_number_nvme [29];
inst_pcie/slot_number_nvme [30];
inst_pcie/slot_number_nvme [31];
inst_pcie/slot_number_nvme [50];
inst_pcie/slot_number_nvme [51];
inst_pcie/slot_number_nvme [52];
inst_pcie/slot_number_nvme [53];
inst_pcie/slot_number_nvme [54];
inst_pcie/slot_number_nvme [55];
inst_pcie/slot_number_nvme [56];
inst_pcie/slot_number_nvme [57];
inst_scpld_to_mcpld_p2s/cnt [0];
inst_scpld_to_mcpld_p2s/cnt [1];
inst_scpld_to_mcpld_p2s/cnt [2];
inst_scpld_to_mcpld_p2s/cnt [3];
inst_scpld_to_mcpld_p2s/cnt [4];
inst_scpld_to_mcpld_p2s/cnt [5];
inst_scpld_to_mcpld_p2s/cnt [6];
inst_scpld_to_mcpld_p2s/cnt [7];
inst_scpld_to_mcpld_p2s/cnt [8];
inst_scpld_to_mcpld_p2s/sclk_r [0];
inst_scpld_to_mcpld_p2s/sclk_r [1];
inst_scpld_to_mcpld_p2s/sclk_r [2];
inst_scpld_to_mcpld_p2s/sclk_r [3];
inst_scpld_to_mcpld_p2s/sclk_r [4];
inst_scpld_to_mcpld_p2s/sclk_r [5];
inst_scpld_to_mcpld_p2s/sclk_r [6];
inst_scpld_to_mcpld_p2s/sclk_r [7];
inst_scpld_to_mcpld_p2s/sclk_r [8];
inst_scpld_to_mcpld_p2s/sld_n_r [0];
inst_scpld_to_mcpld_p2s/sld_n_r [1];
mbcpld_to_bmccpld_p2s_data[0];
mbcpld_to_bmccpld_p2s_data[12];
mcio_ab26/cnt[4] [0];
mcio_ab26/cnt[4] [1];
mcpld_to_scpld_data_filter[0];
mcpld_to_scpld_data_filter[1];
mcpld_to_scpld_data_filter[2];
mcpld_to_scpld_data_filter[3];
mcpld_to_scpld_data_filter[4];
mcpld_to_scpld_data_filter[5];
mcpld_to_scpld_data_filter[13];
mcpld_to_scpld_data_filter[28];
mcpld_to_scpld_data_filter[29];
mcpld_to_scpld_data_filter[30];
mcpld_to_scpld_data_filter[31];
mcpld_to_scpld_data_filter[32];
mcpld_to_scpld_data_filter[33];
mcpld_to_scpld_data_filter[34];
mcpld_to_scpld_data_filter[35];
mcpld_to_scpld_data_filter[36];
mcpld_to_scpld_data_filter[37];
mcpld_to_scpld_data_filter[38];
mcpld_to_scpld_data_filter[39];
mcpld_to_scpld_data_filter[40];
mcpld_to_scpld_data_filter[41];
mcpld_to_scpld_data_filter[42];
mcpld_to_scpld_data_filter[43];
mcpld_to_scpld_data_filter[44];
mcpld_to_scpld_data_filter[45];
mcpld_to_scpld_data_filter[46];
mcpld_to_scpld_data_filter[47];
mcpld_to_scpld_data_filter[48];
mcpld_to_scpld_data_filter[49];
mcpld_to_scpld_data_filter[50];
mcpld_to_scpld_data_filter[51];
mcpld_to_scpld_data_filter[52];
mcpld_to_scpld_data_filter[53];
mcpld_to_scpld_data_filter[54];
mcpld_to_scpld_data_filter[55];
mcpld_to_scpld_data_filter[56];
mcpld_to_scpld_data_filter[57];
mcpld_to_scpld_data_filter[58];
mcpld_to_scpld_data_filter[59];
mcpld_to_scpld_data_filter[60];
mcpld_to_scpld_data_filter[61];
mcpld_to_scpld_data_filter[62];
mcpld_to_scpld_data_filter[63];
mcpld_to_scpld_data_filter[64];
mcpld_to_scpld_data_filter[65];
mcpld_to_scpld_data_filter[66];
mcpld_to_scpld_data_filter[67];
mcpld_to_scpld_data_filter[68];
mcpld_to_scpld_data_filter[69];
mcpld_to_scpld_data_filter[70];
mcpld_to_scpld_data_filter[71];
mcpld_to_scpld_data_filter[72];
mcpld_to_scpld_data_filter[73];
mcpld_to_scpld_data_filter[74];
mcpld_to_scpld_data_filter[75];
mcpld_to_scpld_data_filter[76];
mcpld_to_scpld_data_filter[77];
mcpld_to_scpld_data_filter[78];
mcpld_to_scpld_data_filter[79];
mcpld_to_scpld_data_filter[80];
mcpld_to_scpld_data_filter[81];
mcpld_to_scpld_data_filter[82];
mcpld_to_scpld_data_filter[83];
mcpld_to_scpld_data_filter[84];
mcpld_to_scpld_data_filter[85];
mcpld_to_scpld_data_filter[86];
mcpld_to_scpld_data_filter[87];
mcpld_to_scpld_data_filter[88];
mcpld_to_scpld_data_filter[89];
mcpld_to_scpld_data_filter[90];
mcpld_to_scpld_data_filter[115];
mcpld_to_scpld_data_filter[116];
mcpld_to_scpld_data_filter[117];
mcpld_to_scpld_data_filter[118];
mcpld_to_scpld_data_filter[119];
mcpld_to_scpld_data_filter[120];
mcpld_to_scpld_data_filter[121];
mcpld_to_scpld_data_filter[122];
mcpld_to_scpld_data_filter[179];
mcpld_to_scpld_data_filter[180];
mcpld_to_scpld_data_filter[181];
mcpld_to_scpld_data_filter[182];
mcpld_to_scpld_data_filter[195];
mcpld_to_scpld_data_filter[196];
mcpld_to_scpld_data_filter[197];
mcpld_to_scpld_data_filter[198];
mcpld_to_scpld_data_filter[212];
mcpld_to_scpld_data_filter[213];
mcpld_to_scpld_data_filter[215];
mcpld_to_scpld_data_filter[218];
mcpld_to_scpld_data_filter[220];
mcpld_to_scpld_data_filter[263];
mcpld_to_scpld_data_filter[264];
mcpld_to_scpld_data_filter[265];
mcpld_to_scpld_data_filter[269];
mcpld_to_scpld_data_filter[270];
mcpld_to_scpld_data_filter[271];
mcpld_to_scpld_data_filter[272];
mcpld_to_scpld_data_filter[273];
mcpld_to_scpld_data_filter[274];
mcpld_to_scpld_data_filter[275];
mcpld_to_scpld_data_filter[276];
mcpld_to_scpld_data_filter[277];
mcpld_to_scpld_data_filter[278];
mcpld_to_scpld_data_filter[279];
mcpld_to_scpld_data_filter[280];
mcpld_to_scpld_data_filter[281];
mcpld_to_scpld_data_filter[282];
mcpld_to_scpld_data_filter[283];
mcpld_to_scpld_data_filter[284];
mcpld_to_scpld_data_filter[285];
mcpld_to_scpld_data_filter[286];
mcpld_to_scpld_data_filter[287];
mcpld_to_scpld_data_filter[288];
mcpld_to_scpld_data_filter[289];
mcpld_to_scpld_data_filter[290];
mcpld_to_scpld_data_filter[291];
mcpld_to_scpld_data_filter[292];
mcpld_to_scpld_data_filter[293];
mcpld_to_scpld_data_filter[294];
mcpld_to_scpld_data_filter[295];
mcpld_to_scpld_data_filter[296];
mcpld_to_scpld_data_filter[297];
mcpld_to_scpld_data_filter[298];
mcpld_to_scpld_data_filter[299];
mcpld_to_scpld_data_filter[300];
mcpld_to_scpld_data_filter[301];
mcpld_to_scpld_data_filter[302];
mcpld_to_scpld_data_filter[303];
mcpld_to_scpld_data_filter[304];
mcpld_to_scpld_data_filter[305];
mcpld_to_scpld_data_filter[306];
mcpld_to_scpld_data_filter[307];
mcpld_to_scpld_data_filter[308];
mcpld_to_scpld_data_filter[309];
mcpld_to_scpld_data_filter[310];
mcpld_to_scpld_data_filter[311];
mcpld_to_scpld_data_filter[312];
mcpld_to_scpld_data_filter[313];
mcpld_to_scpld_data_filter[314];
mcpld_to_scpld_data_filter[315];
mcpld_to_scpld_data_filter[316];
mcpld_to_scpld_data_filter[317];
mcpld_to_scpld_data_filter[318];
mcpld_to_scpld_data_filter[319];
mcpld_to_scpld_data_filter[320];
mcpld_to_scpld_data_filter[321];
mcpld_to_scpld_data_filter[322];
mcpld_to_scpld_data_filter[323];
mcpld_to_scpld_data_filter[324];
mcpld_to_scpld_data_filter[325];
mcpld_to_scpld_data_filter[326];
mcpld_to_scpld_data_filter[327];
mcpld_to_scpld_data_filter[328];
mcpld_to_scpld_data_filter[329];
mcpld_to_scpld_data_filter[330];
mcpld_to_scpld_data_filter[331];
mcpld_to_scpld_data_filter[332];
mcpld_to_scpld_data_filter[333];
mcpld_to_scpld_data_filter[334];
mcpld_to_scpld_data_filter[335];
mcpld_to_scpld_data_filter[336];
mcpld_to_scpld_data_filter[337];
mcpld_to_scpld_data_filter[338];
mcpld_to_scpld_data_filter[339];
mcpld_to_scpld_data_filter[340];
mcpld_to_scpld_data_filter[341];
mcpld_to_scpld_data_filter[342];
mcpld_to_scpld_s2p_data[0];
mcpld_to_scpld_s2p_data[1];
mcpld_to_scpld_s2p_data[2];
mcpld_to_scpld_s2p_data[3];
mcpld_to_scpld_s2p_data[4];
mcpld_to_scpld_s2p_data[5];
mcpld_to_scpld_s2p_data[6];
mcpld_to_scpld_s2p_data[7];
mcpld_to_scpld_s2p_data[8];
mcpld_to_scpld_s2p_data[9];
mcpld_to_scpld_s2p_data[11];
mcpld_to_scpld_s2p_data[12];
mcpld_to_scpld_s2p_data[16];
mcpld_to_scpld_s2p_data[17];
mcpld_to_scpld_s2p_data[18];
mcpld_to_scpld_s2p_data[19];
mcpld_to_scpld_s2p_data[20];
mcpld_to_scpld_s2p_data[21];
mcpld_to_scpld_s2p_data[22];
mcpld_to_scpld_s2p_data[23];
mcpld_to_scpld_s2p_data[24];
mcpld_to_scpld_s2p_data[25];
mcpld_to_scpld_s2p_data[27];
mcpld_to_scpld_s2p_data[29];
mcpld_to_scpld_s2p_data[30];
mcpld_to_scpld_s2p_data[32];
mcpld_to_scpld_s2p_data[33];
mcpld_to_scpld_s2p_data[34];
mcpld_to_scpld_s2p_data[35];
mcpld_to_scpld_s2p_data[36];
mcpld_to_scpld_s2p_data[37];
mcpld_to_scpld_s2p_data[38];
mcpld_to_scpld_s2p_data[39];
mcpld_to_scpld_s2p_data[40];
mcpld_to_scpld_s2p_data[41];
mcpld_to_scpld_s2p_data[42];
mcpld_to_scpld_s2p_data[43];
mcpld_to_scpld_s2p_data[44];
mcpld_to_scpld_s2p_data[45];
mcpld_to_scpld_s2p_data[46];
mcpld_to_scpld_s2p_data[47];
mcpld_to_scpld_s2p_data[48];
mcpld_to_scpld_s2p_data[49];
mcpld_to_scpld_s2p_data[50];
mcpld_to_scpld_s2p_data[51];
mcpld_to_scpld_s2p_data[52];
mcpld_to_scpld_s2p_data[53];
mcpld_to_scpld_s2p_data[54];
mcpld_to_scpld_s2p_data[55];
mcpld_to_scpld_s2p_data[56];
mcpld_to_scpld_s2p_data[57];
mcpld_to_scpld_s2p_data[58];
mcpld_to_scpld_s2p_data[59];
mcpld_to_scpld_s2p_data[60];
mcpld_to_scpld_s2p_data[61];
mcpld_to_scpld_s2p_data[62];
mcpld_to_scpld_s2p_data[63];
mcpld_to_scpld_s2p_data[64];
mcpld_to_scpld_s2p_data[65];
mcpld_to_scpld_s2p_data[66];
mcpld_to_scpld_s2p_data[67];
mcpld_to_scpld_s2p_data[68];
mcpld_to_scpld_s2p_data[69];
mcpld_to_scpld_s2p_data[70];
mcpld_to_scpld_s2p_data[71];
mcpld_to_scpld_s2p_data[72];
mcpld_to_scpld_s2p_data[73];
mcpld_to_scpld_s2p_data[74];
mcpld_to_scpld_s2p_data[75];
mcpld_to_scpld_s2p_data[76];
mcpld_to_scpld_s2p_data[77];
mcpld_to_scpld_s2p_data[78];
mcpld_to_scpld_s2p_data[79];
mcpld_to_scpld_s2p_data[80];
mcpld_to_scpld_s2p_data[81];
mcpld_to_scpld_s2p_data[82];
mcpld_to_scpld_s2p_data[83];
mcpld_to_scpld_s2p_data[84];
mcpld_to_scpld_s2p_data[85];
mcpld_to_scpld_s2p_data[86];
mcpld_to_scpld_s2p_data[87];
mcpld_to_scpld_s2p_data[88];
mcpld_to_scpld_s2p_data[89];
mcpld_to_scpld_s2p_data[90];
mcpld_to_scpld_s2p_data[91];
mcpld_to_scpld_s2p_data[92];
mcpld_to_scpld_s2p_data[93];
mcpld_to_scpld_s2p_data[94];
mcpld_to_scpld_s2p_data[119];
mcpld_to_scpld_s2p_data[120];
mcpld_to_scpld_s2p_data[121];
mcpld_to_scpld_s2p_data[122];
mcpld_to_scpld_s2p_data[123];
mcpld_to_scpld_s2p_data[124];
mcpld_to_scpld_s2p_data[125];
mcpld_to_scpld_s2p_data[126];
mcpld_to_scpld_s2p_data[183];
mcpld_to_scpld_s2p_data[184];
mcpld_to_scpld_s2p_data[185];
mcpld_to_scpld_s2p_data[186];
mcpld_to_scpld_s2p_data[199];
mcpld_to_scpld_s2p_data[200];
mcpld_to_scpld_s2p_data[201];
mcpld_to_scpld_s2p_data[202];
mcpld_to_scpld_s2p_data[215];
mcpld_to_scpld_s2p_data[216];
mcpld_to_scpld_s2p_data[217];
mcpld_to_scpld_s2p_data[219];
mcpld_to_scpld_s2p_data[222];
mcpld_to_scpld_s2p_data[224];
mcpld_to_scpld_s2p_data[267];
mcpld_to_scpld_s2p_data[268];
mcpld_to_scpld_s2p_data[269];
mcpld_to_scpld_s2p_data[270];
mcpld_to_scpld_s2p_data[271];
mcpld_to_scpld_s2p_data[273];
mcpld_to_scpld_s2p_data[274];
mcpld_to_scpld_s2p_data[275];
mcpld_to_scpld_s2p_data[276];
mcpld_to_scpld_s2p_data[277];
mcpld_to_scpld_s2p_data[278];
mcpld_to_scpld_s2p_data[279];
mcpld_to_scpld_s2p_data[280];
mcpld_to_scpld_s2p_data[281];
mcpld_to_scpld_s2p_data[282];
mcpld_to_scpld_s2p_data[283];
mcpld_to_scpld_s2p_data[284];
mcpld_to_scpld_s2p_data[285];
mcpld_to_scpld_s2p_data[286];
mcpld_to_scpld_s2p_data[287];
mcpld_to_scpld_s2p_data[288];
mcpld_to_scpld_s2p_data[289];
mcpld_to_scpld_s2p_data[290];
mcpld_to_scpld_s2p_data[291];
mcpld_to_scpld_s2p_data[292];
mcpld_to_scpld_s2p_data[293];
mcpld_to_scpld_s2p_data[294];
mcpld_to_scpld_s2p_data[295];
mcpld_to_scpld_s2p_data[296];
mcpld_to_scpld_s2p_data[297];
mcpld_to_scpld_s2p_data[298];
mcpld_to_scpld_s2p_data[299];
mcpld_to_scpld_s2p_data[300];
mcpld_to_scpld_s2p_data[301];
mcpld_to_scpld_s2p_data[302];
mcpld_to_scpld_s2p_data[303];
mcpld_to_scpld_s2p_data[304];
mcpld_to_scpld_s2p_data[305];
mcpld_to_scpld_s2p_data[306];
mcpld_to_scpld_s2p_data[307];
mcpld_to_scpld_s2p_data[308];
mcpld_to_scpld_s2p_data[309];
mcpld_to_scpld_s2p_data[310];
mcpld_to_scpld_s2p_data[311];
mcpld_to_scpld_s2p_data[312];
mcpld_to_scpld_s2p_data[313];
mcpld_to_scpld_s2p_data[314];
mcpld_to_scpld_s2p_data[315];
mcpld_to_scpld_s2p_data[316];
mcpld_to_scpld_s2p_data[317];
mcpld_to_scpld_s2p_data[318];
mcpld_to_scpld_s2p_data[319];
mcpld_to_scpld_s2p_data[320];
mcpld_to_scpld_s2p_data[321];
mcpld_to_scpld_s2p_data[322];
mcpld_to_scpld_s2p_data[323];
mcpld_to_scpld_s2p_data[324];
mcpld_to_scpld_s2p_data[325];
mcpld_to_scpld_s2p_data[326];
mcpld_to_scpld_s2p_data[327];
mcpld_to_scpld_s2p_data[328];
mcpld_to_scpld_s2p_data[329];
mcpld_to_scpld_s2p_data[330];
mcpld_to_scpld_s2p_data[331];
mcpld_to_scpld_s2p_data[332];
mcpld_to_scpld_s2p_data[333];
mcpld_to_scpld_s2p_data[334];
mcpld_to_scpld_s2p_data[335];
mcpld_to_scpld_s2p_data[336];
mcpld_to_scpld_s2p_data[337];
mcpld_to_scpld_s2p_data[338];
mcpld_to_scpld_s2p_data[339];
mcpld_to_scpld_s2p_data[340];
mcpld_to_scpld_s2p_data[341];
mcpld_to_scpld_s2p_data[342];
mcpld_to_scpld_s2p_data[343];
mcpld_to_scpld_s2p_data[344];
mcpld_to_scpld_s2p_data[345];
mcpld_to_scpld_s2p_data[346];
mcpld_to_scpld_s2p_data[348];
mcpld_to_scpld_s2p_data[349];
mcpld_to_scpld_s2p_data[350];
mcpld_to_scpld_s2p_data[351];
mcpld_to_scpld_s2p_data[352];
mcpld_to_scpld_s2p_data[508];
mcpld_to_scpld_s2p_data[509];
mcpld_to_scpld_s2p_data[510];
mcpld_to_scpld_s2p_data[511];
o_mb_cb_prsnt_bios[0];
o_mb_cb_prsnt_bios[1];
o_mb_cb_prsnt_bios[2];
o_mb_cb_prsnt_bios[3];
o_mb_cb_prsnt_bios[4];
o_mb_cb_prsnt_bios[5];
o_mb_cb_prsnt_bios[6];
o_mb_cb_prsnt_bios[7];
o_mb_cb_prsnt_bios[8];
o_mb_cb_prsnt_bios[9];
o_mb_cb_prsnt_bios[10];
o_mb_cb_prsnt_bios[11];
o_mb_cb_prsnt_bios[12];
o_mb_cb_prsnt_bios[13];
o_mb_cb_prsnt_bios[14];
o_mb_cb_prsnt_bios[15];
pon_reset_inst/reset1_reg [0];
pon_reset_inst/reset1_reg [1];
pvt_gpi_ocp1_inst/bit_idx_in [0];
pvt_gpi_ocp1_inst/bit_idx_in [1];
pvt_gpi_ocp1_inst/bit_idx_in [2];
pvt_gpi_ocp1_inst/bit_idx_in [3];
pvt_gpi_ocp1_inst/bit_idx_in [4];
pvt_gpi_riser1_inst/bit_idx_in [0];
pvt_gpi_riser1_inst/bit_idx_out [1];
pvt_gpi_riser1_inst/bit_idx_out [2];
pvt_gpi_riser1_inst/bit_idx_out [3];
pvt_gpi_riser1_inst/bit_idx_out [4];
pvt_gpi_riser2_inst/bit_idx_in [0];
pvt_gpi_riser2_inst/bit_idx_in [1];
pvt_gpi_riser2_inst/bit_idx_in [2];
pvt_gpi_riser2_inst/bit_idx_in [3];
pvt_gpi_riser2_inst/bit_idx_in [4];
reg_addr[0];
reg_addr[1];
reg_addr[2];
reg_addr[3];
reg_addr[4];
reg_addr[5];
reg_addr[6];
reg_addr[7];
scpld_to_mcpld_p2s_data[52];
scpld_to_mcpld_p2s_data[112];
scpld_to_mcpld_p2s_data[113];
scpld_to_mcpld_p2s_data[114];
scpld_to_mcpld_p2s_data[120];
scpld_to_mcpld_p2s_data[127];
scpld_to_mcpld_p2s_data[128];
scpld_to_mcpld_p2s_data[181];
scpld_to_mcpld_p2s_data[208];
scpld_to_mcpld_p2s_data[240];
scpld_to_mcpld_p2s_data[241];
scpld_to_mcpld_p2s_data[242];
scpld_to_mcpld_p2s_data[243];
scpld_to_mcpld_p2s_data[244];
scpld_to_mcpld_p2s_data[245];
scpld_to_mcpld_p2s_data[246];
scpld_to_mcpld_p2s_data[257];
scpld_to_mcpld_p2s_data[258];
scpld_to_mcpld_p2s_data[272];
scpld_to_mcpld_p2s_data[313];
scpld_to_mcpld_p2s_data[314];
scpld_to_mcpld_p2s_data[315];
scpld_to_mcpld_p2s_data[316];
scpld_to_mcpld_p2s_data[317];
scpld_to_mcpld_p2s_data[318];
scpld_to_mcpld_p2s_data[319];
scpld_to_mcpld_p2s_data[320];
scpld_to_mcpld_p2s_data[321];
scpld_to_mcpld_p2s_data[322];
scpld_to_mcpld_p2s_data[323];
scpld_to_mcpld_p2s_data[324];
scpld_to_mcpld_p2s_data[325];
scpld_to_mcpld_p2s_data[326];
scpld_to_mcpld_p2s_data[327];
scpld_to_mcpld_p2s_data[328];
scpld_to_mcpld_p2s_data[329];
scpld_to_mcpld_p2s_data[330];
scpld_to_mcpld_p2s_data[331];
scpld_to_mcpld_p2s_data[332];
scpld_to_mcpld_p2s_data[333];
scpld_to_mcpld_p2s_data[334];
scpld_to_mcpld_p2s_data[335];
scpld_to_mcpld_p2s_data[336];
scpld_to_mcpld_p2s_data[337];
scpld_to_mcpld_p2s_data[338];
scpld_to_mcpld_p2s_data[339];
scpld_to_mcpld_p2s_data[340];
scpld_to_mcpld_p2s_data[341];
scpld_to_mcpld_p2s_data[342];
scpld_to_mcpld_p2s_data[393];
scpld_to_mcpld_p2s_data[394];
scpld_to_mcpld_p2s_data[395];
scpld_to_mcpld_p2s_data[396];
scpld_to_mcpld_p2s_data[397];
scpld_to_mcpld_p2s_data[398];
scpld_to_mcpld_p2s_data[399];
scpld_to_mcpld_p2s_data[400];
scpld_to_mcpld_p2s_data[401];
scpld_to_mcpld_p2s_data[402];
scpld_to_mcpld_p2s_data[403];
scpld_to_mcpld_p2s_data[404];
scpld_to_mcpld_p2s_data[405];
scpld_to_mcpld_p2s_data[406];
scpld_to_mcpld_p2s_data[407];
scpld_to_mcpld_p2s_data[408];
scpld_to_mcpld_p2s_data[409];
scpld_to_mcpld_p2s_data[410];
scpld_to_mcpld_p2s_data[411];
scpld_to_mcpld_p2s_data[412];
scpld_to_mcpld_p2s_data[413];
scpld_to_mcpld_p2s_data[414];
scpld_to_mcpld_p2s_data[415];
scpld_to_mcpld_p2s_data[416];
scpld_to_mcpld_p2s_data[421];
sync_cpu_data_low/ff_s1 [0];
sync_cpu_data_low/ff_s1 [1];
sync_cpu_data_low/ff_s1 [2];
sync_cpu_data_low/ff_s1 [3];
timer_gen_inst/N27 [1];
timer_gen_inst/nsec_tmr [0];
timer_gen_inst/nsec_tmr [1];
timer_gen_inst/nsec_tmr [2];
timer_gen_inst/nsec_tmr [3];
timer_gen_inst/nsec_tmr [4];
timer_gen_inst/nsec_tmr [5];
timer_gen_inst/sec_tmr [0];
timer_gen_inst/sec_tmr [1];
timer_gen_inst/sec_tmr [2];
timer_gen_inst/sec_tmr [3];
timer_gen_inst/sec_tmr [4];
timer_gen_inst/sec_tmr [5];
timer_gen_inst/sec_tmr [6];
timer_gen_inst/sec_tmr [7];
timer_gen_inst/sec_tmr [8];
timer_gen_inst/sec_tmr [9];
timer_gen_inst/sec_tmr [10];
timer_gen_inst/sec_tmr [11];
timer_gen_inst/sec_tmr [12];
timer_gen_inst/sec_tmr [13];
timer_gen_inst/sec_tmr [14];
timer_gen_inst/usec_tmr [0];
timer_gen_inst/usec_tmr [1];
timer_gen_inst/usec_tmr [2];
timer_gen_inst/usec_tmr [3];
timer_gen_inst/usec_tmr [4];
uart_master_u1/N443 [1];
uart_master_u1/N443 [3];
uart_master_u1/bps_count_bit [0];
uart_master_u1/bps_count_bit [1];
uart_master_u1/bps_count_bit [2];
uart_master_u1/bps_count_bit [3];
uart_master_u1/bps_count_bit [4];
uart_master_u1/bps_count_bit [5];
uart_master_u1/curr_state_reg [0];
uart_master_u1/curr_state_reg [1];
uart_master_u1/curr_state_reg [2];
uart_master_u1/curr_state_reg [3];
uart_master_u1/curr_state_reg [4];
uart_master_u1/curr_state_reg [5];
uart_master_u1/data_count [0];
uart_master_u1/data_count [1];
uart_master_u1/data_count [2];
uart_master_u1/data_count [3];
uart_master_u1/data_count [4];
uart_master_u1/last_state [0];
uart_master_u1/last_state [1];
uart_master_u1/last_state [2];
uart_master_u1/reg_par_data_out [0];
uart_master_u1/reg_par_data_out [1];
uart_master_u1/reg_par_data_out [2];
uart_master_u1/reg_par_data_out [3];
uart_master_u1/reg_par_data_out [4];
uart_master_u1/reg_par_data_out [5];
uart_master_u1/reg_par_data_out [6];
uart_master_u1/reg_par_data_out [7];
uart_master_u1/reg_par_data_out [8];
uart_master_u1/reg_par_data_out [9];
uart_master_u1/reg_par_data_out [10];
uart_master_u1/reg_par_data_out [19];
uart_master_u1/reg_par_data_out [20];
uart_master_u1/reg_par_data_out [21];
uart_master_u1/wait_time [0];
uart_master_u1/wait_time [1];
uart_master_u2/N443 [1];
uart_master_u2/N443 [3];
uart_master_u2/bps_count_bit [0];
uart_master_u2/bps_count_bit [1];
uart_master_u2/bps_count_bit [2];
uart_master_u2/bps_count_bit [3];
uart_master_u2/bps_count_bit [4];
uart_master_u2/bps_count_bit [5];
uart_master_u2/curr_state_reg [0];
uart_master_u2/curr_state_reg [1];
uart_master_u2/curr_state_reg [2];
uart_master_u2/curr_state_reg [3];
uart_master_u2/curr_state_reg [4];
uart_master_u2/curr_state_reg [5];
uart_master_u2/data_count [0];
uart_master_u2/data_count [1];
uart_master_u2/data_count [2];
uart_master_u2/data_count [3];
uart_master_u2/data_count [4];
uart_master_u2/last_state [0];
uart_master_u2/last_state [1];
uart_master_u2/last_state [2];
uart_master_u2/reg_par_data_out [0];
uart_master_u2/reg_par_data_out [1];
uart_master_u2/reg_par_data_out [2];
uart_master_u2/reg_par_data_out [3];
uart_master_u2/reg_par_data_out [4];
uart_master_u2/reg_par_data_out [5];
uart_master_u2/reg_par_data_out [6];
uart_master_u2/reg_par_data_out [7];
uart_master_u2/reg_par_data_out [8];
uart_master_u2/reg_par_data_out [9];
uart_master_u2/reg_par_data_out [10];
uart_master_u2/reg_par_data_out [19];
uart_master_u2/reg_par_data_out [20];
uart_master_u2/reg_par_data_out [21];
uart_master_u2/wait_time [0];
uart_master_u2/wait_time [1];
uart_master_u3/N443 [1];
uart_master_u3/N443 [3];
uart_master_u3/bps_count_bit [0];
uart_master_u3/bps_count_bit [1];
uart_master_u3/bps_count_bit [2];
uart_master_u3/bps_count_bit [3];
uart_master_u3/bps_count_bit [4];
uart_master_u3/bps_count_bit [5];
uart_master_u3/curr_state_reg [0];
uart_master_u3/curr_state_reg [1];
uart_master_u3/curr_state_reg [2];
uart_master_u3/curr_state_reg [3];
uart_master_u3/curr_state_reg [4];
uart_master_u3/curr_state_reg [5];
uart_master_u3/data_count [0];
uart_master_u3/data_count [1];
uart_master_u3/data_count [2];
uart_master_u3/data_count [3];
uart_master_u3/data_count [4];
uart_master_u3/last_state [0];
uart_master_u3/last_state [1];
uart_master_u3/last_state [2];
uart_master_u3/reg_par_data_out [0];
uart_master_u3/reg_par_data_out [1];
uart_master_u3/reg_par_data_out [2];
uart_master_u3/reg_par_data_out [3];
uart_master_u3/reg_par_data_out [4];
uart_master_u3/reg_par_data_out [5];
uart_master_u3/reg_par_data_out [6];
uart_master_u3/reg_par_data_out [7];
uart_master_u3/reg_par_data_out [8];
uart_master_u3/reg_par_data_out [9];
uart_master_u3/reg_par_data_out [10];
uart_master_u3/reg_par_data_out [19];
uart_master_u3/reg_par_data_out [20];
uart_master_u3/reg_par_data_out [21];
uart_master_u3/wait_time [0];
uart_master_u3/wait_time [1];
uart_master_u5/N443 [1];
uart_master_u5/N443 [3];
uart_master_u5/bps_count_bit [0];
uart_master_u5/bps_count_bit [1];
uart_master_u5/bps_count_bit [2];
uart_master_u5/bps_count_bit [3];
uart_master_u5/bps_count_bit [4];
uart_master_u5/bps_count_bit [5];
uart_master_u5/curr_state_reg [0];
uart_master_u5/curr_state_reg [1];
uart_master_u5/curr_state_reg [2];
uart_master_u5/curr_state_reg [3];
uart_master_u5/curr_state_reg [4];
uart_master_u5/curr_state_reg [5];
uart_master_u5/data_count [0];
uart_master_u5/data_count [1];
uart_master_u5/data_count [2];
uart_master_u5/data_count [3];
uart_master_u5/data_count [4];
uart_master_u5/last_state [0];
uart_master_u5/last_state [1];
uart_master_u5/last_state [2];
uart_master_u5/reg_par_data_out [0];
uart_master_u5/reg_par_data_out [1];
uart_master_u5/reg_par_data_out [2];
uart_master_u5/reg_par_data_out [3];
uart_master_u5/reg_par_data_out [4];
uart_master_u5/reg_par_data_out [5];
uart_master_u5/reg_par_data_out [6];
uart_master_u5/reg_par_data_out [7];
uart_master_u5/reg_par_data_out [8];
uart_master_u5/reg_par_data_out [9];
uart_master_u5/reg_par_data_out [10];
uart_master_u5/reg_par_data_out [19];
uart_master_u5/reg_par_data_out [20];
uart_master_u5/reg_par_data_out [21];
uart_master_u5/wait_time [0];
uart_master_u5/wait_time [1];
uart_master_u6/N443 [1];
uart_master_u6/N443 [3];
uart_master_u6/bps_count_bit [0];
uart_master_u6/bps_count_bit [1];
uart_master_u6/bps_count_bit [2];
uart_master_u6/bps_count_bit [3];
uart_master_u6/bps_count_bit [4];
uart_master_u6/bps_count_bit [5];
uart_master_u6/curr_state_reg [0];
uart_master_u6/curr_state_reg [1];
uart_master_u6/curr_state_reg [2];
uart_master_u6/curr_state_reg [3];
uart_master_u6/curr_state_reg [4];
uart_master_u6/curr_state_reg [5];
uart_master_u6/data_count [0];
uart_master_u6/data_count [1];
uart_master_u6/data_count [2];
uart_master_u6/data_count [3];
uart_master_u6/data_count [4];
uart_master_u6/last_state [0];
uart_master_u6/last_state [1];
uart_master_u6/last_state [2];
uart_master_u6/reg_par_data_out [0];
uart_master_u6/reg_par_data_out [1];
uart_master_u6/reg_par_data_out [2];
uart_master_u6/reg_par_data_out [3];
uart_master_u6/reg_par_data_out [4];
uart_master_u6/reg_par_data_out [5];
uart_master_u6/reg_par_data_out [6];
uart_master_u6/reg_par_data_out [7];
uart_master_u6/reg_par_data_out [8];
uart_master_u6/reg_par_data_out [9];
uart_master_u6/reg_par_data_out [10];
uart_master_u6/reg_par_data_out [19];
uart_master_u6/reg_par_data_out [20];
uart_master_u6/reg_par_data_out [21];
uart_master_u6/wait_time [0];
uart_master_u6/wait_time [1];
uart_master_u7/N443 [1];
uart_master_u7/N443 [3];
uart_master_u7/bps_count_bit [0];
uart_master_u7/bps_count_bit [1];
uart_master_u7/bps_count_bit [2];
uart_master_u7/bps_count_bit [3];
uart_master_u7/bps_count_bit [4];
uart_master_u7/bps_count_bit [5];
uart_master_u7/curr_state_reg [0];
uart_master_u7/curr_state_reg [1];
uart_master_u7/curr_state_reg [2];
uart_master_u7/curr_state_reg [3];
uart_master_u7/curr_state_reg [4];
uart_master_u7/curr_state_reg [5];
uart_master_u7/data_count [0];
uart_master_u7/data_count [1];
uart_master_u7/data_count [2];
uart_master_u7/data_count [3];
uart_master_u7/data_count [4];
uart_master_u7/last_state [0];
uart_master_u7/last_state [1];
uart_master_u7/last_state [2];
uart_master_u7/reg_par_data_out [0];
uart_master_u7/reg_par_data_out [1];
uart_master_u7/reg_par_data_out [2];
uart_master_u7/reg_par_data_out [3];
uart_master_u7/reg_par_data_out [4];
uart_master_u7/reg_par_data_out [5];
uart_master_u7/reg_par_data_out [6];
uart_master_u7/reg_par_data_out [7];
uart_master_u7/reg_par_data_out [8];
uart_master_u7/reg_par_data_out [9];
uart_master_u7/reg_par_data_out [10];
uart_master_u7/reg_par_data_out [19];
uart_master_u7/reg_par_data_out [20];
uart_master_u7/reg_par_data_out [21];
uart_master_u7/wait_time [0];
uart_master_u7/wait_time [1];
uart_master_u10/N443 [1];
uart_master_u10/N443 [3];
uart_master_u10/bps_count_bit [0];
uart_master_u10/bps_count_bit [1];
uart_master_u10/bps_count_bit [2];
uart_master_u10/bps_count_bit [3];
uart_master_u10/bps_count_bit [4];
uart_master_u10/bps_count_bit [5];
uart_master_u10/curr_state_reg [0];
uart_master_u10/curr_state_reg [1];
uart_master_u10/curr_state_reg [2];
uart_master_u10/curr_state_reg [3];
uart_master_u10/curr_state_reg [4];
uart_master_u10/curr_state_reg [5];
uart_master_u10/data_count [0];
uart_master_u10/data_count [1];
uart_master_u10/data_count [2];
uart_master_u10/data_count [3];
uart_master_u10/data_count [4];
uart_master_u10/last_state [0];
uart_master_u10/last_state [1];
uart_master_u10/last_state [2];
uart_master_u10/reg_par_data_out [0];
uart_master_u10/reg_par_data_out [1];
uart_master_u10/reg_par_data_out [2];
uart_master_u10/reg_par_data_out [3];
uart_master_u10/reg_par_data_out [4];
uart_master_u10/reg_par_data_out [5];
uart_master_u10/reg_par_data_out [6];
uart_master_u10/reg_par_data_out [7];
uart_master_u10/reg_par_data_out [8];
uart_master_u10/reg_par_data_out [9];
uart_master_u10/reg_par_data_out [10];
uart_master_u10/reg_par_data_out [19];
uart_master_u10/reg_par_data_out [20];
uart_master_u10/reg_par_data_out [21];
uart_master_u10/wait_time [0];
uart_master_u10/wait_time [1];
uart_master_u11/N443 [1];
uart_master_u11/N443 [3];
uart_master_u11/bps_count_bit [0];
uart_master_u11/bps_count_bit [1];
uart_master_u11/bps_count_bit [2];
uart_master_u11/bps_count_bit [3];
uart_master_u11/bps_count_bit [4];
uart_master_u11/bps_count_bit [5];
uart_master_u11/curr_state_reg [0];
uart_master_u11/curr_state_reg [1];
uart_master_u11/curr_state_reg [2];
uart_master_u11/curr_state_reg [3];
uart_master_u11/curr_state_reg [4];
uart_master_u11/curr_state_reg [5];
uart_master_u11/data_count [0];
uart_master_u11/data_count [1];
uart_master_u11/data_count [2];
uart_master_u11/data_count [3];
uart_master_u11/data_count [4];
uart_master_u11/last_state [0];
uart_master_u11/last_state [1];
uart_master_u11/last_state [2];
uart_master_u11/reg_par_data_out [0];
uart_master_u11/reg_par_data_out [1];
uart_master_u11/reg_par_data_out [2];
uart_master_u11/reg_par_data_out [3];
uart_master_u11/reg_par_data_out [4];
uart_master_u11/reg_par_data_out [5];
uart_master_u11/reg_par_data_out [6];
uart_master_u11/reg_par_data_out [7];
uart_master_u11/reg_par_data_out [8];
uart_master_u11/reg_par_data_out [9];
uart_master_u11/reg_par_data_out [10];
uart_master_u11/reg_par_data_out [19];
uart_master_u11/reg_par_data_out [20];
uart_master_u11/reg_par_data_out [21];
uart_master_u11/wait_time [0];
uart_master_u11/wait_time [1];
uart_master_u12/N443 [1];
uart_master_u12/N443 [3];
uart_master_u12/bps_count_bit [0];
uart_master_u12/bps_count_bit [1];
uart_master_u12/bps_count_bit [2];
uart_master_u12/bps_count_bit [3];
uart_master_u12/bps_count_bit [4];
uart_master_u12/bps_count_bit [5];
uart_master_u12/curr_state_reg [0];
uart_master_u12/curr_state_reg [1];
uart_master_u12/curr_state_reg [2];
uart_master_u12/curr_state_reg [3];
uart_master_u12/curr_state_reg [4];
uart_master_u12/curr_state_reg [5];
uart_master_u12/data_count [0];
uart_master_u12/data_count [1];
uart_master_u12/data_count [2];
uart_master_u12/data_count [3];
uart_master_u12/data_count [4];
uart_master_u12/last_state [0];
uart_master_u12/last_state [1];
uart_master_u12/last_state [2];
uart_master_u12/reg_par_data_out [0];
uart_master_u12/reg_par_data_out [1];
uart_master_u12/reg_par_data_out [2];
uart_master_u12/reg_par_data_out [3];
uart_master_u12/reg_par_data_out [4];
uart_master_u12/reg_par_data_out [5];
uart_master_u12/reg_par_data_out [6];
uart_master_u12/reg_par_data_out [7];
uart_master_u12/reg_par_data_out [8];
uart_master_u12/reg_par_data_out [9];
uart_master_u12/reg_par_data_out [10];
uart_master_u12/reg_par_data_out [19];
uart_master_u12/reg_par_data_out [20];
uart_master_u12/reg_par_data_out [21];
uart_master_u12/wait_time [0];
uart_master_u12/wait_time [1];
usb_en[0];
usb_en[1];
usb_en[2];
usb_en[3];
w_bp_to_mb_mcio0_data[0];
w_bp_to_mb_mcio0_data[1];
w_bp_to_mb_mcio0_data[2];
w_bp_to_mb_mcio0_data[3];
w_bp_to_mb_mcio0_data[4];
w_bp_to_mb_mcio0_data[5];
w_bp_to_mb_mcio0_data[6];
w_bp_to_mb_mcio0_data[7];
w_bp_to_mb_mcio2_data[0];
w_bp_to_mb_mcio2_data[1];
w_bp_to_mb_mcio2_data[2];
w_bp_to_mb_mcio2_data[3];
w_bp_to_mb_mcio2_data[4];
w_bp_to_mb_mcio2_data[5];
w_bp_to_mb_mcio2_data[6];
w_bp_to_mb_mcio2_data[7];
w_bp_to_mb_mcio3_data[0];
w_bp_to_mb_mcio3_data[1];
w_bp_to_mb_mcio3_data[2];
w_bp_to_mb_mcio3_data[3];
w_bp_to_mb_mcio3_data[4];
w_bp_to_mb_mcio3_data[5];
w_bp_to_mb_mcio3_data[6];
w_bp_to_mb_mcio3_data[7];
w_bp_to_mb_mcio4_data[0];
w_bp_to_mb_mcio4_data[1];
w_bp_to_mb_mcio4_data[2];
w_bp_to_mb_mcio4_data[3];
w_bp_to_mb_mcio4_data[4];
w_bp_to_mb_mcio4_data[5];
w_bp_to_mb_mcio4_data[6];
w_bp_to_mb_mcio4_data[7];
w_bp_to_mb_mcio5_data[0];
w_bp_to_mb_mcio5_data[1];
w_bp_to_mb_mcio5_data[2];
w_bp_to_mb_mcio5_data[3];
w_bp_to_mb_mcio5_data[4];
w_bp_to_mb_mcio5_data[5];
w_bp_to_mb_mcio5_data[6];
w_bp_to_mb_mcio5_data[7];
w_bp_to_mb_mcio7_data[0];
w_bp_to_mb_mcio7_data[1];
w_bp_to_mb_mcio7_data[2];
w_bp_to_mb_mcio7_data[3];
w_bp_to_mb_mcio7_data[4];
w_bp_to_mb_mcio7_data[5];
w_bp_to_mb_mcio7_data[6];
w_bp_to_mb_mcio7_data[7];
w_bp_to_mb_mcio8_data[0];
w_bp_to_mb_mcio8_data[1];
w_bp_to_mb_mcio8_data[2];
w_bp_to_mb_mcio8_data[3];
w_bp_to_mb_mcio8_data[4];
w_bp_to_mb_mcio8_data[5];
w_bp_to_mb_mcio8_data[6];
w_bp_to_mb_mcio8_data[7];
w_bp_to_mb_mcio9_data[0];
w_bp_to_mb_mcio9_data[1];
w_bp_to_mb_mcio9_data[2];
w_bp_to_mb_mcio9_data[3];
w_bp_to_mb_mcio9_data[4];
w_bp_to_mb_mcio9_data[5];
w_bp_to_mb_mcio9_data[6];
w_bp_to_mb_mcio9_data[7];
w_bp_to_mb_mcio11_data[0];
w_bp_to_mb_mcio11_data[1];
w_bp_to_mb_mcio11_data[2];
w_bp_to_mb_mcio11_data[3];
w_bp_to_mb_mcio11_data[4];
w_bp_to_mb_mcio11_data[5];
w_bp_to_mb_mcio11_data[6];
w_bp_to_mb_mcio11_data[7];
wrdata[0];
wrdata[1];
wrdata[2];
wrdata[3];
wrdata[4];
wrdata[5];
wrdata[6];
wrdata[7];

Clock
i_CLK_C42_IN_25M;1000
clk_50m;1001
clk_25m;1002


