#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Dec 12 20:00:17 2016
# Process ID: 8148
# Current directory: C:/Users/GUGE/Desktop/ID_scrolliing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4864 C:\Users\GUGE\Desktop\ID_scrolliing\ID_scrolliing.xpr
# Log file: C:/Users/GUGE/Desktop/ID_scrolliing/vivado.log
# Journal file: C:/Users/GUGE/Desktop/ID_scrolliing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2016.3/data/ip'.
file mkdir C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new
close [ open C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll.v w ]
add_files C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll.v
remove_files  C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll.v
close [ open C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/inv.v w ]
add_files C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/inv.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/nand.v w ]
add_files C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/nand.v
remove_files  C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/nand.v
close [ open C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/nand_gate.v w ]
add_files C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/nand_gate.v
remove_files  C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/inv.v
remove_files  C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/nand_gate.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v w ]
add_files C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v" into library work [C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v:1]
[Mon Dec 12 21:13:28 2016] Launched synth_1...
Run output will be captured here: C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticpg236-1L
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.410 ; gain = 238.641
set_property IOSTANDARD LVCMOS33 [get_ports [list {a_to_g[6]} {a_to_g[5]} {a_to_g[4]} {a_to_g[3]} {a_to_g[2]} {a_to_g[1]} {a_to_g[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {an[3]} {an[2]} {an[1]} {an[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clr]]
set_property IOSTANDARD LVCMOS33 [get_ports [list dp]]
place_ports {a_to_g[6]} W7
place_ports {a_to_g[5]} W6
place_ports {a_to_g[4]} U8
place_ports {a_to_g[3]} V8
place_ports {a_to_g[2]} U5
place_ports {a_to_g[1]} V5
place_ports {a_to_g[0]} U7
place_ports dp V7
place_ports {an[3]} W4
place_ports {an[2]} V4
place_ports {an[1]} U4
place_ports {an[0]} U2
place_ports clk W5
place_ports clr R2
file mkdir C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/constrs_1/new
close [ open C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/constrs_1/new/ID_scrolling.xdc w ]
add_files -fileset constrs_1 C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/constrs_1/new/ID_scrolling.xdc
set_property target_constrs_file C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/constrs_1/new/ID_scrolling.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec 12 21:21:36 2016] Launched synth_1...
Run output will be captured here: C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.runs/synth_1/runme.log
[Mon Dec 12 21:21:36 2016] Launched impl_1...
Run output will be captured here: C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183795004A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183795004A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795004A
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.runs/impl_1/scroll_top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183795004A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183795004A
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Mon Dec 12 21:28:07 2016] Launched impl_1...
Run output will be captured here: C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec 12 21:28:56 2016] Launched synth_1...
Run output will be captured here: C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.runs/synth_1/runme.log
[Mon Dec 12 21:28:56 2016] Launched impl_1...
Run output will be captured here: C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec 12 21:29:24 2016] Launched synth_1...
Run output will be captured here: C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.runs/synth_1/runme.log
[Mon Dec 12 21:29:24 2016] Launched impl_1...
Run output will be captured here: C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v" into library work [C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.srcs/sources_1/new/scroll_top.v:1]
[Mon Dec 12 21:29:50 2016] Launched synth_1...
Run output will be captured here: C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.runs/synth_1/runme.log
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at TCP:localhost:3121.
 Targets(s) ", jsn-Basys3-210183795004A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183795004A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183795004A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795004A
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec 12 21:30:55 2016] Launched synth_1...
Run output will be captured here: C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.runs/synth_1/runme.log
[Mon Dec 12 21:30:55 2016] Launched impl_1...
Run output will be captured here: C:/Users/GUGE/Desktop/ID_scrolliing/ID_scrolliing.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 21:31:26 2016...
