<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>GTX transceivers &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Configuration registers" href="config.html" />
    <link rel="prev" title="GTP transceivers" href="gtp.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Virtex 5</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="geometry.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">Interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3"><a class="reference internal" href="io.html">Input/Output</a></li>
<li class="toctree-l3"><a class="reference internal" href="center.html">Configuration Center</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="cmt.html">Clock management tile</a></li>
<li class="toctree-l3"><a class="reference internal" href="ppc.html">PowerPC cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="emac.html">Ethernet MACs</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcie.html">PCI Express cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtp.html">GTP transceivers</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">GTX transceivers</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#bitstream">Bitstream</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Virtex 5</a></li>
      <li class="breadcrumb-item active">GTX transceivers</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex5/gtx.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="gtx-transceivers">
<span id="virtex5-gtx"></span><h1>GTX transceivers<a class="headerlink" href="#gtx-transceivers" title="Link to this heading"></a></h1>
<div class="admonition-todo admonition" id="id1">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
<section id="bitstream">
<h2>Bitstream<a class="headerlink" href="#bitstream" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">GTX bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">GTX bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:ENABLE64" title="CRC32_0:ENABLE64">CRC32_0:ENABLE64</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[31]">CRC32_0:CRC_INIT[31]</a></td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[30]">CRC32_0:CRC_INIT[30]</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[29]">CRC32_0:CRC_INIT[29]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[28]">CRC32_0:CRC_INIT[28]</a></td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[27]">CRC32_0:CRC_INIT[27]</a></td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[26]">CRC32_0:CRC_INIT[26]</a></td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[25]">CRC32_0:CRC_INIT[25]</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[24]">CRC32_0:CRC_INIT[24]</a></td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[23]">CRC32_0:CRC_INIT[23]</a></td><td>-</td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[22]">CRC32_0:CRC_INIT[22]</a></td><td>-</td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[21]">CRC32_0:CRC_INIT[21]</a></td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[20]">CRC32_0:CRC_INIT[20]</a></td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[19]">CRC32_0:CRC_INIT[19]</a></td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[18]">CRC32_0:CRC_INIT[18]</a></td><td>-</td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[17]">CRC32_0:CRC_INIT[17]</a></td><td>-</td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[16]">CRC32_0:CRC_INIT[16]</a></td><td>-</td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[15]">CRC32_0:CRC_INIT[15]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[14]">CRC32_0:CRC_INIT[14]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[13]">CRC32_0:CRC_INIT[13]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[12]">CRC32_0:CRC_INIT[12]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 3</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[11]">CRC32_0:CRC_INIT[11]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[10]">CRC32_0:CRC_INIT[10]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[9]">CRC32_0:CRC_INIT[9]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[8]">CRC32_0:CRC_INIT[8]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[7]">CRC32_0:CRC_INIT[7]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[6]">CRC32_0:CRC_INIT[6]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[5]">CRC32_0:CRC_INIT[5]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[4]">CRC32_0:CRC_INIT[4]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[3]">CRC32_0:CRC_INIT[3]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[2]">CRC32_0:CRC_INIT[2]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[1]">CRC32_0:CRC_INIT[1]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_0:CRC_INIT" title="CRC32_0:CRC_INIT[0]">CRC32_0:CRC_INIT[0]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">GTX bittile 4</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX bittile 5</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP00" title="GTX_DUAL:DRP00[1]">GTX_DUAL:DRP00[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RXSYNC_CFG_1" title="GTX_DUAL:PMA_RXSYNC_CFG_1[5]">GTX_DUAL:PMA_RXSYNC_CFG_1[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP00" title="GTX_DUAL:DRP00[0]">GTX_DUAL:DRP00[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RXSYNC_CFG_1" title="GTX_DUAL:PMA_RXSYNC_CFG_1[6]">GTX_DUAL:PMA_RXSYNC_CFG_1[6]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP00" title="GTX_DUAL:DRP00[2]">GTX_DUAL:DRP00[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RXSYNC_CFG_1" title="GTX_DUAL:PMA_RXSYNC_CFG_1[4]">GTX_DUAL:PMA_RXSYNC_CFG_1[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP00" title="GTX_DUAL:DRP00[3]">GTX_DUAL:DRP00[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RXSYNC_CFG_1" title="GTX_DUAL:PMA_RXSYNC_CFG_1[3]">GTX_DUAL:PMA_RXSYNC_CFG_1[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP00" title="GTX_DUAL:DRP00[5]">GTX_DUAL:DRP00[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RXSYNC_CFG_1" title="GTX_DUAL:PMA_RXSYNC_CFG_1[1]">GTX_DUAL:PMA_RXSYNC_CFG_1[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP00" title="GTX_DUAL:DRP00[4]">GTX_DUAL:DRP00[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RXSYNC_CFG_1" title="GTX_DUAL:PMA_RXSYNC_CFG_1[2]">GTX_DUAL:PMA_RXSYNC_CFG_1[2]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP00" title="GTX_DUAL:DRP00[6]">GTX_DUAL:DRP00[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RXSYNC_CFG_1" title="GTX_DUAL:PMA_RXSYNC_CFG_1[0]">GTX_DUAL:PMA_RXSYNC_CFG_1[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP00" title="GTX_DUAL:DRP00[7]">GTX_DUAL:DRP00[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[19]">GTX_DUAL:PMA_TX_CFG_1[19]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP00" title="GTX_DUAL:DRP00[9]">GTX_DUAL:DRP00[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[17]">GTX_DUAL:PMA_TX_CFG_1[17]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP00" title="GTX_DUAL:DRP00[8]">GTX_DUAL:DRP00[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[18]">GTX_DUAL:PMA_TX_CFG_1[18]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP00" title="GTX_DUAL:DRP00[10]">GTX_DUAL:DRP00[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[16]">GTX_DUAL:PMA_TX_CFG_1[16]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP00" title="GTX_DUAL:DRP00[11]">GTX_DUAL:DRP00[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[15]">GTX_DUAL:PMA_TX_CFG_1[15]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP00" title="GTX_DUAL:DRP00[13]">GTX_DUAL:DRP00[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[13]">GTX_DUAL:PMA_TX_CFG_1[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP00" title="GTX_DUAL:DRP00[12]">GTX_DUAL:DRP00[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[14]">GTX_DUAL:PMA_TX_CFG_1[14]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP00" title="GTX_DUAL:DRP00[14]">GTX_DUAL:DRP00[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[12]">GTX_DUAL:PMA_TX_CFG_1[12]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP00" title="GTX_DUAL:DRP00[15]">GTX_DUAL:DRP00[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[11]">GTX_DUAL:PMA_TX_CFG_1[11]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP01" title="GTX_DUAL:DRP01[1]">GTX_DUAL:DRP01[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[9]">GTX_DUAL:PMA_TX_CFG_1[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP01" title="GTX_DUAL:DRP01[0]">GTX_DUAL:DRP01[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[10]">GTX_DUAL:PMA_TX_CFG_1[10]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP01" title="GTX_DUAL:DRP01[2]">GTX_DUAL:DRP01[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[8]">GTX_DUAL:PMA_TX_CFG_1[8]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP01" title="GTX_DUAL:DRP01[3]">GTX_DUAL:DRP01[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[7]">GTX_DUAL:PMA_TX_CFG_1[7]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP01" title="GTX_DUAL:DRP01[5]">GTX_DUAL:DRP01[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[5]">GTX_DUAL:PMA_TX_CFG_1[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP01" title="GTX_DUAL:DRP01[4]">GTX_DUAL:DRP01[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[6]">GTX_DUAL:PMA_TX_CFG_1[6]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP01" title="GTX_DUAL:DRP01[6]">GTX_DUAL:DRP01[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[4]">GTX_DUAL:PMA_TX_CFG_1[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP01" title="GTX_DUAL:DRP01[7]">GTX_DUAL:DRP01[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[3]">GTX_DUAL:PMA_TX_CFG_1[3]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP01" title="GTX_DUAL:DRP01[9]">GTX_DUAL:DRP01[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[1]">GTX_DUAL:PMA_TX_CFG_1[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP01" title="GTX_DUAL:DRP01[8]">GTX_DUAL:DRP01[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[2]">GTX_DUAL:PMA_TX_CFG_1[2]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP01" title="GTX_DUAL:DRP01[10]">GTX_DUAL:DRP01[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1" title="GTX_DUAL:PMA_TX_CFG_1[0]">GTX_DUAL:PMA_TX_CFG_1[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CM_TRIM_1" title="GTX_DUAL:CM_TRIM_1[1]">GTX_DUAL:CM_TRIM_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP01" title="GTX_DUAL:DRP01[11]">GTX_DUAL:DRP01[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_1" title="GTX_DUAL:DFE_CFG_1[9]">GTX_DUAL:DFE_CFG_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP01" title="GTX_DUAL:DRP01[13]">GTX_DUAL:DRP01[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CM_TRIM_1" title="GTX_DUAL:CM_TRIM_1[0]">GTX_DUAL:CM_TRIM_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP01" title="GTX_DUAL:DRP01[12]">GTX_DUAL:DRP01[12]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_1" title="GTX_DUAL:DFE_CFG_1[8]">GTX_DUAL:DFE_CFG_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP01" title="GTX_DUAL:DRP01[14]">GTX_DUAL:DRP01[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_1" title="GTX_DUAL:DFE_CFG_1[7]">GTX_DUAL:DFE_CFG_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP01" title="GTX_DUAL:DRP01[15]">GTX_DUAL:DRP01[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_1" title="GTX_DUAL:DFE_CFG_1[5]">GTX_DUAL:DFE_CFG_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP02" title="GTX_DUAL:DRP02[1]">GTX_DUAL:DRP02[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_1" title="GTX_DUAL:DFE_CFG_1[6]">GTX_DUAL:DFE_CFG_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP02" title="GTX_DUAL:DRP02[0]">GTX_DUAL:DRP02[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_1" title="GTX_DUAL:DFE_CFG_1[4]">GTX_DUAL:DFE_CFG_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP02" title="GTX_DUAL:DRP02[2]">GTX_DUAL:DRP02[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_1" title="GTX_DUAL:DFE_CFG_1[3]">GTX_DUAL:DFE_CFG_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP02" title="GTX_DUAL:DRP02[3]">GTX_DUAL:DRP02[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_1" title="GTX_DUAL:DFE_CFG_1[1]">GTX_DUAL:DFE_CFG_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP02" title="GTX_DUAL:DRP02[5]">GTX_DUAL:DRP02[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_1" title="GTX_DUAL:DFE_CFG_1[2]">GTX_DUAL:DFE_CFG_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP02" title="GTX_DUAL:DRP02[4]">GTX_DUAL:DRP02[4]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_1" title="GTX_DUAL:DFE_CFG_1[0]">GTX_DUAL:DFE_CFG_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP02" title="GTX_DUAL:DRP02[6]">GTX_DUAL:DRP02[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP02" title="GTX_DUAL:DRP02[7]">GTX_DUAL:DRP02[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TXGEARBOX_USE_1" title="GTX_DUAL:TXGEARBOX_USE_1">GTX_DUAL:TXGEARBOX_USE_1</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP02" title="GTX_DUAL:DRP02[9]">GTX_DUAL:DRP02[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:GEARBOX_ENDEC_1" title="GTX_DUAL:GEARBOX_ENDEC_1[2]">GTX_DUAL:GEARBOX_ENDEC_1[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP02" title="GTX_DUAL:DRP02[8]">GTX_DUAL:DRP02[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RXGEARBOX_USE_1" title="GTX_DUAL:RXGEARBOX_USE_1">GTX_DUAL:RXGEARBOX_USE_1</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP02" title="GTX_DUAL:DRP02[10]">GTX_DUAL:DRP02[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:GEARBOX_ENDEC_1" title="GTX_DUAL:GEARBOX_ENDEC_1[1]">GTX_DUAL:GEARBOX_ENDEC_1[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP02" title="GTX_DUAL:DRP02[11]">GTX_DUAL:DRP02[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:GEARBOX_ENDEC_1" title="GTX_DUAL:GEARBOX_ENDEC_1[0]">GTX_DUAL:GEARBOX_ENDEC_1[0]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CB2_INH_CC_PERIOD_1" title="GTX_DUAL:CB2_INH_CC_PERIOD_1[3]">GTX_DUAL:CB2_INH_CC_PERIOD_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP02" title="GTX_DUAL:DRP02[13]">GTX_DUAL:DRP02[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_KEEP_ALIGN_1" title="GTX_DUAL:CHAN_BOND_KEEP_ALIGN_1">GTX_DUAL:CHAN_BOND_KEEP_ALIGN_1</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP02" title="GTX_DUAL:DRP02[12]">GTX_DUAL:DRP02[12]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CB2_INH_CC_PERIOD_1" title="GTX_DUAL:CB2_INH_CC_PERIOD_1[2]">GTX_DUAL:CB2_INH_CC_PERIOD_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP02" title="GTX_DUAL:DRP02[14]">GTX_DUAL:DRP02[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CB2_INH_CC_PERIOD_1" title="GTX_DUAL:CB2_INH_CC_PERIOD_1[1]">GTX_DUAL:CB2_INH_CC_PERIOD_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP02" title="GTX_DUAL:DRP02[15]">GTX_DUAL:DRP02[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP03" title="GTX_DUAL:DRP03[1]">GTX_DUAL:DRP03[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_IDLE_LO_CNT_1" title="GTX_DUAL:RX_IDLE_LO_CNT_1[3]">GTX_DUAL:RX_IDLE_LO_CNT_1[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CB2_INH_CC_PERIOD_1" title="GTX_DUAL:CB2_INH_CC_PERIOD_1[0]">GTX_DUAL:CB2_INH_CC_PERIOD_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP03" title="GTX_DUAL:DRP03[0]">GTX_DUAL:DRP03[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP03" title="GTX_DUAL:DRP03[2]">GTX_DUAL:DRP03[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_IDLE_LO_CNT_1" title="GTX_DUAL:RX_IDLE_LO_CNT_1[2]">GTX_DUAL:RX_IDLE_LO_CNT_1[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP03" title="GTX_DUAL:DRP03[3]">GTX_DUAL:DRP03[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_IDLE_LO_CNT_1" title="GTX_DUAL:RX_IDLE_LO_CNT_1[1]">GTX_DUAL:RX_IDLE_LO_CNT_1[1]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP03" title="GTX_DUAL:DRP03[5]">GTX_DUAL:DRP03[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP03" title="GTX_DUAL:DRP03[4]">GTX_DUAL:DRP03[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_IDLE_LO_CNT_1" title="GTX_DUAL:RX_IDLE_LO_CNT_1[0]">GTX_DUAL:RX_IDLE_LO_CNT_1[0]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP03" title="GTX_DUAL:DRP03[6]">GTX_DUAL:DRP03[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_IDLE_HI_CNT_1" title="GTX_DUAL:RX_IDLE_HI_CNT_1[3]">GTX_DUAL:RX_IDLE_HI_CNT_1[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP03" title="GTX_DUAL:DRP03[7]">GTX_DUAL:DRP03[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_IDLE_HI_CNT_1" title="GTX_DUAL:RX_IDLE_HI_CNT_1[2]">GTX_DUAL:RX_IDLE_HI_CNT_1[2]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP03" title="GTX_DUAL:DRP03[9]">GTX_DUAL:DRP03[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_IDLE_HI_CNT_1" title="GTX_DUAL:RX_IDLE_HI_CNT_1[0]">GTX_DUAL:RX_IDLE_HI_CNT_1[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP03" title="GTX_DUAL:DRP03[8]">GTX_DUAL:DRP03[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_IDLE_HI_CNT_1" title="GTX_DUAL:RX_IDLE_HI_CNT_1[1]">GTX_DUAL:RX_IDLE_HI_CNT_1[1]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP03" title="GTX_DUAL:DRP03[10]">GTX_DUAL:DRP03[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP03" title="GTX_DUAL:DRP03[11]">GTX_DUAL:DRP03[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP03" title="GTX_DUAL:DRP03[13]">GTX_DUAL:DRP03[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP03" title="GTX_DUAL:DRP03[12]">GTX_DUAL:DRP03[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_EN_IDLE_RESET_BUF_1" title="GTX_DUAL:RX_EN_IDLE_RESET_BUF_1">GTX_DUAL:RX_EN_IDLE_RESET_BUF_1</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP03" title="GTX_DUAL:DRP03[14]">GTX_DUAL:DRP03[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_EN_IDLE_HOLD_DFE_1" title="GTX_DUAL:RX_EN_IDLE_HOLD_DFE_1">GTX_DUAL:RX_EN_IDLE_HOLD_DFE_1</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP03" title="GTX_DUAL:DRP03[15]">GTX_DUAL:DRP03[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_IDLE_DELAY_1" title="GTX_DUAL:TX_IDLE_DELAY_1[2]">GTX_DUAL:TX_IDLE_DELAY_1[2]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP04" title="GTX_DUAL:DRP04[1]">GTX_DUAL:DRP04[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_IDLE_DELAY_1" title="GTX_DUAL:TX_IDLE_DELAY_1[0]">GTX_DUAL:TX_IDLE_DELAY_1[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP04" title="GTX_DUAL:DRP04[0]">GTX_DUAL:DRP04[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_IDLE_DELAY_1" title="GTX_DUAL:TX_IDLE_DELAY_1[1]">GTX_DUAL:TX_IDLE_DELAY_1[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP04" title="GTX_DUAL:DRP04[2]">GTX_DUAL:DRP04[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLKINDC_B" title="GTX_DUAL:CLKINDC_B">GTX_DUAL:CLKINDC_B</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP04" title="GTX_DUAL:DRP04[3]">GTX_DUAL:DRP04[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP04" title="GTX_DUAL:DRP04[5]">GTX_DUAL:DRP04[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MUX.CLKIN" title="GTX_DUAL:MUX.CLKIN[1]">GTX_DUAL:MUX.CLKIN[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP04" title="GTX_DUAL:DRP04[4]">GTX_DUAL:DRP04[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MUX.CLKIN" title="GTX_DUAL:MUX.CLKIN[2]">GTX_DUAL:MUX.CLKIN[2]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP04" title="GTX_DUAL:DRP04[6]">GTX_DUAL:DRP04[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MUX.CLKIN" title="GTX_DUAL:MUX.CLKIN[0]">GTX_DUAL:MUX.CLKIN[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP04" title="GTX_DUAL:DRP04[7]">GTX_DUAL:DRP04[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MUX.CLKOUT_SOUTH" title="GTX_DUAL:MUX.CLKOUT_SOUTH">GTX_DUAL:MUX.CLKOUT_SOUTH</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP04" title="GTX_DUAL:DRP04[9]">GTX_DUAL:DRP04[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_DIVSEL_REF" title="GTX_DUAL:PLL_DIVSEL_REF[1]">GTX_DUAL:PLL_DIVSEL_REF[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP04" title="GTX_DUAL:DRP04[8]">GTX_DUAL:DRP04[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MUX.CLKOUT_NORTH" title="GTX_DUAL:MUX.CLKOUT_NORTH">GTX_DUAL:MUX.CLKOUT_NORTH</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP04" title="GTX_DUAL:DRP04[10]">GTX_DUAL:DRP04[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_DIVSEL_REF" title="GTX_DUAL:PLL_DIVSEL_REF[2]">GTX_DUAL:PLL_DIVSEL_REF[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP04" title="GTX_DUAL:DRP04[11]">GTX_DUAL:DRP04[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_DIVSEL_REF" title="GTX_DUAL:PLL_DIVSEL_REF[3]">GTX_DUAL:PLL_DIVSEL_REF[3]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP04" title="GTX_DUAL:DRP04[13]">GTX_DUAL:DRP04[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_DIVSEL_REF" title="GTX_DUAL:PLL_DIVSEL_REF[0]">GTX_DUAL:PLL_DIVSEL_REF[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP04" title="GTX_DUAL:DRP04[12]">GTX_DUAL:DRP04[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_DIVSEL_REF" title="GTX_DUAL:PLL_DIVSEL_REF[4]">GTX_DUAL:PLL_DIVSEL_REF[4]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP04" title="GTX_DUAL:DRP04[14]">GTX_DUAL:DRP04[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP04" title="GTX_DUAL:DRP04[15]">GTX_DUAL:DRP04[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_LKDET_CFG" title="GTX_DUAL:PLL_LKDET_CFG[2]">GTX_DUAL:PLL_LKDET_CFG[2]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP05" title="GTX_DUAL:DRP05[1]">GTX_DUAL:DRP05[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_LKDET_CFG" title="GTX_DUAL:PLL_LKDET_CFG[0]">GTX_DUAL:PLL_LKDET_CFG[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP05" title="GTX_DUAL:DRP05[0]">GTX_DUAL:DRP05[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_LKDET_CFG" title="GTX_DUAL:PLL_LKDET_CFG[1]">GTX_DUAL:PLL_LKDET_CFG[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP05" title="GTX_DUAL:DRP05[2]">GTX_DUAL:DRP05[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP05" title="GTX_DUAL:DRP05[3]">GTX_DUAL:DRP05[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_TXDIVSEL_OUT_1" title="GTX_DUAL:PLL_TXDIVSEL_OUT_1[1]">GTX_DUAL:PLL_TXDIVSEL_OUT_1[1]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP05" title="GTX_DUAL:DRP05[5]">GTX_DUAL:DRP05[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP05" title="GTX_DUAL:DRP05[4]">GTX_DUAL:DRP05[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_TXDIVSEL_OUT_1" title="GTX_DUAL:PLL_TXDIVSEL_OUT_1[0]">GTX_DUAL:PLL_TXDIVSEL_OUT_1[0]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP05" title="GTX_DUAL:DRP05[6]">GTX_DUAL:DRP05[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP05" title="GTX_DUAL:DRP05[7]">GTX_DUAL:DRP05[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP05" title="GTX_DUAL:DRP05[9]">GTX_DUAL:DRP05[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[26]">GTX_DUAL:PMA_COM_CFG[26]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP05" title="GTX_DUAL:DRP05[8]">GTX_DUAL:DRP05[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[21]">GTX_DUAL:PMA_COM_CFG[21]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP05" title="GTX_DUAL:DRP05[10]">GTX_DUAL:DRP05[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[25]">GTX_DUAL:PMA_COM_CFG[25]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP05" title="GTX_DUAL:DRP05[11]">GTX_DUAL:DRP05[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[24]">GTX_DUAL:PMA_COM_CFG[24]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP05" title="GTX_DUAL:DRP05[13]">GTX_DUAL:DRP05[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[22]">GTX_DUAL:PMA_COM_CFG[22]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP05" title="GTX_DUAL:DRP05[12]">GTX_DUAL:DRP05[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[23]">GTX_DUAL:PMA_COM_CFG[23]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP05" title="GTX_DUAL:DRP05[14]">GTX_DUAL:DRP05[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RCV_TERM_VTTRX_1" title="GTX_DUAL:RCV_TERM_VTTRX_1">GTX_DUAL:RCV_TERM_VTTRX_1</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP05" title="GTX_DUAL:DRP05[15]">GTX_DUAL:DRP05[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RCV_TERM_GND_1" title="GTX_DUAL:RCV_TERM_GND_1">GTX_DUAL:RCV_TERM_GND_1</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:AC_CAP_DIS_1" title="GTX_DUAL:AC_CAP_DIS_1">GTX_DUAL:AC_CAP_DIS_1</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP06" title="GTX_DUAL:DRP06[1]">GTX_DUAL:DRP06[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP06" title="GTX_DUAL:DRP06[0]">GTX_DUAL:DRP06[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP06" title="GTX_DUAL:DRP06[2]">GTX_DUAL:DRP06[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[12]">GTX_DUAL:PMA_RX_CFG_0[12]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP06" title="GTX_DUAL:DRP06[3]">GTX_DUAL:DRP06[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[24]">GTX_DUAL:PMA_RX_CFG_0[24]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP06" title="GTX_DUAL:DRP06[5]">GTX_DUAL:DRP06[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[0]">GTX_DUAL:PMA_RX_CFG_0[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP06" title="GTX_DUAL:DRP06[4]">GTX_DUAL:DRP06[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[1]">GTX_DUAL:PMA_RX_CFG_0[1]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP06" title="GTX_DUAL:DRP06[6]">GTX_DUAL:DRP06[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[11]">GTX_DUAL:PMA_RX_CFG_0[11]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP06" title="GTX_DUAL:DRP06[7]">GTX_DUAL:DRP06[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[22]">GTX_DUAL:PMA_RX_CFG_1[22]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP06" title="GTX_DUAL:DRP06[9]">GTX_DUAL:DRP06[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[20]">GTX_DUAL:PMA_RX_CFG_1[20]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP06" title="GTX_DUAL:DRP06[8]">GTX_DUAL:DRP06[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[21]">GTX_DUAL:PMA_RX_CFG_1[21]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP06" title="GTX_DUAL:DRP06[10]">GTX_DUAL:DRP06[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[19]">GTX_DUAL:PMA_RX_CFG_1[19]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP06" title="GTX_DUAL:DRP06[11]">GTX_DUAL:DRP06[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[18]">GTX_DUAL:PMA_RX_CFG_1[18]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP06" title="GTX_DUAL:DRP06[13]">GTX_DUAL:DRP06[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[16]">GTX_DUAL:PMA_RX_CFG_1[16]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP06" title="GTX_DUAL:DRP06[12]">GTX_DUAL:DRP06[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[17]">GTX_DUAL:PMA_RX_CFG_1[17]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP06" title="GTX_DUAL:DRP06[14]">GTX_DUAL:DRP06[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[15]">GTX_DUAL:PMA_RX_CFG_1[15]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP06" title="GTX_DUAL:DRP06[15]">GTX_DUAL:DRP06[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[14]">GTX_DUAL:PMA_RX_CFG_1[14]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP07" title="GTX_DUAL:DRP07[1]">GTX_DUAL:DRP07[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_CDR_FORCE_ROTATE_1" title="GTX_DUAL:RX_CDR_FORCE_ROTATE_1">GTX_DUAL:RX_CDR_FORCE_ROTATE_1</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP07" title="GTX_DUAL:DRP07[0]">GTX_DUAL:DRP07[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[13]">GTX_DUAL:PMA_RX_CFG_1[13]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP07" title="GTX_DUAL:DRP07[2]">GTX_DUAL:DRP07[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[5]">GTX_DUAL:PMA_RX_CFG_1[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP07" title="GTX_DUAL:DRP07[3]">GTX_DUAL:DRP07[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[4]">GTX_DUAL:PMA_RX_CFG_1[4]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP07" title="GTX_DUAL:DRP07[5]">GTX_DUAL:DRP07[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[2]">GTX_DUAL:PMA_RX_CFG_1[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP07" title="GTX_DUAL:DRP07[4]">GTX_DUAL:DRP07[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[3]">GTX_DUAL:PMA_RX_CFG_1[3]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP07" title="GTX_DUAL:DRP07[6]">GTX_DUAL:DRP07[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[23]">GTX_DUAL:PMA_RX_CFG_0[23]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP07" title="GTX_DUAL:DRP07[7]">GTX_DUAL:DRP07[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[10]">GTX_DUAL:PMA_RX_CFG_1[10]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP07" title="GTX_DUAL:DRP07[9]">GTX_DUAL:DRP07[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[8]">GTX_DUAL:PMA_RX_CFG_1[8]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP07" title="GTX_DUAL:DRP07[8]">GTX_DUAL:DRP07[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[9]">GTX_DUAL:PMA_RX_CFG_1[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP07" title="GTX_DUAL:DRP07[10]">GTX_DUAL:DRP07[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[7]">GTX_DUAL:PMA_RX_CFG_1[7]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP07" title="GTX_DUAL:DRP07[11]">GTX_DUAL:DRP07[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[6]">GTX_DUAL:PMA_RX_CFG_1[6]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_1[1]">GTX_DUAL:CHAN_BOND_SEQ_2_4_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP07" title="GTX_DUAL:DRP07[13]">GTX_DUAL:DRP07[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_1[0]">GTX_DUAL:CHAN_BOND_SEQ_2_4_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP07" title="GTX_DUAL:DRP07[12]">GTX_DUAL:DRP07[12]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_1[2]">GTX_DUAL:CHAN_BOND_SEQ_2_4_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP07" title="GTX_DUAL:DRP07[14]">GTX_DUAL:DRP07[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_1[3]">GTX_DUAL:CHAN_BOND_SEQ_2_4_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP07" title="GTX_DUAL:DRP07[15]">GTX_DUAL:DRP07[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX bittile 6</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_1[5]">GTX_DUAL:CHAN_BOND_SEQ_2_4_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP08" title="GTX_DUAL:DRP08[1]">GTX_DUAL:DRP08[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_1[4]">GTX_DUAL:CHAN_BOND_SEQ_2_4_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP08" title="GTX_DUAL:DRP08[0]">GTX_DUAL:DRP08[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_1[6]">GTX_DUAL:CHAN_BOND_SEQ_2_4_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP08" title="GTX_DUAL:DRP08[2]">GTX_DUAL:DRP08[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_1[7]">GTX_DUAL:CHAN_BOND_SEQ_2_4_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP08" title="GTX_DUAL:DRP08[3]">GTX_DUAL:DRP08[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_1[9]">GTX_DUAL:CHAN_BOND_SEQ_2_4_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP08" title="GTX_DUAL:DRP08[5]">GTX_DUAL:DRP08[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_1[8]">GTX_DUAL:CHAN_BOND_SEQ_2_4_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP08" title="GTX_DUAL:DRP08[4]">GTX_DUAL:DRP08[4]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_1[0]">GTX_DUAL:CHAN_BOND_SEQ_2_3_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP08" title="GTX_DUAL:DRP08[6]">GTX_DUAL:DRP08[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_1[1]">GTX_DUAL:CHAN_BOND_SEQ_2_3_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP08" title="GTX_DUAL:DRP08[7]">GTX_DUAL:DRP08[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_1[3]">GTX_DUAL:CHAN_BOND_SEQ_2_3_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP08" title="GTX_DUAL:DRP08[9]">GTX_DUAL:DRP08[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_1[2]">GTX_DUAL:CHAN_BOND_SEQ_2_3_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP08" title="GTX_DUAL:DRP08[8]">GTX_DUAL:DRP08[8]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_1[4]">GTX_DUAL:CHAN_BOND_SEQ_2_3_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP08" title="GTX_DUAL:DRP08[10]">GTX_DUAL:DRP08[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_1[5]">GTX_DUAL:CHAN_BOND_SEQ_2_3_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP08" title="GTX_DUAL:DRP08[11]">GTX_DUAL:DRP08[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_1[7]">GTX_DUAL:CHAN_BOND_SEQ_2_3_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP08" title="GTX_DUAL:DRP08[13]">GTX_DUAL:DRP08[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_1[6]">GTX_DUAL:CHAN_BOND_SEQ_2_3_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP08" title="GTX_DUAL:DRP08[12]">GTX_DUAL:DRP08[12]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_1[8]">GTX_DUAL:CHAN_BOND_SEQ_2_3_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP08" title="GTX_DUAL:DRP08[14]">GTX_DUAL:DRP08[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP08" title="GTX_DUAL:DRP08[15]">GTX_DUAL:DRP08[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP09" title="GTX_DUAL:DRP09[1]">GTX_DUAL:DRP09[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_1" title="GTX_DUAL:PCOMMA_10B_VALUE_1[9]">GTX_DUAL:PCOMMA_10B_VALUE_1[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP09" title="GTX_DUAL:DRP09[0]">GTX_DUAL:DRP09[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCI_EXPRESS_MODE_1" title="GTX_DUAL:PCI_EXPRESS_MODE_1">GTX_DUAL:PCI_EXPRESS_MODE_1</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP09" title="GTX_DUAL:DRP09[2]">GTX_DUAL:DRP09[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_1" title="GTX_DUAL:PCOMMA_10B_VALUE_1[8]">GTX_DUAL:PCOMMA_10B_VALUE_1[8]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP09" title="GTX_DUAL:DRP09[3]">GTX_DUAL:DRP09[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_1" title="GTX_DUAL:PCOMMA_10B_VALUE_1[7]">GTX_DUAL:PCOMMA_10B_VALUE_1[7]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP09" title="GTX_DUAL:DRP09[5]">GTX_DUAL:DRP09[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_1" title="GTX_DUAL:PCOMMA_10B_VALUE_1[5]">GTX_DUAL:PCOMMA_10B_VALUE_1[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP09" title="GTX_DUAL:DRP09[4]">GTX_DUAL:DRP09[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_1" title="GTX_DUAL:PCOMMA_10B_VALUE_1[6]">GTX_DUAL:PCOMMA_10B_VALUE_1[6]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP09" title="GTX_DUAL:DRP09[6]">GTX_DUAL:DRP09[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_1" title="GTX_DUAL:PCOMMA_10B_VALUE_1[4]">GTX_DUAL:PCOMMA_10B_VALUE_1[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP09" title="GTX_DUAL:DRP09[7]">GTX_DUAL:DRP09[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_1" title="GTX_DUAL:PCOMMA_10B_VALUE_1[3]">GTX_DUAL:PCOMMA_10B_VALUE_1[3]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP09" title="GTX_DUAL:DRP09[9]">GTX_DUAL:DRP09[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_1" title="GTX_DUAL:PCOMMA_10B_VALUE_1[1]">GTX_DUAL:PCOMMA_10B_VALUE_1[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP09" title="GTX_DUAL:DRP09[8]">GTX_DUAL:DRP09[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_1" title="GTX_DUAL:PCOMMA_10B_VALUE_1[2]">GTX_DUAL:PCOMMA_10B_VALUE_1[2]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP09" title="GTX_DUAL:DRP09[10]">GTX_DUAL:DRP09[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_1" title="GTX_DUAL:PCOMMA_10B_VALUE_1[0]">GTX_DUAL:PCOMMA_10B_VALUE_1[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP09" title="GTX_DUAL:DRP09[11]">GTX_DUAL:DRP09[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_DETECT_1" title="GTX_DUAL:PCOMMA_DETECT_1">GTX_DUAL:PCOMMA_DETECT_1</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP09" title="GTX_DUAL:DRP09[13]">GTX_DUAL:DRP09[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLKRCV_TRST" title="GTX_DUAL:CLKRCV_TRST">GTX_DUAL:CLKRCV_TRST</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP09" title="GTX_DUAL:DRP09[12]">GTX_DUAL:DRP09[12]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP09" title="GTX_DUAL:DRP09[14]">GTX_DUAL:DRP09[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_SATA_1" title="GTX_DUAL:PLL_SATA_1">GTX_DUAL:PLL_SATA_1</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP09" title="GTX_DUAL:DRP09[15]">GTX_DUAL:DRP09[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_RXDIVSEL_OUT_1" title="GTX_DUAL:PLL_RXDIVSEL_OUT_1[1]">GTX_DUAL:PLL_RXDIVSEL_OUT_1[1]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0A" title="GTX_DUAL:DRP0A[1]">GTX_DUAL:DRP0A[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[26]">GTX_DUAL:PMA_CDR_SCAN_1[26]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0A" title="GTX_DUAL:DRP0A[0]">GTX_DUAL:DRP0A[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_RXDIVSEL_OUT_1" title="GTX_DUAL:PLL_RXDIVSEL_OUT_1[0]">GTX_DUAL:PLL_RXDIVSEL_OUT_1[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0A" title="GTX_DUAL:DRP0A[2]">GTX_DUAL:DRP0A[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[25]">GTX_DUAL:PMA_CDR_SCAN_1[25]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0A" title="GTX_DUAL:DRP0A[3]">GTX_DUAL:DRP0A[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[24]">GTX_DUAL:PMA_CDR_SCAN_1[24]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0A" title="GTX_DUAL:DRP0A[5]">GTX_DUAL:DRP0A[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[22]">GTX_DUAL:PMA_CDR_SCAN_1[22]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0A" title="GTX_DUAL:DRP0A[4]">GTX_DUAL:DRP0A[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[23]">GTX_DUAL:PMA_CDR_SCAN_1[23]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0A" title="GTX_DUAL:DRP0A[6]">GTX_DUAL:DRP0A[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[21]">GTX_DUAL:PMA_CDR_SCAN_1[21]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0A" title="GTX_DUAL:DRP0A[7]">GTX_DUAL:DRP0A[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[20]">GTX_DUAL:PMA_CDR_SCAN_1[20]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0A" title="GTX_DUAL:DRP0A[9]">GTX_DUAL:DRP0A[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[18]">GTX_DUAL:PMA_CDR_SCAN_1[18]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0A" title="GTX_DUAL:DRP0A[8]">GTX_DUAL:DRP0A[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[19]">GTX_DUAL:PMA_CDR_SCAN_1[19]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0A" title="GTX_DUAL:DRP0A[10]">GTX_DUAL:DRP0A[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[17]">GTX_DUAL:PMA_CDR_SCAN_1[17]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0A" title="GTX_DUAL:DRP0A[11]">GTX_DUAL:DRP0A[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[16]">GTX_DUAL:PMA_CDR_SCAN_1[16]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0A" title="GTX_DUAL:DRP0A[13]">GTX_DUAL:DRP0A[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[14]">GTX_DUAL:PMA_CDR_SCAN_1[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0A" title="GTX_DUAL:DRP0A[12]">GTX_DUAL:DRP0A[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[15]">GTX_DUAL:PMA_CDR_SCAN_1[15]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0A" title="GTX_DUAL:DRP0A[14]">GTX_DUAL:DRP0A[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[13]">GTX_DUAL:PMA_CDR_SCAN_1[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0A" title="GTX_DUAL:DRP0A[15]">GTX_DUAL:DRP0A[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[12]">GTX_DUAL:PMA_CDR_SCAN_1[12]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0B" title="GTX_DUAL:DRP0B[1]">GTX_DUAL:DRP0B[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[10]">GTX_DUAL:PMA_CDR_SCAN_1[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0B" title="GTX_DUAL:DRP0B[0]">GTX_DUAL:DRP0B[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[11]">GTX_DUAL:PMA_CDR_SCAN_1[11]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0B" title="GTX_DUAL:DRP0B[2]">GTX_DUAL:DRP0B[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[9]">GTX_DUAL:PMA_CDR_SCAN_1[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0B" title="GTX_DUAL:DRP0B[3]">GTX_DUAL:DRP0B[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[8]">GTX_DUAL:PMA_CDR_SCAN_1[8]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0B" title="GTX_DUAL:DRP0B[5]">GTX_DUAL:DRP0B[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[6]">GTX_DUAL:PMA_CDR_SCAN_1[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0B" title="GTX_DUAL:DRP0B[4]">GTX_DUAL:DRP0B[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[7]">GTX_DUAL:PMA_CDR_SCAN_1[7]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0B" title="GTX_DUAL:DRP0B[6]">GTX_DUAL:DRP0B[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[5]">GTX_DUAL:PMA_CDR_SCAN_1[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0B" title="GTX_DUAL:DRP0B[7]">GTX_DUAL:DRP0B[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[4]">GTX_DUAL:PMA_CDR_SCAN_1[4]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0B" title="GTX_DUAL:DRP0B[9]">GTX_DUAL:DRP0B[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[2]">GTX_DUAL:PMA_CDR_SCAN_1[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0B" title="GTX_DUAL:DRP0B[8]">GTX_DUAL:DRP0B[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[3]">GTX_DUAL:PMA_CDR_SCAN_1[3]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0B" title="GTX_DUAL:DRP0B[10]">GTX_DUAL:DRP0B[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[1]">GTX_DUAL:PMA_CDR_SCAN_1[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0B" title="GTX_DUAL:DRP0B[11]">GTX_DUAL:DRP0B[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1" title="GTX_DUAL:PMA_CDR_SCAN_1[0]">GTX_DUAL:PMA_CDR_SCAN_1[0]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0B" title="GTX_DUAL:DRP0B[13]">GTX_DUAL:DRP0B[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[30]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[30]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0B" title="GTX_DUAL:DRP0B[12]">GTX_DUAL:DRP0B[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[31]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[31]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0B" title="GTX_DUAL:DRP0B[14]">GTX_DUAL:DRP0B[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[29]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[29]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0B" title="GTX_DUAL:DRP0B[15]">GTX_DUAL:DRP0B[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[28]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[28]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0C" title="GTX_DUAL:DRP0C[1]">GTX_DUAL:DRP0C[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[26]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[26]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0C" title="GTX_DUAL:DRP0C[0]">GTX_DUAL:DRP0C[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[27]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[27]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0C" title="GTX_DUAL:DRP0C[2]">GTX_DUAL:DRP0C[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[25]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[25]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0C" title="GTX_DUAL:DRP0C[3]">GTX_DUAL:DRP0C[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[24]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[24]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0C" title="GTX_DUAL:DRP0C[5]">GTX_DUAL:DRP0C[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[22]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[22]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0C" title="GTX_DUAL:DRP0C[4]">GTX_DUAL:DRP0C[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[23]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[23]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0C" title="GTX_DUAL:DRP0C[6]">GTX_DUAL:DRP0C[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[21]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[21]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0C" title="GTX_DUAL:DRP0C[7]">GTX_DUAL:DRP0C[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[20]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[20]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0C" title="GTX_DUAL:DRP0C[9]">GTX_DUAL:DRP0C[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[18]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[18]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0C" title="GTX_DUAL:DRP0C[8]">GTX_DUAL:DRP0C[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[19]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[19]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0C" title="GTX_DUAL:DRP0C[10]">GTX_DUAL:DRP0C[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[17]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[17]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0C" title="GTX_DUAL:DRP0C[11]">GTX_DUAL:DRP0C[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[16]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[16]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0C" title="GTX_DUAL:DRP0C[13]">GTX_DUAL:DRP0C[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[14]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0C" title="GTX_DUAL:DRP0C[12]">GTX_DUAL:DRP0C[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[15]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[15]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0C" title="GTX_DUAL:DRP0C[14]">GTX_DUAL:DRP0C[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[13]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0C" title="GTX_DUAL:DRP0C[15]">GTX_DUAL:DRP0C[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[12]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[12]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0D" title="GTX_DUAL:DRP0D[1]">GTX_DUAL:DRP0D[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[10]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0D" title="GTX_DUAL:DRP0D[0]">GTX_DUAL:DRP0D[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[11]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[11]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0D" title="GTX_DUAL:DRP0D[2]">GTX_DUAL:DRP0D[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[9]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0D" title="GTX_DUAL:DRP0D[3]">GTX_DUAL:DRP0D[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[8]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[8]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0D" title="GTX_DUAL:DRP0D[5]">GTX_DUAL:DRP0D[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[6]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0D" title="GTX_DUAL:DRP0D[4]">GTX_DUAL:DRP0D[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[7]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[7]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0D" title="GTX_DUAL:DRP0D[6]">GTX_DUAL:DRP0D[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[5]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0D" title="GTX_DUAL:DRP0D[7]">GTX_DUAL:DRP0D[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[4]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[4]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0D" title="GTX_DUAL:DRP0D[9]">GTX_DUAL:DRP0D[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[2]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0D" title="GTX_DUAL:DRP0D[8]">GTX_DUAL:DRP0D[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[3]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[3]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0D" title="GTX_DUAL:DRP0D[10]">GTX_DUAL:DRP0D[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[1]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0D" title="GTX_DUAL:DRP0D[11]">GTX_DUAL:DRP0D[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1" title="GTX_DUAL:PRBS_ERR_THRESHOLD_1[0]">GTX_DUAL:PRBS_ERR_THRESHOLD_1[0]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0D" title="GTX_DUAL:DRP0D[13]">GTX_DUAL:DRP0D[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_DECODE_SEQ_MATCH_1" title="GTX_DUAL:RX_DECODE_SEQ_MATCH_1">GTX_DUAL:RX_DECODE_SEQ_MATCH_1</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0D" title="GTX_DUAL:DRP0D[12]">GTX_DUAL:DRP0D[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_BUFFER_USE_1" title="GTX_DUAL:RX_BUFFER_USE_1">GTX_DUAL:RX_BUFFER_USE_1</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0D" title="GTX_DUAL:DRP0D[14]">GTX_DUAL:DRP0D[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_LOS_INVALID_INCR_1" title="GTX_DUAL:RX_LOS_INVALID_INCR_1[2]">GTX_DUAL:RX_LOS_INVALID_INCR_1[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0D" title="GTX_DUAL:DRP0D[15]">GTX_DUAL:DRP0D[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_LOS_INVALID_INCR_1" title="GTX_DUAL:RX_LOS_INVALID_INCR_1[1]">GTX_DUAL:RX_LOS_INVALID_INCR_1[1]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0E" title="GTX_DUAL:DRP0E[1]">GTX_DUAL:DRP0E[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_LOSS_OF_SYNC_FSM_1" title="GTX_DUAL:RX_LOSS_OF_SYNC_FSM_1">GTX_DUAL:RX_LOSS_OF_SYNC_FSM_1</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0E" title="GTX_DUAL:DRP0E[0]">GTX_DUAL:DRP0E[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_LOS_INVALID_INCR_1" title="GTX_DUAL:RX_LOS_INVALID_INCR_1[0]">GTX_DUAL:RX_LOS_INVALID_INCR_1[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0E" title="GTX_DUAL:DRP0E[2]">GTX_DUAL:DRP0E[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_LOS_THRESHOLD_1" title="GTX_DUAL:RX_LOS_THRESHOLD_1[2]">GTX_DUAL:RX_LOS_THRESHOLD_1[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0E" title="GTX_DUAL:DRP0E[3]">GTX_DUAL:DRP0E[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_LOS_THRESHOLD_1" title="GTX_DUAL:RX_LOS_THRESHOLD_1[1]">GTX_DUAL:RX_LOS_THRESHOLD_1[1]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0E" title="GTX_DUAL:DRP0E[5]">GTX_DUAL:DRP0E[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_SLIDE_MODE_1" title="GTX_DUAL:RX_SLIDE_MODE_1">GTX_DUAL:RX_SLIDE_MODE_1</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0E" title="GTX_DUAL:DRP0E[4]">GTX_DUAL:DRP0E[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_LOS_THRESHOLD_1" title="GTX_DUAL:RX_LOS_THRESHOLD_1[0]">GTX_DUAL:RX_LOS_THRESHOLD_1[0]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0E" title="GTX_DUAL:DRP0E[6]">GTX_DUAL:DRP0E[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_STATUS_FMT_1" title="GTX_DUAL:RX_STATUS_FMT_1">GTX_DUAL:RX_STATUS_FMT_1</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0E" title="GTX_DUAL:DRP0E[7]">GTX_DUAL:DRP0E[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_XCLK_SEL_1" title="GTX_DUAL:RX_XCLK_SEL_1">GTX_DUAL:RX_XCLK_SEL_1</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0E" title="GTX_DUAL:DRP0E[9]">GTX_DUAL:DRP0E[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_BURST_VAL_1" title="GTX_DUAL:SATA_BURST_VAL_1[1]">GTX_DUAL:SATA_BURST_VAL_1[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0E" title="GTX_DUAL:DRP0E[8]">GTX_DUAL:DRP0E[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_BURST_VAL_1" title="GTX_DUAL:SATA_BURST_VAL_1[2]">GTX_DUAL:SATA_BURST_VAL_1[2]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0E" title="GTX_DUAL:DRP0E[10]">GTX_DUAL:DRP0E[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_BURST_VAL_1" title="GTX_DUAL:SATA_BURST_VAL_1[0]">GTX_DUAL:SATA_BURST_VAL_1[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0E" title="GTX_DUAL:DRP0E[11]">GTX_DUAL:DRP0E[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_IDLE_VAL_1" title="GTX_DUAL:SATA_IDLE_VAL_1[2]">GTX_DUAL:SATA_IDLE_VAL_1[2]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0E" title="GTX_DUAL:DRP0E[13]">GTX_DUAL:DRP0E[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_IDLE_VAL_1" title="GTX_DUAL:SATA_IDLE_VAL_1[0]">GTX_DUAL:SATA_IDLE_VAL_1[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0E" title="GTX_DUAL:DRP0E[12]">GTX_DUAL:DRP0E[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_IDLE_VAL_1" title="GTX_DUAL:SATA_IDLE_VAL_1[1]">GTX_DUAL:SATA_IDLE_VAL_1[1]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0E" title="GTX_DUAL:DRP0E[14]">GTX_DUAL:DRP0E[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_BURST_1" title="GTX_DUAL:SATA_MAX_BURST_1[5]">GTX_DUAL:SATA_MAX_BURST_1[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0E" title="GTX_DUAL:DRP0E[15]">GTX_DUAL:DRP0E[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_BURST_1" title="GTX_DUAL:SATA_MAX_BURST_1[4]">GTX_DUAL:SATA_MAX_BURST_1[4]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0F" title="GTX_DUAL:DRP0F[1]">GTX_DUAL:DRP0F[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_BURST_1" title="GTX_DUAL:SATA_MAX_BURST_1[2]">GTX_DUAL:SATA_MAX_BURST_1[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0F" title="GTX_DUAL:DRP0F[0]">GTX_DUAL:DRP0F[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_BURST_1" title="GTX_DUAL:SATA_MAX_BURST_1[3]">GTX_DUAL:SATA_MAX_BURST_1[3]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0F" title="GTX_DUAL:DRP0F[2]">GTX_DUAL:DRP0F[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_BURST_1" title="GTX_DUAL:SATA_MAX_BURST_1[1]">GTX_DUAL:SATA_MAX_BURST_1[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0F" title="GTX_DUAL:DRP0F[3]">GTX_DUAL:DRP0F[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_BURST_1" title="GTX_DUAL:SATA_MAX_BURST_1[0]">GTX_DUAL:SATA_MAX_BURST_1[0]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0F" title="GTX_DUAL:DRP0F[5]">GTX_DUAL:DRP0F[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_INIT_1" title="GTX_DUAL:SATA_MAX_INIT_1[4]">GTX_DUAL:SATA_MAX_INIT_1[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0F" title="GTX_DUAL:DRP0F[4]">GTX_DUAL:DRP0F[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_INIT_1" title="GTX_DUAL:SATA_MAX_INIT_1[5]">GTX_DUAL:SATA_MAX_INIT_1[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0F" title="GTX_DUAL:DRP0F[6]">GTX_DUAL:DRP0F[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_INIT_1" title="GTX_DUAL:SATA_MAX_INIT_1[3]">GTX_DUAL:SATA_MAX_INIT_1[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0F" title="GTX_DUAL:DRP0F[7]">GTX_DUAL:DRP0F[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_INIT_1" title="GTX_DUAL:SATA_MAX_INIT_1[2]">GTX_DUAL:SATA_MAX_INIT_1[2]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0F" title="GTX_DUAL:DRP0F[9]">GTX_DUAL:DRP0F[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_INIT_1" title="GTX_DUAL:SATA_MAX_INIT_1[0]">GTX_DUAL:SATA_MAX_INIT_1[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0F" title="GTX_DUAL:DRP0F[8]">GTX_DUAL:DRP0F[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_INIT_1" title="GTX_DUAL:SATA_MAX_INIT_1[1]">GTX_DUAL:SATA_MAX_INIT_1[1]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0F" title="GTX_DUAL:DRP0F[10]">GTX_DUAL:DRP0F[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_WAKE_1" title="GTX_DUAL:SATA_MAX_WAKE_1[5]">GTX_DUAL:SATA_MAX_WAKE_1[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0F" title="GTX_DUAL:DRP0F[11]">GTX_DUAL:DRP0F[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_WAKE_1" title="GTX_DUAL:SATA_MAX_WAKE_1[4]">GTX_DUAL:SATA_MAX_WAKE_1[4]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0F" title="GTX_DUAL:DRP0F[13]">GTX_DUAL:DRP0F[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_WAKE_1" title="GTX_DUAL:SATA_MAX_WAKE_1[2]">GTX_DUAL:SATA_MAX_WAKE_1[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0F" title="GTX_DUAL:DRP0F[12]">GTX_DUAL:DRP0F[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_WAKE_1" title="GTX_DUAL:SATA_MAX_WAKE_1[3]">GTX_DUAL:SATA_MAX_WAKE_1[3]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0F" title="GTX_DUAL:DRP0F[14]">GTX_DUAL:DRP0F[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_WAKE_1" title="GTX_DUAL:SATA_MAX_WAKE_1[1]">GTX_DUAL:SATA_MAX_WAKE_1[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP0F" title="GTX_DUAL:DRP0F[15]">GTX_DUAL:DRP0F[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_WAKE_1" title="GTX_DUAL:SATA_MAX_WAKE_1[0]">GTX_DUAL:SATA_MAX_WAKE_1[0]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX bittile 7</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP10" title="GTX_DUAL:DRP10[1]">GTX_DUAL:DRP10[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_BURST_1" title="GTX_DUAL:SATA_MIN_BURST_1[4]">GTX_DUAL:SATA_MIN_BURST_1[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP10" title="GTX_DUAL:DRP10[0]">GTX_DUAL:DRP10[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_BURST_1" title="GTX_DUAL:SATA_MIN_BURST_1[5]">GTX_DUAL:SATA_MIN_BURST_1[5]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP10" title="GTX_DUAL:DRP10[2]">GTX_DUAL:DRP10[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_BURST_1" title="GTX_DUAL:SATA_MIN_BURST_1[3]">GTX_DUAL:SATA_MIN_BURST_1[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP10" title="GTX_DUAL:DRP10[3]">GTX_DUAL:DRP10[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_BURST_1" title="GTX_DUAL:SATA_MIN_BURST_1[2]">GTX_DUAL:SATA_MIN_BURST_1[2]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP10" title="GTX_DUAL:DRP10[5]">GTX_DUAL:DRP10[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_BURST_1" title="GTX_DUAL:SATA_MIN_BURST_1[0]">GTX_DUAL:SATA_MIN_BURST_1[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP10" title="GTX_DUAL:DRP10[4]">GTX_DUAL:DRP10[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_BURST_1" title="GTX_DUAL:SATA_MIN_BURST_1[1]">GTX_DUAL:SATA_MIN_BURST_1[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP10" title="GTX_DUAL:DRP10[6]">GTX_DUAL:DRP10[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_INIT_1" title="GTX_DUAL:SATA_MIN_INIT_1[5]">GTX_DUAL:SATA_MIN_INIT_1[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP10" title="GTX_DUAL:DRP10[7]">GTX_DUAL:DRP10[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_INIT_1" title="GTX_DUAL:SATA_MIN_INIT_1[4]">GTX_DUAL:SATA_MIN_INIT_1[4]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP10" title="GTX_DUAL:DRP10[9]">GTX_DUAL:DRP10[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_INIT_1" title="GTX_DUAL:SATA_MIN_INIT_1[2]">GTX_DUAL:SATA_MIN_INIT_1[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP10" title="GTX_DUAL:DRP10[8]">GTX_DUAL:DRP10[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_INIT_1" title="GTX_DUAL:SATA_MIN_INIT_1[3]">GTX_DUAL:SATA_MIN_INIT_1[3]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP10" title="GTX_DUAL:DRP10[10]">GTX_DUAL:DRP10[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_INIT_1" title="GTX_DUAL:SATA_MIN_INIT_1[1]">GTX_DUAL:SATA_MIN_INIT_1[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP10" title="GTX_DUAL:DRP10[11]">GTX_DUAL:DRP10[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_INIT_1" title="GTX_DUAL:SATA_MIN_INIT_1[0]">GTX_DUAL:SATA_MIN_INIT_1[0]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP10" title="GTX_DUAL:DRP10[13]">GTX_DUAL:DRP10[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_WAKE_1" title="GTX_DUAL:SATA_MIN_WAKE_1[4]">GTX_DUAL:SATA_MIN_WAKE_1[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP10" title="GTX_DUAL:DRP10[12]">GTX_DUAL:DRP10[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_WAKE_1" title="GTX_DUAL:SATA_MIN_WAKE_1[5]">GTX_DUAL:SATA_MIN_WAKE_1[5]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP10" title="GTX_DUAL:DRP10[14]">GTX_DUAL:DRP10[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_WAKE_1" title="GTX_DUAL:SATA_MIN_WAKE_1[3]">GTX_DUAL:SATA_MIN_WAKE_1[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP10" title="GTX_DUAL:DRP10[15]">GTX_DUAL:DRP10[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_WAKE_1" title="GTX_DUAL:SATA_MIN_WAKE_1[2]">GTX_DUAL:SATA_MIN_WAKE_1[2]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP11" title="GTX_DUAL:DRP11[1]">GTX_DUAL:DRP11[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_WAKE_1" title="GTX_DUAL:SATA_MIN_WAKE_1[0]">GTX_DUAL:SATA_MIN_WAKE_1[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP11" title="GTX_DUAL:DRP11[0]">GTX_DUAL:DRP11[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_WAKE_1" title="GTX_DUAL:SATA_MIN_WAKE_1[1]">GTX_DUAL:SATA_MIN_WAKE_1[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP11" title="GTX_DUAL:DRP11[2]">GTX_DUAL:DRP11[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TERMINATION_IMP_1" title="GTX_DUAL:TERMINATION_IMP_1">GTX_DUAL:TERMINATION_IMP_1</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP11" title="GTX_DUAL:DRP11[3]">GTX_DUAL:DRP11[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_1" title="GTX_DUAL:TRANS_TIME_FROM_P2_1[11]">GTX_DUAL:TRANS_TIME_FROM_P2_1[11]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP11" title="GTX_DUAL:DRP11[5]">GTX_DUAL:DRP11[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_1" title="GTX_DUAL:TRANS_TIME_FROM_P2_1[9]">GTX_DUAL:TRANS_TIME_FROM_P2_1[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP11" title="GTX_DUAL:DRP11[4]">GTX_DUAL:DRP11[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_1" title="GTX_DUAL:TRANS_TIME_FROM_P2_1[10]">GTX_DUAL:TRANS_TIME_FROM_P2_1[10]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP11" title="GTX_DUAL:DRP11[6]">GTX_DUAL:DRP11[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_1" title="GTX_DUAL:TRANS_TIME_FROM_P2_1[8]">GTX_DUAL:TRANS_TIME_FROM_P2_1[8]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP11" title="GTX_DUAL:DRP11[7]">GTX_DUAL:DRP11[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_1" title="GTX_DUAL:TRANS_TIME_FROM_P2_1[7]">GTX_DUAL:TRANS_TIME_FROM_P2_1[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP11" title="GTX_DUAL:DRP11[9]">GTX_DUAL:DRP11[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_1" title="GTX_DUAL:TRANS_TIME_FROM_P2_1[5]">GTX_DUAL:TRANS_TIME_FROM_P2_1[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP11" title="GTX_DUAL:DRP11[8]">GTX_DUAL:DRP11[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_1" title="GTX_DUAL:TRANS_TIME_FROM_P2_1[6]">GTX_DUAL:TRANS_TIME_FROM_P2_1[6]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP11" title="GTX_DUAL:DRP11[10]">GTX_DUAL:DRP11[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_1" title="GTX_DUAL:TRANS_TIME_FROM_P2_1[4]">GTX_DUAL:TRANS_TIME_FROM_P2_1[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP11" title="GTX_DUAL:DRP11[11]">GTX_DUAL:DRP11[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_1" title="GTX_DUAL:TRANS_TIME_FROM_P2_1[3]">GTX_DUAL:TRANS_TIME_FROM_P2_1[3]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP11" title="GTX_DUAL:DRP11[13]">GTX_DUAL:DRP11[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_1" title="GTX_DUAL:TRANS_TIME_FROM_P2_1[1]">GTX_DUAL:TRANS_TIME_FROM_P2_1[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP11" title="GTX_DUAL:DRP11[12]">GTX_DUAL:DRP11[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_1" title="GTX_DUAL:TRANS_TIME_FROM_P2_1[2]">GTX_DUAL:TRANS_TIME_FROM_P2_1[2]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP11" title="GTX_DUAL:DRP11[14]">GTX_DUAL:DRP11[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_1" title="GTX_DUAL:TRANS_TIME_FROM_P2_1[0]">GTX_DUAL:TRANS_TIME_FROM_P2_1[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP11" title="GTX_DUAL:DRP11[15]">GTX_DUAL:DRP11[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP12" title="GTX_DUAL:DRP12[1]">GTX_DUAL:DRP12[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP12" title="GTX_DUAL:DRP12[0]">GTX_DUAL:DRP12[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP12" title="GTX_DUAL:DRP12[2]">GTX_DUAL:DRP12[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP12" title="GTX_DUAL:DRP12[3]">GTX_DUAL:DRP12[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_1" title="GTX_DUAL:TRANS_TIME_NON_P2_1[7]">GTX_DUAL:TRANS_TIME_NON_P2_1[7]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP12" title="GTX_DUAL:DRP12[5]">GTX_DUAL:DRP12[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_1" title="GTX_DUAL:TRANS_TIME_NON_P2_1[5]">GTX_DUAL:TRANS_TIME_NON_P2_1[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP12" title="GTX_DUAL:DRP12[4]">GTX_DUAL:DRP12[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_1" title="GTX_DUAL:TRANS_TIME_NON_P2_1[6]">GTX_DUAL:TRANS_TIME_NON_P2_1[6]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP12" title="GTX_DUAL:DRP12[6]">GTX_DUAL:DRP12[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_1" title="GTX_DUAL:TRANS_TIME_NON_P2_1[4]">GTX_DUAL:TRANS_TIME_NON_P2_1[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP12" title="GTX_DUAL:DRP12[7]">GTX_DUAL:DRP12[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_1" title="GTX_DUAL:TRANS_TIME_NON_P2_1[3]">GTX_DUAL:TRANS_TIME_NON_P2_1[3]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP12" title="GTX_DUAL:DRP12[9]">GTX_DUAL:DRP12[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_1" title="GTX_DUAL:TRANS_TIME_NON_P2_1[1]">GTX_DUAL:TRANS_TIME_NON_P2_1[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP12" title="GTX_DUAL:DRP12[8]">GTX_DUAL:DRP12[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_1" title="GTX_DUAL:TRANS_TIME_NON_P2_1[2]">GTX_DUAL:TRANS_TIME_NON_P2_1[2]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP12" title="GTX_DUAL:DRP12[10]">GTX_DUAL:DRP12[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_1" title="GTX_DUAL:TRANS_TIME_NON_P2_1[0]">GTX_DUAL:TRANS_TIME_NON_P2_1[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP12" title="GTX_DUAL:DRP12[11]">GTX_DUAL:DRP12[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP12" title="GTX_DUAL:DRP12[13]">GTX_DUAL:DRP12[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP12" title="GTX_DUAL:DRP12[12]">GTX_DUAL:DRP12[12]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP12" title="GTX_DUAL:DRP12[14]">GTX_DUAL:DRP12[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP12" title="GTX_DUAL:DRP12[15]">GTX_DUAL:DRP12[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP13" title="GTX_DUAL:DRP13[1]">GTX_DUAL:DRP13[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP13" title="GTX_DUAL:DRP13[0]">GTX_DUAL:DRP13[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP13" title="GTX_DUAL:DRP13[2]">GTX_DUAL:DRP13[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP13" title="GTX_DUAL:DRP13[3]">GTX_DUAL:DRP13[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_1" title="GTX_DUAL:TRANS_TIME_TO_P2_1[9]">GTX_DUAL:TRANS_TIME_TO_P2_1[9]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP13" title="GTX_DUAL:DRP13[5]">GTX_DUAL:DRP13[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_1" title="GTX_DUAL:TRANS_TIME_TO_P2_1[7]">GTX_DUAL:TRANS_TIME_TO_P2_1[7]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP13" title="GTX_DUAL:DRP13[4]">GTX_DUAL:DRP13[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_1" title="GTX_DUAL:TRANS_TIME_TO_P2_1[8]">GTX_DUAL:TRANS_TIME_TO_P2_1[8]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP13" title="GTX_DUAL:DRP13[6]">GTX_DUAL:DRP13[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_1" title="GTX_DUAL:TRANS_TIME_TO_P2_1[6]">GTX_DUAL:TRANS_TIME_TO_P2_1[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP13" title="GTX_DUAL:DRP13[7]">GTX_DUAL:DRP13[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_1" title="GTX_DUAL:TRANS_TIME_TO_P2_1[5]">GTX_DUAL:TRANS_TIME_TO_P2_1[5]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP13" title="GTX_DUAL:DRP13[9]">GTX_DUAL:DRP13[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_1" title="GTX_DUAL:TRANS_TIME_TO_P2_1[3]">GTX_DUAL:TRANS_TIME_TO_P2_1[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP13" title="GTX_DUAL:DRP13[8]">GTX_DUAL:DRP13[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_1" title="GTX_DUAL:TRANS_TIME_TO_P2_1[4]">GTX_DUAL:TRANS_TIME_TO_P2_1[4]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP13" title="GTX_DUAL:DRP13[10]">GTX_DUAL:DRP13[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_1" title="GTX_DUAL:TRANS_TIME_TO_P2_1[2]">GTX_DUAL:TRANS_TIME_TO_P2_1[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP13" title="GTX_DUAL:DRP13[11]">GTX_DUAL:DRP13[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_1" title="GTX_DUAL:TRANS_TIME_TO_P2_1[1]">GTX_DUAL:TRANS_TIME_TO_P2_1[1]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP13" title="GTX_DUAL:DRP13[13]">GTX_DUAL:DRP13[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP13" title="GTX_DUAL:DRP13[12]">GTX_DUAL:DRP13[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_1" title="GTX_DUAL:TRANS_TIME_TO_P2_1[0]">GTX_DUAL:TRANS_TIME_TO_P2_1[0]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP13" title="GTX_DUAL:DRP13[14]">GTX_DUAL:DRP13[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP13" title="GTX_DUAL:DRP13[15]">GTX_DUAL:DRP13[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[20]">GTX_DUAL:PLL_COM_CFG[20]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP14" title="GTX_DUAL:DRP14[1]">GTX_DUAL:DRP14[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[22]">GTX_DUAL:PLL_COM_CFG[22]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP14" title="GTX_DUAL:DRP14[0]">GTX_DUAL:DRP14[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[21]">GTX_DUAL:PLL_COM_CFG[21]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP14" title="GTX_DUAL:DRP14[2]">GTX_DUAL:DRP14[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[23]">GTX_DUAL:PLL_COM_CFG[23]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP14" title="GTX_DUAL:DRP14[3]">GTX_DUAL:DRP14[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_BUFFER_USE_1" title="GTX_DUAL:TX_BUFFER_USE_1">GTX_DUAL:TX_BUFFER_USE_1</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP14" title="GTX_DUAL:DRP14[5]">GTX_DUAL:DRP14[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_1" title="GTX_DUAL:TX_DETECT_RX_CFG_1[12]">GTX_DUAL:TX_DETECT_RX_CFG_1[12]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP14" title="GTX_DUAL:DRP14[4]">GTX_DUAL:DRP14[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_1" title="GTX_DUAL:TX_DETECT_RX_CFG_1[13]">GTX_DUAL:TX_DETECT_RX_CFG_1[13]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP14" title="GTX_DUAL:DRP14[6]">GTX_DUAL:DRP14[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_1" title="GTX_DUAL:TX_DETECT_RX_CFG_1[11]">GTX_DUAL:TX_DETECT_RX_CFG_1[11]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP14" title="GTX_DUAL:DRP14[7]">GTX_DUAL:DRP14[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_1" title="GTX_DUAL:TX_DETECT_RX_CFG_1[10]">GTX_DUAL:TX_DETECT_RX_CFG_1[10]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP14" title="GTX_DUAL:DRP14[9]">GTX_DUAL:DRP14[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_1" title="GTX_DUAL:TX_DETECT_RX_CFG_1[8]">GTX_DUAL:TX_DETECT_RX_CFG_1[8]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP14" title="GTX_DUAL:DRP14[8]">GTX_DUAL:DRP14[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_1" title="GTX_DUAL:TX_DETECT_RX_CFG_1[9]">GTX_DUAL:TX_DETECT_RX_CFG_1[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP14" title="GTX_DUAL:DRP14[10]">GTX_DUAL:DRP14[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_1" title="GTX_DUAL:TX_DETECT_RX_CFG_1[7]">GTX_DUAL:TX_DETECT_RX_CFG_1[7]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP14" title="GTX_DUAL:DRP14[11]">GTX_DUAL:DRP14[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_1" title="GTX_DUAL:TX_DETECT_RX_CFG_1[6]">GTX_DUAL:TX_DETECT_RX_CFG_1[6]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP14" title="GTX_DUAL:DRP14[13]">GTX_DUAL:DRP14[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_1" title="GTX_DUAL:TX_DETECT_RX_CFG_1[4]">GTX_DUAL:TX_DETECT_RX_CFG_1[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP14" title="GTX_DUAL:DRP14[12]">GTX_DUAL:DRP14[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_1" title="GTX_DUAL:TX_DETECT_RX_CFG_1[5]">GTX_DUAL:TX_DETECT_RX_CFG_1[5]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP14" title="GTX_DUAL:DRP14[14]">GTX_DUAL:DRP14[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_1" title="GTX_DUAL:TX_DETECT_RX_CFG_1[3]">GTX_DUAL:TX_DETECT_RX_CFG_1[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP14" title="GTX_DUAL:DRP14[15]">GTX_DUAL:DRP14[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_1" title="GTX_DUAL:TX_DETECT_RX_CFG_1[2]">GTX_DUAL:TX_DETECT_RX_CFG_1[2]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP15" title="GTX_DUAL:DRP15[1]">GTX_DUAL:DRP15[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_1" title="GTX_DUAL:TX_DETECT_RX_CFG_1[0]">GTX_DUAL:TX_DETECT_RX_CFG_1[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP15" title="GTX_DUAL:DRP15[0]">GTX_DUAL:DRP15[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_1" title="GTX_DUAL:TX_DETECT_RX_CFG_1[1]">GTX_DUAL:TX_DETECT_RX_CFG_1[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP15" title="GTX_DUAL:DRP15[2]">GTX_DUAL:DRP15[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TXRX_INVERT_1" title="GTX_DUAL:TXRX_INVERT_1[2]">GTX_DUAL:TXRX_INVERT_1[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP15" title="GTX_DUAL:DRP15[3]">GTX_DUAL:DRP15[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TXRX_INVERT_1" title="GTX_DUAL:TXRX_INVERT_1[1]">GTX_DUAL:TXRX_INVERT_1[1]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP15" title="GTX_DUAL:DRP15[5]">GTX_DUAL:DRP15[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP15" title="GTX_DUAL:DRP15[4]">GTX_DUAL:DRP15[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TXRX_INVERT_1" title="GTX_DUAL:TXRX_INVERT_1[0]">GTX_DUAL:TXRX_INVERT_1[0]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP15" title="GTX_DUAL:DRP15[6]">GTX_DUAL:DRP15[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP15" title="GTX_DUAL:DRP15[7]">GTX_DUAL:DRP15[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_XCLK_SEL_1" title="GTX_DUAL:TX_XCLK_SEL_1">GTX_DUAL:TX_XCLK_SEL_1</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP15" title="GTX_DUAL:DRP15[9]">GTX_DUAL:DRP15[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP15" title="GTX_DUAL:DRP15[8]">GTX_DUAL:DRP15[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TXOUTCLK_SEL_1" title="GTX_DUAL:TXOUTCLK_SEL_1">GTX_DUAL:TXOUTCLK_SEL_1</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP15" title="GTX_DUAL:DRP15[10]">GTX_DUAL:DRP15[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:OOBDETECT_THRESHOLD_1" title="GTX_DUAL:OOBDETECT_THRESHOLD_1[2]">GTX_DUAL:OOBDETECT_THRESHOLD_1[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP15" title="GTX_DUAL:DRP15[11]">GTX_DUAL:DRP15[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:OOBDETECT_THRESHOLD_1" title="GTX_DUAL:OOBDETECT_THRESHOLD_1[1]">GTX_DUAL:OOBDETECT_THRESHOLD_1[1]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP15" title="GTX_DUAL:DRP15[13]">GTX_DUAL:DRP15[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[8]">GTX_DUAL:PMA_COM_CFG[8]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP15" title="GTX_DUAL:DRP15[12]">GTX_DUAL:DRP15[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:OOBDETECT_THRESHOLD_1" title="GTX_DUAL:OOBDETECT_THRESHOLD_1[0]">GTX_DUAL:OOBDETECT_THRESHOLD_1[0]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_1[3]">GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP15" title="GTX_DUAL:DRP15[14]">GTX_DUAL:DRP15[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_1[2]">GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP15" title="GTX_DUAL:DRP15[15]">GTX_DUAL:DRP15[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_1[0]">GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP16" title="GTX_DUAL:DRP16[1]">GTX_DUAL:DRP16[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_1[1]">GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP16" title="GTX_DUAL:DRP16[0]">GTX_DUAL:DRP16[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_USE_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_USE_1">GTX_DUAL:CHAN_BOND_SEQ_2_USE_1</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP16" title="GTX_DUAL:DRP16[2]">GTX_DUAL:DRP16[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_LEN_1" title="GTX_DUAL:CHAN_BOND_SEQ_LEN_1[1]">GTX_DUAL:CHAN_BOND_SEQ_LEN_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP16" title="GTX_DUAL:DRP16[3]">GTX_DUAL:DRP16[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_ADJ_LEN_1" title="GTX_DUAL:CLK_COR_ADJ_LEN_1[1]">GTX_DUAL:CLK_COR_ADJ_LEN_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP16" title="GTX_DUAL:DRP16[5]">GTX_DUAL:DRP16[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_LEN_1" title="GTX_DUAL:CHAN_BOND_SEQ_LEN_1[0]">GTX_DUAL:CHAN_BOND_SEQ_LEN_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP16" title="GTX_DUAL:DRP16[4]">GTX_DUAL:DRP16[4]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_ADJ_LEN_1" title="GTX_DUAL:CLK_COR_ADJ_LEN_1[0]">GTX_DUAL:CLK_COR_ADJ_LEN_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP16" title="GTX_DUAL:DRP16[6]">GTX_DUAL:DRP16[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_DET_LEN_1" title="GTX_DUAL:CLK_COR_DET_LEN_1[1]">GTX_DUAL:CLK_COR_DET_LEN_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP16" title="GTX_DUAL:DRP16[7]">GTX_DUAL:DRP16[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_INSERT_IDLE_FLAG_1" title="GTX_DUAL:CLK_COR_INSERT_IDLE_FLAG_1">GTX_DUAL:CLK_COR_INSERT_IDLE_FLAG_1</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP16" title="GTX_DUAL:DRP16[9]">GTX_DUAL:DRP16[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_DET_LEN_1" title="GTX_DUAL:CLK_COR_DET_LEN_1[0]">GTX_DUAL:CLK_COR_DET_LEN_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP16" title="GTX_DUAL:DRP16[8]">GTX_DUAL:DRP16[8]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_KEEP_IDLE_1" title="GTX_DUAL:CLK_COR_KEEP_IDLE_1">GTX_DUAL:CLK_COR_KEEP_IDLE_1</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP16" title="GTX_DUAL:DRP16[10]">GTX_DUAL:DRP16[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MAX_LAT_1" title="GTX_DUAL:CLK_COR_MAX_LAT_1[5]">GTX_DUAL:CLK_COR_MAX_LAT_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP16" title="GTX_DUAL:DRP16[11]">GTX_DUAL:DRP16[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MAX_LAT_1" title="GTX_DUAL:CLK_COR_MAX_LAT_1[3]">GTX_DUAL:CLK_COR_MAX_LAT_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP16" title="GTX_DUAL:DRP16[13]">GTX_DUAL:DRP16[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MAX_LAT_1" title="GTX_DUAL:CLK_COR_MAX_LAT_1[4]">GTX_DUAL:CLK_COR_MAX_LAT_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP16" title="GTX_DUAL:DRP16[12]">GTX_DUAL:DRP16[12]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MAX_LAT_1" title="GTX_DUAL:CLK_COR_MAX_LAT_1[2]">GTX_DUAL:CLK_COR_MAX_LAT_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP16" title="GTX_DUAL:DRP16[14]">GTX_DUAL:DRP16[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MAX_LAT_1" title="GTX_DUAL:CLK_COR_MAX_LAT_1[1]">GTX_DUAL:CLK_COR_MAX_LAT_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP16" title="GTX_DUAL:DRP16[15]">GTX_DUAL:DRP16[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MIN_LAT_1" title="GTX_DUAL:CLK_COR_MIN_LAT_1[5]">GTX_DUAL:CLK_COR_MIN_LAT_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP17" title="GTX_DUAL:DRP17[1]">GTX_DUAL:DRP17[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MAX_LAT_1" title="GTX_DUAL:CLK_COR_MAX_LAT_1[0]">GTX_DUAL:CLK_COR_MAX_LAT_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP17" title="GTX_DUAL:DRP17[0]">GTX_DUAL:DRP17[0]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MIN_LAT_1" title="GTX_DUAL:CLK_COR_MIN_LAT_1[4]">GTX_DUAL:CLK_COR_MIN_LAT_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP17" title="GTX_DUAL:DRP17[2]">GTX_DUAL:DRP17[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MIN_LAT_1" title="GTX_DUAL:CLK_COR_MIN_LAT_1[3]">GTX_DUAL:CLK_COR_MIN_LAT_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP17" title="GTX_DUAL:DRP17[3]">GTX_DUAL:DRP17[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MIN_LAT_1" title="GTX_DUAL:CLK_COR_MIN_LAT_1[1]">GTX_DUAL:CLK_COR_MIN_LAT_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP17" title="GTX_DUAL:DRP17[5]">GTX_DUAL:DRP17[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MIN_LAT_1" title="GTX_DUAL:CLK_COR_MIN_LAT_1[2]">GTX_DUAL:CLK_COR_MIN_LAT_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP17" title="GTX_DUAL:DRP17[4]">GTX_DUAL:DRP17[4]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MIN_LAT_1" title="GTX_DUAL:CLK_COR_MIN_LAT_1[0]">GTX_DUAL:CLK_COR_MIN_LAT_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP17" title="GTX_DUAL:DRP17[6]">GTX_DUAL:DRP17[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_PRECEDENCE_1" title="GTX_DUAL:CLK_COR_PRECEDENCE_1">GTX_DUAL:CLK_COR_PRECEDENCE_1</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP17" title="GTX_DUAL:DRP17[7]">GTX_DUAL:DRP17[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_REPEAT_WAIT_1" title="GTX_DUAL:CLK_COR_REPEAT_WAIT_1[4]">GTX_DUAL:CLK_COR_REPEAT_WAIT_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP17" title="GTX_DUAL:DRP17[9]">GTX_DUAL:DRP17[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_CORRECT_USE_1" title="GTX_DUAL:CLK_CORRECT_USE_1">GTX_DUAL:CLK_CORRECT_USE_1</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP17" title="GTX_DUAL:DRP17[8]">GTX_DUAL:DRP17[8]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_REPEAT_WAIT_1" title="GTX_DUAL:CLK_COR_REPEAT_WAIT_1[3]">GTX_DUAL:CLK_COR_REPEAT_WAIT_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP17" title="GTX_DUAL:DRP17[10]">GTX_DUAL:DRP17[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_REPEAT_WAIT_1" title="GTX_DUAL:CLK_COR_REPEAT_WAIT_1[2]">GTX_DUAL:CLK_COR_REPEAT_WAIT_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP17" title="GTX_DUAL:DRP17[11]">GTX_DUAL:DRP17[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_REPEAT_WAIT_1" title="GTX_DUAL:CLK_COR_REPEAT_WAIT_1[0]">GTX_DUAL:CLK_COR_REPEAT_WAIT_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP17" title="GTX_DUAL:DRP17[13]">GTX_DUAL:DRP17[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_REPEAT_WAIT_1" title="GTX_DUAL:CLK_COR_REPEAT_WAIT_1[1]">GTX_DUAL:CLK_COR_REPEAT_WAIT_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP17" title="GTX_DUAL:DRP17[12]">GTX_DUAL:DRP17[12]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_1" title="GTX_DUAL:CLK_COR_SEQ_1_1_1[9]">GTX_DUAL:CLK_COR_SEQ_1_1_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP17" title="GTX_DUAL:DRP17[14]">GTX_DUAL:DRP17[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_1" title="GTX_DUAL:CLK_COR_SEQ_1_1_1[8]">GTX_DUAL:CLK_COR_SEQ_1_1_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP17" title="GTX_DUAL:DRP17[15]">GTX_DUAL:DRP17[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX bittile 8</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_1" title="GTX_DUAL:CLK_COR_SEQ_1_1_1[6]">GTX_DUAL:CLK_COR_SEQ_1_1_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP18" title="GTX_DUAL:DRP18[1]">GTX_DUAL:DRP18[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_1" title="GTX_DUAL:CLK_COR_SEQ_1_1_1[7]">GTX_DUAL:CLK_COR_SEQ_1_1_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP18" title="GTX_DUAL:DRP18[0]">GTX_DUAL:DRP18[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_1" title="GTX_DUAL:CLK_COR_SEQ_1_1_1[5]">GTX_DUAL:CLK_COR_SEQ_1_1_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP18" title="GTX_DUAL:DRP18[2]">GTX_DUAL:DRP18[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_1" title="GTX_DUAL:CLK_COR_SEQ_1_1_1[4]">GTX_DUAL:CLK_COR_SEQ_1_1_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP18" title="GTX_DUAL:DRP18[3]">GTX_DUAL:DRP18[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_1" title="GTX_DUAL:CLK_COR_SEQ_1_1_1[2]">GTX_DUAL:CLK_COR_SEQ_1_1_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP18" title="GTX_DUAL:DRP18[5]">GTX_DUAL:DRP18[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_1" title="GTX_DUAL:CLK_COR_SEQ_1_1_1[3]">GTX_DUAL:CLK_COR_SEQ_1_1_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP18" title="GTX_DUAL:DRP18[4]">GTX_DUAL:DRP18[4]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_1" title="GTX_DUAL:CLK_COR_SEQ_1_1_1[1]">GTX_DUAL:CLK_COR_SEQ_1_1_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP18" title="GTX_DUAL:DRP18[6]">GTX_DUAL:DRP18[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_1" title="GTX_DUAL:CLK_COR_SEQ_1_1_1[0]">GTX_DUAL:CLK_COR_SEQ_1_1_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP18" title="GTX_DUAL:DRP18[7]">GTX_DUAL:DRP18[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_1" title="GTX_DUAL:CLK_COR_SEQ_1_2_1[8]">GTX_DUAL:CLK_COR_SEQ_1_2_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP18" title="GTX_DUAL:DRP18[9]">GTX_DUAL:DRP18[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_1" title="GTX_DUAL:CLK_COR_SEQ_1_2_1[9]">GTX_DUAL:CLK_COR_SEQ_1_2_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP18" title="GTX_DUAL:DRP18[8]">GTX_DUAL:DRP18[8]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_1" title="GTX_DUAL:CLK_COR_SEQ_1_2_1[7]">GTX_DUAL:CLK_COR_SEQ_1_2_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP18" title="GTX_DUAL:DRP18[10]">GTX_DUAL:DRP18[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_1" title="GTX_DUAL:CLK_COR_SEQ_1_2_1[6]">GTX_DUAL:CLK_COR_SEQ_1_2_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP18" title="GTX_DUAL:DRP18[11]">GTX_DUAL:DRP18[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_1" title="GTX_DUAL:CLK_COR_SEQ_1_2_1[4]">GTX_DUAL:CLK_COR_SEQ_1_2_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP18" title="GTX_DUAL:DRP18[13]">GTX_DUAL:DRP18[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_1" title="GTX_DUAL:CLK_COR_SEQ_1_2_1[5]">GTX_DUAL:CLK_COR_SEQ_1_2_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP18" title="GTX_DUAL:DRP18[12]">GTX_DUAL:DRP18[12]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_1" title="GTX_DUAL:CLK_COR_SEQ_1_2_1[3]">GTX_DUAL:CLK_COR_SEQ_1_2_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP18" title="GTX_DUAL:DRP18[14]">GTX_DUAL:DRP18[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_1" title="GTX_DUAL:CLK_COR_SEQ_1_2_1[2]">GTX_DUAL:CLK_COR_SEQ_1_2_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP18" title="GTX_DUAL:DRP18[15]">GTX_DUAL:DRP18[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_1" title="GTX_DUAL:CLK_COR_SEQ_1_2_1[0]">GTX_DUAL:CLK_COR_SEQ_1_2_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP19" title="GTX_DUAL:DRP19[1]">GTX_DUAL:DRP19[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_1" title="GTX_DUAL:CLK_COR_SEQ_1_2_1[1]">GTX_DUAL:CLK_COR_SEQ_1_2_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP19" title="GTX_DUAL:DRP19[0]">GTX_DUAL:DRP19[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_1" title="GTX_DUAL:CLK_COR_SEQ_1_3_1[9]">GTX_DUAL:CLK_COR_SEQ_1_3_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP19" title="GTX_DUAL:DRP19[2]">GTX_DUAL:DRP19[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_1" title="GTX_DUAL:CLK_COR_SEQ_1_3_1[8]">GTX_DUAL:CLK_COR_SEQ_1_3_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP19" title="GTX_DUAL:DRP19[3]">GTX_DUAL:DRP19[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_1" title="GTX_DUAL:CLK_COR_SEQ_1_3_1[6]">GTX_DUAL:CLK_COR_SEQ_1_3_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP19" title="GTX_DUAL:DRP19[5]">GTX_DUAL:DRP19[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_1" title="GTX_DUAL:CLK_COR_SEQ_1_3_1[7]">GTX_DUAL:CLK_COR_SEQ_1_3_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP19" title="GTX_DUAL:DRP19[4]">GTX_DUAL:DRP19[4]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_1" title="GTX_DUAL:CLK_COR_SEQ_1_3_1[5]">GTX_DUAL:CLK_COR_SEQ_1_3_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP19" title="GTX_DUAL:DRP19[6]">GTX_DUAL:DRP19[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_1" title="GTX_DUAL:CLK_COR_SEQ_1_3_1[4]">GTX_DUAL:CLK_COR_SEQ_1_3_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP19" title="GTX_DUAL:DRP19[7]">GTX_DUAL:DRP19[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_1" title="GTX_DUAL:CLK_COR_SEQ_1_3_1[2]">GTX_DUAL:CLK_COR_SEQ_1_3_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP19" title="GTX_DUAL:DRP19[9]">GTX_DUAL:DRP19[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_1" title="GTX_DUAL:CLK_COR_SEQ_1_3_1[3]">GTX_DUAL:CLK_COR_SEQ_1_3_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP19" title="GTX_DUAL:DRP19[8]">GTX_DUAL:DRP19[8]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_1" title="GTX_DUAL:CLK_COR_SEQ_1_3_1[1]">GTX_DUAL:CLK_COR_SEQ_1_3_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP19" title="GTX_DUAL:DRP19[10]">GTX_DUAL:DRP19[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_1" title="GTX_DUAL:CLK_COR_SEQ_1_3_1[0]">GTX_DUAL:CLK_COR_SEQ_1_3_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP19" title="GTX_DUAL:DRP19[11]">GTX_DUAL:DRP19[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_1" title="GTX_DUAL:CLK_COR_SEQ_1_4_1[8]">GTX_DUAL:CLK_COR_SEQ_1_4_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP19" title="GTX_DUAL:DRP19[13]">GTX_DUAL:DRP19[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_1" title="GTX_DUAL:CLK_COR_SEQ_1_4_1[9]">GTX_DUAL:CLK_COR_SEQ_1_4_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP19" title="GTX_DUAL:DRP19[12]">GTX_DUAL:DRP19[12]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_1" title="GTX_DUAL:CLK_COR_SEQ_1_4_1[7]">GTX_DUAL:CLK_COR_SEQ_1_4_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP19" title="GTX_DUAL:DRP19[14]">GTX_DUAL:DRP19[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_1" title="GTX_DUAL:CLK_COR_SEQ_1_4_1[6]">GTX_DUAL:CLK_COR_SEQ_1_4_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP19" title="GTX_DUAL:DRP19[15]">GTX_DUAL:DRP19[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_1" title="GTX_DUAL:CLK_COR_SEQ_1_4_1[4]">GTX_DUAL:CLK_COR_SEQ_1_4_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1A" title="GTX_DUAL:DRP1A[1]">GTX_DUAL:DRP1A[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_1" title="GTX_DUAL:CLK_COR_SEQ_1_4_1[5]">GTX_DUAL:CLK_COR_SEQ_1_4_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1A" title="GTX_DUAL:DRP1A[0]">GTX_DUAL:DRP1A[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_1" title="GTX_DUAL:CLK_COR_SEQ_1_4_1[3]">GTX_DUAL:CLK_COR_SEQ_1_4_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1A" title="GTX_DUAL:DRP1A[2]">GTX_DUAL:DRP1A[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_1" title="GTX_DUAL:CLK_COR_SEQ_1_4_1[2]">GTX_DUAL:CLK_COR_SEQ_1_4_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1A" title="GTX_DUAL:DRP1A[3]">GTX_DUAL:DRP1A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_1" title="GTX_DUAL:CLK_COR_SEQ_1_4_1[0]">GTX_DUAL:CLK_COR_SEQ_1_4_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1A" title="GTX_DUAL:DRP1A[5]">GTX_DUAL:DRP1A[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_1" title="GTX_DUAL:CLK_COR_SEQ_1_4_1[1]">GTX_DUAL:CLK_COR_SEQ_1_4_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1A" title="GTX_DUAL:DRP1A[4]">GTX_DUAL:DRP1A[4]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_ENABLE_1" title="GTX_DUAL:CLK_COR_SEQ_1_ENABLE_1[3]">GTX_DUAL:CLK_COR_SEQ_1_ENABLE_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1A" title="GTX_DUAL:DRP1A[6]">GTX_DUAL:DRP1A[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_ENABLE_1" title="GTX_DUAL:CLK_COR_SEQ_1_ENABLE_1[2]">GTX_DUAL:CLK_COR_SEQ_1_ENABLE_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1A" title="GTX_DUAL:DRP1A[7]">GTX_DUAL:DRP1A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_ENABLE_1" title="GTX_DUAL:CLK_COR_SEQ_1_ENABLE_1[0]">GTX_DUAL:CLK_COR_SEQ_1_ENABLE_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1A" title="GTX_DUAL:DRP1A[9]">GTX_DUAL:DRP1A[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_ENABLE_1" title="GTX_DUAL:CLK_COR_SEQ_1_ENABLE_1[1]">GTX_DUAL:CLK_COR_SEQ_1_ENABLE_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1A" title="GTX_DUAL:DRP1A[8]">GTX_DUAL:DRP1A[8]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_1" title="GTX_DUAL:CLK_COR_SEQ_2_1_1[9]">GTX_DUAL:CLK_COR_SEQ_2_1_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1A" title="GTX_DUAL:DRP1A[10]">GTX_DUAL:DRP1A[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_1" title="GTX_DUAL:CLK_COR_SEQ_2_1_1[8]">GTX_DUAL:CLK_COR_SEQ_2_1_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1A" title="GTX_DUAL:DRP1A[11]">GTX_DUAL:DRP1A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_1" title="GTX_DUAL:CLK_COR_SEQ_2_1_1[6]">GTX_DUAL:CLK_COR_SEQ_2_1_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1A" title="GTX_DUAL:DRP1A[13]">GTX_DUAL:DRP1A[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_1" title="GTX_DUAL:CLK_COR_SEQ_2_1_1[7]">GTX_DUAL:CLK_COR_SEQ_2_1_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1A" title="GTX_DUAL:DRP1A[12]">GTX_DUAL:DRP1A[12]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_1" title="GTX_DUAL:CLK_COR_SEQ_2_1_1[5]">GTX_DUAL:CLK_COR_SEQ_2_1_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1A" title="GTX_DUAL:DRP1A[14]">GTX_DUAL:DRP1A[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_1" title="GTX_DUAL:CLK_COR_SEQ_2_1_1[4]">GTX_DUAL:CLK_COR_SEQ_2_1_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1A" title="GTX_DUAL:DRP1A[15]">GTX_DUAL:DRP1A[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_1" title="GTX_DUAL:CLK_COR_SEQ_2_1_1[2]">GTX_DUAL:CLK_COR_SEQ_2_1_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1B" title="GTX_DUAL:DRP1B[1]">GTX_DUAL:DRP1B[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_1" title="GTX_DUAL:CLK_COR_SEQ_2_1_1[3]">GTX_DUAL:CLK_COR_SEQ_2_1_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1B" title="GTX_DUAL:DRP1B[0]">GTX_DUAL:DRP1B[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_1" title="GTX_DUAL:CLK_COR_SEQ_2_1_1[1]">GTX_DUAL:CLK_COR_SEQ_2_1_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1B" title="GTX_DUAL:DRP1B[2]">GTX_DUAL:DRP1B[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_1" title="GTX_DUAL:CLK_COR_SEQ_2_1_1[0]">GTX_DUAL:CLK_COR_SEQ_2_1_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1B" title="GTX_DUAL:DRP1B[3]">GTX_DUAL:DRP1B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_1" title="GTX_DUAL:CLK_COR_SEQ_2_2_1[8]">GTX_DUAL:CLK_COR_SEQ_2_2_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1B" title="GTX_DUAL:DRP1B[5]">GTX_DUAL:DRP1B[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_1" title="GTX_DUAL:CLK_COR_SEQ_2_2_1[9]">GTX_DUAL:CLK_COR_SEQ_2_2_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1B" title="GTX_DUAL:DRP1B[4]">GTX_DUAL:DRP1B[4]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_1" title="GTX_DUAL:CLK_COR_SEQ_2_2_1[7]">GTX_DUAL:CLK_COR_SEQ_2_2_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1B" title="GTX_DUAL:DRP1B[6]">GTX_DUAL:DRP1B[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_1" title="GTX_DUAL:CLK_COR_SEQ_2_2_1[6]">GTX_DUAL:CLK_COR_SEQ_2_2_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1B" title="GTX_DUAL:DRP1B[7]">GTX_DUAL:DRP1B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_1" title="GTX_DUAL:CLK_COR_SEQ_2_2_1[4]">GTX_DUAL:CLK_COR_SEQ_2_2_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1B" title="GTX_DUAL:DRP1B[9]">GTX_DUAL:DRP1B[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_1" title="GTX_DUAL:CLK_COR_SEQ_2_2_1[5]">GTX_DUAL:CLK_COR_SEQ_2_2_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1B" title="GTX_DUAL:DRP1B[8]">GTX_DUAL:DRP1B[8]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_1" title="GTX_DUAL:CLK_COR_SEQ_2_2_1[3]">GTX_DUAL:CLK_COR_SEQ_2_2_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1B" title="GTX_DUAL:DRP1B[10]">GTX_DUAL:DRP1B[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_1" title="GTX_DUAL:CLK_COR_SEQ_2_2_1[2]">GTX_DUAL:CLK_COR_SEQ_2_2_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1B" title="GTX_DUAL:DRP1B[11]">GTX_DUAL:DRP1B[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_1" title="GTX_DUAL:CLK_COR_SEQ_2_2_1[0]">GTX_DUAL:CLK_COR_SEQ_2_2_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1B" title="GTX_DUAL:DRP1B[13]">GTX_DUAL:DRP1B[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_1" title="GTX_DUAL:CLK_COR_SEQ_2_2_1[1]">GTX_DUAL:CLK_COR_SEQ_2_2_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1B" title="GTX_DUAL:DRP1B[12]">GTX_DUAL:DRP1B[12]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_1" title="GTX_DUAL:CLK_COR_SEQ_2_3_1[9]">GTX_DUAL:CLK_COR_SEQ_2_3_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1B" title="GTX_DUAL:DRP1B[14]">GTX_DUAL:DRP1B[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_1" title="GTX_DUAL:CLK_COR_SEQ_2_3_1[8]">GTX_DUAL:CLK_COR_SEQ_2_3_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1B" title="GTX_DUAL:DRP1B[15]">GTX_DUAL:DRP1B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_1" title="GTX_DUAL:CLK_COR_SEQ_2_3_1[6]">GTX_DUAL:CLK_COR_SEQ_2_3_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1C" title="GTX_DUAL:DRP1C[1]">GTX_DUAL:DRP1C[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_1" title="GTX_DUAL:CLK_COR_SEQ_2_3_1[7]">GTX_DUAL:CLK_COR_SEQ_2_3_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1C" title="GTX_DUAL:DRP1C[0]">GTX_DUAL:DRP1C[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_1" title="GTX_DUAL:CLK_COR_SEQ_2_3_1[5]">GTX_DUAL:CLK_COR_SEQ_2_3_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1C" title="GTX_DUAL:DRP1C[2]">GTX_DUAL:DRP1C[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_1" title="GTX_DUAL:CLK_COR_SEQ_2_3_1[4]">GTX_DUAL:CLK_COR_SEQ_2_3_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1C" title="GTX_DUAL:DRP1C[3]">GTX_DUAL:DRP1C[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_1" title="GTX_DUAL:CLK_COR_SEQ_2_3_1[2]">GTX_DUAL:CLK_COR_SEQ_2_3_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1C" title="GTX_DUAL:DRP1C[5]">GTX_DUAL:DRP1C[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_1" title="GTX_DUAL:CLK_COR_SEQ_2_3_1[3]">GTX_DUAL:CLK_COR_SEQ_2_3_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1C" title="GTX_DUAL:DRP1C[4]">GTX_DUAL:DRP1C[4]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_1" title="GTX_DUAL:CLK_COR_SEQ_2_3_1[1]">GTX_DUAL:CLK_COR_SEQ_2_3_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1C" title="GTX_DUAL:DRP1C[6]">GTX_DUAL:DRP1C[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_1" title="GTX_DUAL:CLK_COR_SEQ_2_3_1[0]">GTX_DUAL:CLK_COR_SEQ_2_3_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1C" title="GTX_DUAL:DRP1C[7]">GTX_DUAL:DRP1C[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_1" title="GTX_DUAL:CLK_COR_SEQ_2_4_1[8]">GTX_DUAL:CLK_COR_SEQ_2_4_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1C" title="GTX_DUAL:DRP1C[9]">GTX_DUAL:DRP1C[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_1" title="GTX_DUAL:CLK_COR_SEQ_2_4_1[9]">GTX_DUAL:CLK_COR_SEQ_2_4_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1C" title="GTX_DUAL:DRP1C[8]">GTX_DUAL:DRP1C[8]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_1" title="GTX_DUAL:CLK_COR_SEQ_2_4_1[7]">GTX_DUAL:CLK_COR_SEQ_2_4_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1C" title="GTX_DUAL:DRP1C[10]">GTX_DUAL:DRP1C[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_1" title="GTX_DUAL:CLK_COR_SEQ_2_4_1[6]">GTX_DUAL:CLK_COR_SEQ_2_4_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1C" title="GTX_DUAL:DRP1C[11]">GTX_DUAL:DRP1C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_1" title="GTX_DUAL:CLK_COR_SEQ_2_4_1[4]">GTX_DUAL:CLK_COR_SEQ_2_4_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1C" title="GTX_DUAL:DRP1C[13]">GTX_DUAL:DRP1C[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_1" title="GTX_DUAL:CLK_COR_SEQ_2_4_1[5]">GTX_DUAL:CLK_COR_SEQ_2_4_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1C" title="GTX_DUAL:DRP1C[12]">GTX_DUAL:DRP1C[12]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_1" title="GTX_DUAL:CLK_COR_SEQ_2_4_1[3]">GTX_DUAL:CLK_COR_SEQ_2_4_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1C" title="GTX_DUAL:DRP1C[14]">GTX_DUAL:DRP1C[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_1" title="GTX_DUAL:CLK_COR_SEQ_2_4_1[2]">GTX_DUAL:CLK_COR_SEQ_2_4_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1C" title="GTX_DUAL:DRP1C[15]">GTX_DUAL:DRP1C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_1" title="GTX_DUAL:CLK_COR_SEQ_2_4_1[0]">GTX_DUAL:CLK_COR_SEQ_2_4_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1D" title="GTX_DUAL:DRP1D[1]">GTX_DUAL:DRP1D[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_1" title="GTX_DUAL:CLK_COR_SEQ_2_4_1[1]">GTX_DUAL:CLK_COR_SEQ_2_4_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1D" title="GTX_DUAL:DRP1D[0]">GTX_DUAL:DRP1D[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_ENABLE_1" title="GTX_DUAL:CLK_COR_SEQ_2_ENABLE_1[3]">GTX_DUAL:CLK_COR_SEQ_2_ENABLE_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1D" title="GTX_DUAL:DRP1D[2]">GTX_DUAL:DRP1D[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_ENABLE_1" title="GTX_DUAL:CLK_COR_SEQ_2_ENABLE_1[2]">GTX_DUAL:CLK_COR_SEQ_2_ENABLE_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1D" title="GTX_DUAL:DRP1D[3]">GTX_DUAL:DRP1D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_ENABLE_1" title="GTX_DUAL:CLK_COR_SEQ_2_ENABLE_1[0]">GTX_DUAL:CLK_COR_SEQ_2_ENABLE_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1D" title="GTX_DUAL:DRP1D[5]">GTX_DUAL:DRP1D[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_ENABLE_1" title="GTX_DUAL:CLK_COR_SEQ_2_ENABLE_1[1]">GTX_DUAL:CLK_COR_SEQ_2_ENABLE_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1D" title="GTX_DUAL:DRP1D[4]">GTX_DUAL:DRP1D[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_USE_1" title="GTX_DUAL:CLK_COR_SEQ_2_USE_1">GTX_DUAL:CLK_COR_SEQ_2_USE_1</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1D" title="GTX_DUAL:DRP1D[6]">GTX_DUAL:DRP1D[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COM_BURST_VAL_1" title="GTX_DUAL:COM_BURST_VAL_1[3]">GTX_DUAL:COM_BURST_VAL_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1D" title="GTX_DUAL:DRP1D[7]">GTX_DUAL:DRP1D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COM_BURST_VAL_1" title="GTX_DUAL:COM_BURST_VAL_1[1]">GTX_DUAL:COM_BURST_VAL_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1D" title="GTX_DUAL:DRP1D[9]">GTX_DUAL:DRP1D[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COM_BURST_VAL_1" title="GTX_DUAL:COM_BURST_VAL_1[2]">GTX_DUAL:COM_BURST_VAL_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1D" title="GTX_DUAL:DRP1D[8]">GTX_DUAL:DRP1D[8]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COM_BURST_VAL_1" title="GTX_DUAL:COM_BURST_VAL_1[0]">GTX_DUAL:COM_BURST_VAL_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1D" title="GTX_DUAL:DRP1D[10]">GTX_DUAL:DRP1D[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_1" title="GTX_DUAL:COMMA_10B_ENABLE_1[9]">GTX_DUAL:COMMA_10B_ENABLE_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1D" title="GTX_DUAL:DRP1D[11]">GTX_DUAL:DRP1D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_1" title="GTX_DUAL:COMMA_10B_ENABLE_1[7]">GTX_DUAL:COMMA_10B_ENABLE_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1D" title="GTX_DUAL:DRP1D[13]">GTX_DUAL:DRP1D[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_1" title="GTX_DUAL:COMMA_10B_ENABLE_1[8]">GTX_DUAL:COMMA_10B_ENABLE_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1D" title="GTX_DUAL:DRP1D[12]">GTX_DUAL:DRP1D[12]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_1" title="GTX_DUAL:COMMA_10B_ENABLE_1[6]">GTX_DUAL:COMMA_10B_ENABLE_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1D" title="GTX_DUAL:DRP1D[14]">GTX_DUAL:DRP1D[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_1" title="GTX_DUAL:COMMA_10B_ENABLE_1[5]">GTX_DUAL:COMMA_10B_ENABLE_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1D" title="GTX_DUAL:DRP1D[15]">GTX_DUAL:DRP1D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_1" title="GTX_DUAL:COMMA_10B_ENABLE_1[3]">GTX_DUAL:COMMA_10B_ENABLE_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1E" title="GTX_DUAL:DRP1E[1]">GTX_DUAL:DRP1E[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_1" title="GTX_DUAL:COMMA_10B_ENABLE_1[4]">GTX_DUAL:COMMA_10B_ENABLE_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1E" title="GTX_DUAL:DRP1E[0]">GTX_DUAL:DRP1E[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_1" title="GTX_DUAL:COMMA_10B_ENABLE_1[2]">GTX_DUAL:COMMA_10B_ENABLE_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1E" title="GTX_DUAL:DRP1E[2]">GTX_DUAL:DRP1E[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_1" title="GTX_DUAL:COMMA_10B_ENABLE_1[1]">GTX_DUAL:COMMA_10B_ENABLE_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1E" title="GTX_DUAL:DRP1E[3]">GTX_DUAL:DRP1E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_DOUBLE_1" title="GTX_DUAL:COMMA_DOUBLE_1">GTX_DUAL:COMMA_DOUBLE_1</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1E" title="GTX_DUAL:DRP1E[5]">GTX_DUAL:DRP1E[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_1" title="GTX_DUAL:COMMA_10B_ENABLE_1[0]">GTX_DUAL:COMMA_10B_ENABLE_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1E" title="GTX_DUAL:DRP1E[4]">GTX_DUAL:DRP1E[4]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DEC_MCOMMA_DETECT_1" title="GTX_DUAL:DEC_MCOMMA_DETECT_1">GTX_DUAL:DEC_MCOMMA_DETECT_1</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1E" title="GTX_DUAL:DRP1E[6]">GTX_DUAL:DRP1E[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DEC_PCOMMA_DETECT_1" title="GTX_DUAL:DEC_PCOMMA_DETECT_1">GTX_DUAL:DEC_PCOMMA_DETECT_1</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1E" title="GTX_DUAL:DRP1E[7]">GTX_DUAL:DRP1E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1E" title="GTX_DUAL:DRP1E[9]">GTX_DUAL:DRP1E[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_1" title="GTX_DUAL:MCOMMA_10B_VALUE_1[9]">GTX_DUAL:MCOMMA_10B_VALUE_1[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DEC_VALID_COMMA_ONLY_1" title="GTX_DUAL:DEC_VALID_COMMA_ONLY_1">GTX_DUAL:DEC_VALID_COMMA_ONLY_1</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1E" title="GTX_DUAL:DRP1E[8]">GTX_DUAL:DRP1E[8]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1E" title="GTX_DUAL:DRP1E[10]">GTX_DUAL:DRP1E[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_1" title="GTX_DUAL:MCOMMA_10B_VALUE_1[8]">GTX_DUAL:MCOMMA_10B_VALUE_1[8]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1E" title="GTX_DUAL:DRP1E[11]">GTX_DUAL:DRP1E[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_1" title="GTX_DUAL:MCOMMA_10B_VALUE_1[7]">GTX_DUAL:MCOMMA_10B_VALUE_1[7]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1E" title="GTX_DUAL:DRP1E[13]">GTX_DUAL:DRP1E[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_1" title="GTX_DUAL:MCOMMA_10B_VALUE_1[5]">GTX_DUAL:MCOMMA_10B_VALUE_1[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1E" title="GTX_DUAL:DRP1E[12]">GTX_DUAL:DRP1E[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_1" title="GTX_DUAL:MCOMMA_10B_VALUE_1[6]">GTX_DUAL:MCOMMA_10B_VALUE_1[6]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1E" title="GTX_DUAL:DRP1E[14]">GTX_DUAL:DRP1E[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_1" title="GTX_DUAL:MCOMMA_10B_VALUE_1[4]">GTX_DUAL:MCOMMA_10B_VALUE_1[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1E" title="GTX_DUAL:DRP1E[15]">GTX_DUAL:DRP1E[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_1" title="GTX_DUAL:MCOMMA_10B_VALUE_1[3]">GTX_DUAL:MCOMMA_10B_VALUE_1[3]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1F" title="GTX_DUAL:DRP1F[1]">GTX_DUAL:DRP1F[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_1" title="GTX_DUAL:MCOMMA_10B_VALUE_1[1]">GTX_DUAL:MCOMMA_10B_VALUE_1[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1F" title="GTX_DUAL:DRP1F[0]">GTX_DUAL:DRP1F[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_1" title="GTX_DUAL:MCOMMA_10B_VALUE_1[2]">GTX_DUAL:MCOMMA_10B_VALUE_1[2]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1F" title="GTX_DUAL:DRP1F[2]">GTX_DUAL:DRP1F[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_1" title="GTX_DUAL:MCOMMA_10B_VALUE_1[0]">GTX_DUAL:MCOMMA_10B_VALUE_1[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1F" title="GTX_DUAL:DRP1F[3]">GTX_DUAL:DRP1F[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_DETECT_1" title="GTX_DUAL:MCOMMA_DETECT_1">GTX_DUAL:MCOMMA_DETECT_1</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_1[0]">GTX_DUAL:CHAN_BOND_SEQ_2_2_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1F" title="GTX_DUAL:DRP1F[5]">GTX_DUAL:DRP1F[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_1[9]">GTX_DUAL:CHAN_BOND_SEQ_2_3_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1F" title="GTX_DUAL:DRP1F[4]">GTX_DUAL:DRP1F[4]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_1[1]">GTX_DUAL:CHAN_BOND_SEQ_2_2_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1F" title="GTX_DUAL:DRP1F[6]">GTX_DUAL:DRP1F[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_1[2]">GTX_DUAL:CHAN_BOND_SEQ_2_2_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1F" title="GTX_DUAL:DRP1F[7]">GTX_DUAL:DRP1F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[31]">CRC32_1:CRC_INIT[31]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_1[4]">GTX_DUAL:CHAN_BOND_SEQ_2_2_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1F" title="GTX_DUAL:DRP1F[9]">GTX_DUAL:DRP1F[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_1[3]">GTX_DUAL:CHAN_BOND_SEQ_2_2_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1F" title="GTX_DUAL:DRP1F[8]">GTX_DUAL:DRP1F[8]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[30]">CRC32_1:CRC_INIT[30]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_1[5]">GTX_DUAL:CHAN_BOND_SEQ_2_2_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1F" title="GTX_DUAL:DRP1F[10]">GTX_DUAL:DRP1F[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_1[6]">GTX_DUAL:CHAN_BOND_SEQ_2_2_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1F" title="GTX_DUAL:DRP1F[11]">GTX_DUAL:DRP1F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[29]">CRC32_1:CRC_INIT[29]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1F" title="GTX_DUAL:DRP1F[13]">GTX_DUAL:DRP1F[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_1[7]">GTX_DUAL:CHAN_BOND_SEQ_2_2_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1F" title="GTX_DUAL:DRP1F[12]">GTX_DUAL:DRP1F[12]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[28]">CRC32_1:CRC_INIT[28]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_1[8]">GTX_DUAL:CHAN_BOND_SEQ_2_2_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1F" title="GTX_DUAL:DRP1F[14]">GTX_DUAL:DRP1F[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_1[9]">GTX_DUAL:CHAN_BOND_SEQ_2_2_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP1F" title="GTX_DUAL:DRP1F[15]">GTX_DUAL:DRP1F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX bittile 9</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[27]">CRC32_1:CRC_INIT[27]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_1[1]">GTX_DUAL:CHAN_BOND_SEQ_2_1_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP20" title="GTX_DUAL:DRP20[1]">GTX_DUAL:DRP20[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_1[0]">GTX_DUAL:CHAN_BOND_SEQ_2_1_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP20" title="GTX_DUAL:DRP20[0]">GTX_DUAL:DRP20[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[26]">CRC32_1:CRC_INIT[26]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_1[2]">GTX_DUAL:CHAN_BOND_SEQ_2_1_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP20" title="GTX_DUAL:DRP20[2]">GTX_DUAL:DRP20[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_1[3]">GTX_DUAL:CHAN_BOND_SEQ_2_1_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP20" title="GTX_DUAL:DRP20[3]">GTX_DUAL:DRP20[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_1[5]">GTX_DUAL:CHAN_BOND_SEQ_2_1_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP20" title="GTX_DUAL:DRP20[5]">GTX_DUAL:DRP20[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_1[4]">GTX_DUAL:CHAN_BOND_SEQ_2_1_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP20" title="GTX_DUAL:DRP20[4]">GTX_DUAL:DRP20[4]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[25]">CRC32_1:CRC_INIT[25]</a></td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[24]">CRC32_1:CRC_INIT[24]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_1[6]">GTX_DUAL:CHAN_BOND_SEQ_2_1_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP20" title="GTX_DUAL:DRP20[6]">GTX_DUAL:DRP20[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_1[7]">GTX_DUAL:CHAN_BOND_SEQ_2_1_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP20" title="GTX_DUAL:DRP20[7]">GTX_DUAL:DRP20[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[23]">CRC32_1:CRC_INIT[23]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_1[9]">GTX_DUAL:CHAN_BOND_SEQ_2_1_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP20" title="GTX_DUAL:DRP20[9]">GTX_DUAL:DRP20[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_1[8]">GTX_DUAL:CHAN_BOND_SEQ_2_1_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP20" title="GTX_DUAL:DRP20[8]">GTX_DUAL:DRP20[8]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_1[0]">GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP20" title="GTX_DUAL:DRP20[10]">GTX_DUAL:DRP20[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_1[1]">GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP20" title="GTX_DUAL:DRP20[11]">GTX_DUAL:DRP20[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[21]">CRC32_1:CRC_INIT[21]</a></td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[22]">CRC32_1:CRC_INIT[22]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_1[3]">GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP20" title="GTX_DUAL:DRP20[13]">GTX_DUAL:DRP20[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_1[2]">GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP20" title="GTX_DUAL:DRP20[12]">GTX_DUAL:DRP20[12]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[20]">CRC32_1:CRC_INIT[20]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_1[0]">GTX_DUAL:CHAN_BOND_SEQ_1_4_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP20" title="GTX_DUAL:DRP20[14]">GTX_DUAL:DRP20[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_1[1]">GTX_DUAL:CHAN_BOND_SEQ_1_4_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP20" title="GTX_DUAL:DRP20[15]">GTX_DUAL:DRP20[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[19]">CRC32_1:CRC_INIT[19]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_1[3]">GTX_DUAL:CHAN_BOND_SEQ_1_4_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP21" title="GTX_DUAL:DRP21[1]">GTX_DUAL:DRP21[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_1[2]">GTX_DUAL:CHAN_BOND_SEQ_1_4_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP21" title="GTX_DUAL:DRP21[0]">GTX_DUAL:DRP21[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[18]">CRC32_1:CRC_INIT[18]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_1[4]">GTX_DUAL:CHAN_BOND_SEQ_1_4_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP21" title="GTX_DUAL:DRP21[2]">GTX_DUAL:DRP21[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_1[5]">GTX_DUAL:CHAN_BOND_SEQ_1_4_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP21" title="GTX_DUAL:DRP21[3]">GTX_DUAL:DRP21[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[17]">CRC32_1:CRC_INIT[17]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_1[7]">GTX_DUAL:CHAN_BOND_SEQ_1_4_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP21" title="GTX_DUAL:DRP21[5]">GTX_DUAL:DRP21[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_1[6]">GTX_DUAL:CHAN_BOND_SEQ_1_4_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP21" title="GTX_DUAL:DRP21[4]">GTX_DUAL:DRP21[4]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[16]">CRC32_1:CRC_INIT[16]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_1[8]">GTX_DUAL:CHAN_BOND_SEQ_1_4_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP21" title="GTX_DUAL:DRP21[6]">GTX_DUAL:DRP21[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_1[9]">GTX_DUAL:CHAN_BOND_SEQ_1_4_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP21" title="GTX_DUAL:DRP21[7]">GTX_DUAL:DRP21[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[14]">CRC32_1:CRC_INIT[14]</a></td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[15]">CRC32_1:CRC_INIT[15]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_1[1]">GTX_DUAL:CHAN_BOND_SEQ_1_3_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP21" title="GTX_DUAL:DRP21[9]">GTX_DUAL:DRP21[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_1[0]">GTX_DUAL:CHAN_BOND_SEQ_1_3_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP21" title="GTX_DUAL:DRP21[8]">GTX_DUAL:DRP21[8]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[13]">CRC32_1:CRC_INIT[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_1[2]">GTX_DUAL:CHAN_BOND_SEQ_1_3_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP21" title="GTX_DUAL:DRP21[10]">GTX_DUAL:DRP21[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_1[3]">GTX_DUAL:CHAN_BOND_SEQ_1_3_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP21" title="GTX_DUAL:DRP21[11]">GTX_DUAL:DRP21[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[12]">CRC32_1:CRC_INIT[12]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_1[5]">GTX_DUAL:CHAN_BOND_SEQ_1_3_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP21" title="GTX_DUAL:DRP21[13]">GTX_DUAL:DRP21[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_1[4]">GTX_DUAL:CHAN_BOND_SEQ_1_3_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP21" title="GTX_DUAL:DRP21[12]">GTX_DUAL:DRP21[12]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[11]">CRC32_1:CRC_INIT[11]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_1[6]">GTX_DUAL:CHAN_BOND_SEQ_1_3_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP21" title="GTX_DUAL:DRP21[14]">GTX_DUAL:DRP21[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_1[7]">GTX_DUAL:CHAN_BOND_SEQ_1_3_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP21" title="GTX_DUAL:DRP21[15]">GTX_DUAL:DRP21[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_1[9]">GTX_DUAL:CHAN_BOND_SEQ_1_3_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP22" title="GTX_DUAL:DRP22[1]">GTX_DUAL:DRP22[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_1[8]">GTX_DUAL:CHAN_BOND_SEQ_1_3_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP22" title="GTX_DUAL:DRP22[0]">GTX_DUAL:DRP22[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[10]">CRC32_1:CRC_INIT[10]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_1[0]">GTX_DUAL:CHAN_BOND_SEQ_1_2_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP22" title="GTX_DUAL:DRP22[2]">GTX_DUAL:DRP22[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_1[1]">GTX_DUAL:CHAN_BOND_SEQ_1_2_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP22" title="GTX_DUAL:DRP22[3]">GTX_DUAL:DRP22[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[9]">CRC32_1:CRC_INIT[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_1[3]">GTX_DUAL:CHAN_BOND_SEQ_1_2_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP22" title="GTX_DUAL:DRP22[5]">GTX_DUAL:DRP22[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_1[2]">GTX_DUAL:CHAN_BOND_SEQ_1_2_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP22" title="GTX_DUAL:DRP22[4]">GTX_DUAL:DRP22[4]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[8]">CRC32_1:CRC_INIT[8]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_1[4]">GTX_DUAL:CHAN_BOND_SEQ_1_2_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP22" title="GTX_DUAL:DRP22[6]">GTX_DUAL:DRP22[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_1[5]">GTX_DUAL:CHAN_BOND_SEQ_1_2_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP22" title="GTX_DUAL:DRP22[7]">GTX_DUAL:DRP22[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[7]">CRC32_1:CRC_INIT[7]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_1[7]">GTX_DUAL:CHAN_BOND_SEQ_1_2_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP22" title="GTX_DUAL:DRP22[9]">GTX_DUAL:DRP22[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_1[6]">GTX_DUAL:CHAN_BOND_SEQ_1_2_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP22" title="GTX_DUAL:DRP22[8]">GTX_DUAL:DRP22[8]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[6]">CRC32_1:CRC_INIT[6]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_1[8]">GTX_DUAL:CHAN_BOND_SEQ_1_2_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP22" title="GTX_DUAL:DRP22[10]">GTX_DUAL:DRP22[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_1[9]">GTX_DUAL:CHAN_BOND_SEQ_1_2_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP22" title="GTX_DUAL:DRP22[11]">GTX_DUAL:DRP22[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[5]">CRC32_1:CRC_INIT[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_1[1]">GTX_DUAL:CHAN_BOND_SEQ_1_1_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP22" title="GTX_DUAL:DRP22[13]">GTX_DUAL:DRP22[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_1[0]">GTX_DUAL:CHAN_BOND_SEQ_1_1_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP22" title="GTX_DUAL:DRP22[12]">GTX_DUAL:DRP22[12]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[4]">CRC32_1:CRC_INIT[4]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_1[2]">GTX_DUAL:CHAN_BOND_SEQ_1_1_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP22" title="GTX_DUAL:DRP22[14]">GTX_DUAL:DRP22[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_1[3]">GTX_DUAL:CHAN_BOND_SEQ_1_1_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP22" title="GTX_DUAL:DRP22[15]">GTX_DUAL:DRP22[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[3]">CRC32_1:CRC_INIT[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_1[5]">GTX_DUAL:CHAN_BOND_SEQ_1_1_1[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP23" title="GTX_DUAL:DRP23[1]">GTX_DUAL:DRP23[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_1[4]">GTX_DUAL:CHAN_BOND_SEQ_1_1_1[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP23" title="GTX_DUAL:DRP23[0]">GTX_DUAL:DRP23[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[2]">CRC32_1:CRC_INIT[2]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_1[6]">GTX_DUAL:CHAN_BOND_SEQ_1_1_1[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP23" title="GTX_DUAL:DRP23[2]">GTX_DUAL:DRP23[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_1[7]">GTX_DUAL:CHAN_BOND_SEQ_1_1_1[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP23" title="GTX_DUAL:DRP23[3]">GTX_DUAL:DRP23[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[1]">CRC32_1:CRC_INIT[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_1[9]">GTX_DUAL:CHAN_BOND_SEQ_1_1_1[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP23" title="GTX_DUAL:DRP23[5]">GTX_DUAL:DRP23[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_1" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_1[8]">GTX_DUAL:CHAN_BOND_SEQ_1_1_1[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP23" title="GTX_DUAL:DRP23[4]">GTX_DUAL:DRP23[4]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_1:CRC_INIT" title="CRC32_1:CRC_INIT[0]">CRC32_1:CRC_INIT[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_MODE_1" title="GTX_DUAL:CHAN_BOND_MODE_1[1]">GTX_DUAL:CHAN_BOND_MODE_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP23" title="GTX_DUAL:DRP23[6]">GTX_DUAL:DRP23[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_MODE_1" title="GTX_DUAL:CHAN_BOND_MODE_1[0]">GTX_DUAL:CHAN_BOND_MODE_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP23" title="GTX_DUAL:DRP23[7]">GTX_DUAL:DRP23[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_LEVEL_1" title="GTX_DUAL:CHAN_BOND_LEVEL_1[1]">GTX_DUAL:CHAN_BOND_LEVEL_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP23" title="GTX_DUAL:DRP23[9]">GTX_DUAL:DRP23[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_LEVEL_1" title="GTX_DUAL:CHAN_BOND_LEVEL_1[0]">GTX_DUAL:CHAN_BOND_LEVEL_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP23" title="GTX_DUAL:DRP23[8]">GTX_DUAL:DRP23[8]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_LEVEL_1" title="GTX_DUAL:CHAN_BOND_LEVEL_1[2]">GTX_DUAL:CHAN_BOND_LEVEL_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP23" title="GTX_DUAL:DRP23[10]">GTX_DUAL:DRP23[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_2_MAX_SKEW_1" title="GTX_DUAL:CHAN_BOND_2_MAX_SKEW_1[0]">GTX_DUAL:CHAN_BOND_2_MAX_SKEW_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP23" title="GTX_DUAL:DRP23[11]">GTX_DUAL:DRP23[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_2_MAX_SKEW_1" title="GTX_DUAL:CHAN_BOND_2_MAX_SKEW_1[2]">GTX_DUAL:CHAN_BOND_2_MAX_SKEW_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP23" title="GTX_DUAL:DRP23[13]">GTX_DUAL:DRP23[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_2_MAX_SKEW_1" title="GTX_DUAL:CHAN_BOND_2_MAX_SKEW_1[1]">GTX_DUAL:CHAN_BOND_2_MAX_SKEW_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP23" title="GTX_DUAL:DRP23[12]">GTX_DUAL:DRP23[12]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_2_MAX_SKEW_1" title="GTX_DUAL:CHAN_BOND_2_MAX_SKEW_1[3]">GTX_DUAL:CHAN_BOND_2_MAX_SKEW_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP23" title="GTX_DUAL:DRP23[14]">GTX_DUAL:DRP23[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_1_MAX_SKEW_1" title="GTX_DUAL:CHAN_BOND_1_MAX_SKEW_1[0]">GTX_DUAL:CHAN_BOND_1_MAX_SKEW_1[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP23" title="GTX_DUAL:DRP23[15]">GTX_DUAL:DRP23[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_1_MAX_SKEW_1" title="GTX_DUAL:CHAN_BOND_1_MAX_SKEW_1[2]">GTX_DUAL:CHAN_BOND_1_MAX_SKEW_1[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP24" title="GTX_DUAL:DRP24[1]">GTX_DUAL:DRP24[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_1_MAX_SKEW_1" title="GTX_DUAL:CHAN_BOND_1_MAX_SKEW_1[1]">GTX_DUAL:CHAN_BOND_1_MAX_SKEW_1[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP24" title="GTX_DUAL:DRP24[0]">GTX_DUAL:DRP24[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_1_MAX_SKEW_1" title="GTX_DUAL:CHAN_BOND_1_MAX_SKEW_1[3]">GTX_DUAL:CHAN_BOND_1_MAX_SKEW_1[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP24" title="GTX_DUAL:DRP24[2]">GTX_DUAL:DRP24[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:ALIGN_COMMA_WORD_1" title="GTX_DUAL:ALIGN_COMMA_WORD_1">GTX_DUAL:ALIGN_COMMA_WORD_1</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP24" title="GTX_DUAL:DRP24[3]">GTX_DUAL:DRP24[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP24" title="GTX_DUAL:DRP24[5]">GTX_DUAL:DRP24[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[17]">GTX_DUAL:PMA_COM_CFG[17]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP24" title="GTX_DUAL:DRP24[4]">GTX_DUAL:DRP24[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[18]">GTX_DUAL:PMA_COM_CFG[18]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP24" title="GTX_DUAL:DRP24[6]">GTX_DUAL:DRP24[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[16]">GTX_DUAL:PMA_COM_CFG[16]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP24" title="GTX_DUAL:DRP24[7]">GTX_DUAL:DRP24[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[15]">GTX_DUAL:PMA_COM_CFG[15]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP24" title="GTX_DUAL:DRP24[9]">GTX_DUAL:DRP24[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[13]">GTX_DUAL:PMA_COM_CFG[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP24" title="GTX_DUAL:DRP24[8]">GTX_DUAL:DRP24[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[14]">GTX_DUAL:PMA_COM_CFG[14]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP24" title="GTX_DUAL:DRP24[10]">GTX_DUAL:DRP24[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[12]">GTX_DUAL:PMA_COM_CFG[12]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP24" title="GTX_DUAL:DRP24[11]">GTX_DUAL:DRP24[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[11]">GTX_DUAL:PMA_COM_CFG[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP24" title="GTX_DUAL:DRP24[13]">GTX_DUAL:DRP24[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP24" title="GTX_DUAL:DRP24[12]">GTX_DUAL:DRP24[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[10]">GTX_DUAL:PMA_COM_CFG[10]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP24" title="GTX_DUAL:DRP24[14]">GTX_DUAL:DRP24[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP24" title="GTX_DUAL:DRP24[15]">GTX_DUAL:DRP24[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP25" title="GTX_DUAL:DRP25[1]">GTX_DUAL:DRP25[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[52]">GTX_DUAL:PMA_COM_CFG[52]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP25" title="GTX_DUAL:DRP25[0]">GTX_DUAL:DRP25[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP25" title="GTX_DUAL:DRP25[2]">GTX_DUAL:DRP25[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[50]">GTX_DUAL:PMA_COM_CFG[50]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP25" title="GTX_DUAL:DRP25[3]">GTX_DUAL:DRP25[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP25" title="GTX_DUAL:DRP25[5]">GTX_DUAL:DRP25[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP25" title="GTX_DUAL:DRP25[4]">GTX_DUAL:DRP25[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP25" title="GTX_DUAL:DRP25[6]">GTX_DUAL:DRP25[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP25" title="GTX_DUAL:DRP25[7]">GTX_DUAL:DRP25[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP25" title="GTX_DUAL:DRP25[9]">GTX_DUAL:DRP25[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[66]">GTX_DUAL:PMA_COM_CFG[66]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP25" title="GTX_DUAL:DRP25[8]">GTX_DUAL:DRP25[8]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP25" title="GTX_DUAL:DRP25[10]">GTX_DUAL:DRP25[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[68]">GTX_DUAL:PMA_COM_CFG[68]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP25" title="GTX_DUAL:DRP25[11]">GTX_DUAL:DRP25[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[63]">GTX_DUAL:PMA_COM_CFG[63]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP25" title="GTX_DUAL:DRP25[13]">GTX_DUAL:DRP25[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[62]">GTX_DUAL:PMA_COM_CFG[62]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP25" title="GTX_DUAL:DRP25[12]">GTX_DUAL:DRP25[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[61]">GTX_DUAL:PMA_COM_CFG[61]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP25" title="GTX_DUAL:DRP25[14]">GTX_DUAL:DRP25[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[64]">GTX_DUAL:PMA_COM_CFG[64]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP25" title="GTX_DUAL:DRP25[15]">GTX_DUAL:DRP25[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[54]">GTX_DUAL:PMA_COM_CFG[54]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP26" title="GTX_DUAL:DRP26[1]">GTX_DUAL:DRP26[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[34]">GTX_DUAL:PMA_COM_CFG[34]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP26" title="GTX_DUAL:DRP26[0]">GTX_DUAL:DRP26[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[56]">GTX_DUAL:PMA_COM_CFG[56]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP26" title="GTX_DUAL:DRP26[2]">GTX_DUAL:DRP26[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[36]">GTX_DUAL:PMA_COM_CFG[36]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP26" title="GTX_DUAL:DRP26[3]">GTX_DUAL:DRP26[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[40]">GTX_DUAL:PMA_COM_CFG[40]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP26" title="GTX_DUAL:DRP26[5]">GTX_DUAL:DRP26[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[42]">GTX_DUAL:PMA_COM_CFG[42]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP26" title="GTX_DUAL:DRP26[4]">GTX_DUAL:DRP26[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[38]">GTX_DUAL:PMA_COM_CFG[38]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP26" title="GTX_DUAL:DRP26[6]">GTX_DUAL:DRP26[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[44]">GTX_DUAL:PMA_COM_CFG[44]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP26" title="GTX_DUAL:DRP26[7]">GTX_DUAL:DRP26[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[46]">GTX_DUAL:PMA_COM_CFG[46]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK25_DIVIDER" title="GTX_DUAL:CLK25_DIVIDER[2]">GTX_DUAL:CLK25_DIVIDER[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP26" title="GTX_DUAL:DRP26[9]">GTX_DUAL:DRP26[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP26" title="GTX_DUAL:DRP26[8]">GTX_DUAL:DRP26[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[48]">GTX_DUAL:PMA_COM_CFG[48]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK25_DIVIDER" title="GTX_DUAL:CLK25_DIVIDER[1]">GTX_DUAL:CLK25_DIVIDER[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP26" title="GTX_DUAL:DRP26[10]">GTX_DUAL:DRP26[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK25_DIVIDER" title="GTX_DUAL:CLK25_DIVIDER[0]">GTX_DUAL:CLK25_DIVIDER[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP26" title="GTX_DUAL:DRP26[11]">GTX_DUAL:DRP26[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP26" title="GTX_DUAL:DRP26[13]">GTX_DUAL:DRP26[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:OOB_CLK_DIVIDER" title="GTX_DUAL:OOB_CLK_DIVIDER[1]">GTX_DUAL:OOB_CLK_DIVIDER[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP26" title="GTX_DUAL:DRP26[12]">GTX_DUAL:DRP26[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:OOB_CLK_DIVIDER" title="GTX_DUAL:OOB_CLK_DIVIDER[2]">GTX_DUAL:OOB_CLK_DIVIDER[2]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP26" title="GTX_DUAL:DRP26[14]">GTX_DUAL:DRP26[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:OOB_CLK_DIVIDER" title="GTX_DUAL:OOB_CLK_DIVIDER[0]">GTX_DUAL:OOB_CLK_DIVIDER[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP26" title="GTX_DUAL:DRP26[15]">GTX_DUAL:DRP26[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:OVERSAMPLE_MODE" title="GTX_DUAL:OVERSAMPLE_MODE">GTX_DUAL:OVERSAMPLE_MODE</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP27" title="GTX_DUAL:DRP27[1]">GTX_DUAL:DRP27[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[18]">GTX_DUAL:PLL_COM_CFG[18]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP27" title="GTX_DUAL:DRP27[0]">GTX_DUAL:DRP27[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[19]">GTX_DUAL:PLL_COM_CFG[19]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP27" title="GTX_DUAL:DRP27[2]">GTX_DUAL:DRP27[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[17]">GTX_DUAL:PLL_COM_CFG[17]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP27" title="GTX_DUAL:DRP27[3]">GTX_DUAL:DRP27[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[16]">GTX_DUAL:PLL_COM_CFG[16]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP27" title="GTX_DUAL:DRP27[5]">GTX_DUAL:DRP27[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[14]">GTX_DUAL:PLL_COM_CFG[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP27" title="GTX_DUAL:DRP27[4]">GTX_DUAL:DRP27[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[15]">GTX_DUAL:PLL_COM_CFG[15]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP27" title="GTX_DUAL:DRP27[6]">GTX_DUAL:DRP27[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[13]">GTX_DUAL:PLL_COM_CFG[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP27" title="GTX_DUAL:DRP27[7]">GTX_DUAL:DRP27[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[12]">GTX_DUAL:PLL_COM_CFG[12]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP27" title="GTX_DUAL:DRP27[9]">GTX_DUAL:DRP27[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[10]">GTX_DUAL:PLL_COM_CFG[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP27" title="GTX_DUAL:DRP27[8]">GTX_DUAL:DRP27[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[11]">GTX_DUAL:PLL_COM_CFG[11]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP27" title="GTX_DUAL:DRP27[10]">GTX_DUAL:DRP27[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[9]">GTX_DUAL:PLL_COM_CFG[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP27" title="GTX_DUAL:DRP27[11]">GTX_DUAL:DRP27[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[8]">GTX_DUAL:PLL_COM_CFG[8]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP27" title="GTX_DUAL:DRP27[13]">GTX_DUAL:DRP27[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[6]">GTX_DUAL:PLL_COM_CFG[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP27" title="GTX_DUAL:DRP27[12]">GTX_DUAL:DRP27[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[7]">GTX_DUAL:PLL_COM_CFG[7]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP27" title="GTX_DUAL:DRP27[14]">GTX_DUAL:DRP27[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[5]">GTX_DUAL:PLL_COM_CFG[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP27" title="GTX_DUAL:DRP27[15]">GTX_DUAL:DRP27[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[4]">GTX_DUAL:PLL_COM_CFG[4]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX bittile 10</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP28" title="GTX_DUAL:DRP28[1]">GTX_DUAL:DRP28[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[2]">GTX_DUAL:PLL_COM_CFG[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP28" title="GTX_DUAL:DRP28[0]">GTX_DUAL:DRP28[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[3]">GTX_DUAL:PLL_COM_CFG[3]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP28" title="GTX_DUAL:DRP28[2]">GTX_DUAL:DRP28[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[1]">GTX_DUAL:PLL_COM_CFG[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP28" title="GTX_DUAL:DRP28[3]">GTX_DUAL:DRP28[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG" title="GTX_DUAL:PLL_COM_CFG[0]">GTX_DUAL:PLL_COM_CFG[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP28" title="GTX_DUAL:DRP28[5]">GTX_DUAL:DRP28[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_CP_CFG" title="GTX_DUAL:PLL_CP_CFG[6]">GTX_DUAL:PLL_CP_CFG[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP28" title="GTX_DUAL:DRP28[4]">GTX_DUAL:DRP28[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_CP_CFG" title="GTX_DUAL:PLL_CP_CFG[7]">GTX_DUAL:PLL_CP_CFG[7]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP28" title="GTX_DUAL:DRP28[6]">GTX_DUAL:DRP28[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_CP_CFG" title="GTX_DUAL:PLL_CP_CFG[5]">GTX_DUAL:PLL_CP_CFG[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP28" title="GTX_DUAL:DRP28[7]">GTX_DUAL:DRP28[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_CP_CFG" title="GTX_DUAL:PLL_CP_CFG[4]">GTX_DUAL:PLL_CP_CFG[4]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP28" title="GTX_DUAL:DRP28[9]">GTX_DUAL:DRP28[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_CP_CFG" title="GTX_DUAL:PLL_CP_CFG[2]">GTX_DUAL:PLL_CP_CFG[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP28" title="GTX_DUAL:DRP28[8]">GTX_DUAL:DRP28[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_CP_CFG" title="GTX_DUAL:PLL_CP_CFG[3]">GTX_DUAL:PLL_CP_CFG[3]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP28" title="GTX_DUAL:DRP28[10]">GTX_DUAL:DRP28[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_CP_CFG" title="GTX_DUAL:PLL_CP_CFG[1]">GTX_DUAL:PLL_CP_CFG[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP28" title="GTX_DUAL:DRP28[11]">GTX_DUAL:DRP28[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_CP_CFG" title="GTX_DUAL:PLL_CP_CFG[0]">GTX_DUAL:PLL_CP_CFG[0]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP28" title="GTX_DUAL:DRP28[13]">GTX_DUAL:DRP28[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP28" title="GTX_DUAL:DRP28[12]">GTX_DUAL:DRP28[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_DIVSEL_FB" title="GTX_DUAL:PLL_DIVSEL_FB[0]">GTX_DUAL:PLL_DIVSEL_FB[0]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP28" title="GTX_DUAL:DRP28[14]">GTX_DUAL:DRP28[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_DIVSEL_FB" title="GTX_DUAL:PLL_DIVSEL_FB[3]">GTX_DUAL:PLL_DIVSEL_FB[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP28" title="GTX_DUAL:DRP28[15]">GTX_DUAL:DRP28[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_DIVSEL_FB" title="GTX_DUAL:PLL_DIVSEL_FB[2]">GTX_DUAL:PLL_DIVSEL_FB[2]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP29" title="GTX_DUAL:DRP29[1]">GTX_DUAL:DRP29[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TERMINATION_CTRL" title="GTX_DUAL:TERMINATION_CTRL[4]">GTX_DUAL:TERMINATION_CTRL[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP29" title="GTX_DUAL:DRP29[0]">GTX_DUAL:DRP29[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_DIVSEL_FB" title="GTX_DUAL:PLL_DIVSEL_FB[1]">GTX_DUAL:PLL_DIVSEL_FB[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP29" title="GTX_DUAL:DRP29[2]">GTX_DUAL:DRP29[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TERMINATION_CTRL" title="GTX_DUAL:TERMINATION_CTRL[3]">GTX_DUAL:TERMINATION_CTRL[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP29" title="GTX_DUAL:DRP29[3]">GTX_DUAL:DRP29[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TERMINATION_CTRL" title="GTX_DUAL:TERMINATION_CTRL[2]">GTX_DUAL:TERMINATION_CTRL[2]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP29" title="GTX_DUAL:DRP29[5]">GTX_DUAL:DRP29[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TERMINATION_CTRL" title="GTX_DUAL:TERMINATION_CTRL[0]">GTX_DUAL:TERMINATION_CTRL[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP29" title="GTX_DUAL:DRP29[4]">GTX_DUAL:DRP29[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TERMINATION_CTRL" title="GTX_DUAL:TERMINATION_CTRL[1]">GTX_DUAL:TERMINATION_CTRL[1]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP29" title="GTX_DUAL:DRP29[6]">GTX_DUAL:DRP29[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TERMINATION_OVRD" title="GTX_DUAL:TERMINATION_OVRD">GTX_DUAL:TERMINATION_OVRD</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP29" title="GTX_DUAL:DRP29[7]">GTX_DUAL:DRP29[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[32]">GTX_DUAL:PMA_COM_CFG[32]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP29" title="GTX_DUAL:DRP29[9]">GTX_DUAL:DRP29[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[45]">GTX_DUAL:PMA_COM_CFG[45]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP29" title="GTX_DUAL:DRP29[8]">GTX_DUAL:DRP29[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[47]">GTX_DUAL:PMA_COM_CFG[47]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP29" title="GTX_DUAL:DRP29[10]">GTX_DUAL:DRP29[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[43]">GTX_DUAL:PMA_COM_CFG[43]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP29" title="GTX_DUAL:DRP29[11]">GTX_DUAL:DRP29[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[41]">GTX_DUAL:PMA_COM_CFG[41]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP29" title="GTX_DUAL:DRP29[13]">GTX_DUAL:DRP29[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[37]">GTX_DUAL:PMA_COM_CFG[37]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP29" title="GTX_DUAL:DRP29[12]">GTX_DUAL:DRP29[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[39]">GTX_DUAL:PMA_COM_CFG[39]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP29" title="GTX_DUAL:DRP29[14]">GTX_DUAL:DRP29[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[33]">GTX_DUAL:PMA_COM_CFG[33]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP29" title="GTX_DUAL:DRP29[15]">GTX_DUAL:DRP29[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[35]">GTX_DUAL:PMA_COM_CFG[35]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2A" title="GTX_DUAL:DRP2A[1]">GTX_DUAL:DRP2A[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[55]">GTX_DUAL:PMA_COM_CFG[55]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2A" title="GTX_DUAL:DRP2A[0]">GTX_DUAL:DRP2A[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[53]">GTX_DUAL:PMA_COM_CFG[53]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2A" title="GTX_DUAL:DRP2A[2]">GTX_DUAL:DRP2A[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[60]">GTX_DUAL:PMA_COM_CFG[60]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2A" title="GTX_DUAL:DRP2A[3]">GTX_DUAL:DRP2A[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[58]">GTX_DUAL:PMA_COM_CFG[58]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2A" title="GTX_DUAL:DRP2A[5]">GTX_DUAL:DRP2A[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[59]">GTX_DUAL:PMA_COM_CFG[59]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2A" title="GTX_DUAL:DRP2A[4]">GTX_DUAL:DRP2A[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[57]">GTX_DUAL:PMA_COM_CFG[57]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2A" title="GTX_DUAL:DRP2A[6]">GTX_DUAL:DRP2A[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[67]">GTX_DUAL:PMA_COM_CFG[67]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2A" title="GTX_DUAL:DRP2A[7]">GTX_DUAL:DRP2A[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[65]">GTX_DUAL:PMA_COM_CFG[65]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2A" title="GTX_DUAL:DRP2A[9]">GTX_DUAL:DRP2A[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2A" title="GTX_DUAL:DRP2A[8]">GTX_DUAL:DRP2A[8]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2A" title="GTX_DUAL:DRP2A[10]">GTX_DUAL:DRP2A[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2A" title="GTX_DUAL:DRP2A[11]">GTX_DUAL:DRP2A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2A" title="GTX_DUAL:DRP2A[13]">GTX_DUAL:DRP2A[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2A" title="GTX_DUAL:DRP2A[12]">GTX_DUAL:DRP2A[12]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2A" title="GTX_DUAL:DRP2A[14]">GTX_DUAL:DRP2A[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[51]">GTX_DUAL:PMA_COM_CFG[51]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2A" title="GTX_DUAL:DRP2A[15]">GTX_DUAL:DRP2A[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[49]">GTX_DUAL:PMA_COM_CFG[49]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2B" title="GTX_DUAL:DRP2B[1]">GTX_DUAL:DRP2B[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2B" title="GTX_DUAL:DRP2B[0]">GTX_DUAL:DRP2B[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2B" title="GTX_DUAL:DRP2B[2]">GTX_DUAL:DRP2B[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2B" title="GTX_DUAL:DRP2B[3]">GTX_DUAL:DRP2B[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[7]">GTX_DUAL:PMA_COM_CFG[7]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2B" title="GTX_DUAL:DRP2B[5]">GTX_DUAL:DRP2B[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[5]">GTX_DUAL:PMA_COM_CFG[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2B" title="GTX_DUAL:DRP2B[4]">GTX_DUAL:DRP2B[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[6]">GTX_DUAL:PMA_COM_CFG[6]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2B" title="GTX_DUAL:DRP2B[6]">GTX_DUAL:DRP2B[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[0]">GTX_DUAL:PMA_COM_CFG[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2B" title="GTX_DUAL:DRP2B[7]">GTX_DUAL:DRP2B[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[4]">GTX_DUAL:PMA_COM_CFG[4]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2B" title="GTX_DUAL:DRP2B[9]">GTX_DUAL:DRP2B[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[2]">GTX_DUAL:PMA_COM_CFG[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2B" title="GTX_DUAL:DRP2B[8]">GTX_DUAL:DRP2B[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[3]">GTX_DUAL:PMA_COM_CFG[3]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2B" title="GTX_DUAL:DRP2B[10]">GTX_DUAL:DRP2B[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[1]">GTX_DUAL:PMA_COM_CFG[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2B" title="GTX_DUAL:DRP2B[11]">GTX_DUAL:DRP2B[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[9]">GTX_DUAL:PMA_COM_CFG[9]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_1_MAX_SKEW_0" title="GTX_DUAL:CHAN_BOND_1_MAX_SKEW_0[3]">GTX_DUAL:CHAN_BOND_1_MAX_SKEW_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2B" title="GTX_DUAL:DRP2B[13]">GTX_DUAL:DRP2B[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:ALIGN_COMMA_WORD_0" title="GTX_DUAL:ALIGN_COMMA_WORD_0">GTX_DUAL:ALIGN_COMMA_WORD_0</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2B" title="GTX_DUAL:DRP2B[12]">GTX_DUAL:DRP2B[12]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_1_MAX_SKEW_0" title="GTX_DUAL:CHAN_BOND_1_MAX_SKEW_0[2]">GTX_DUAL:CHAN_BOND_1_MAX_SKEW_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2B" title="GTX_DUAL:DRP2B[14]">GTX_DUAL:DRP2B[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_1_MAX_SKEW_0" title="GTX_DUAL:CHAN_BOND_1_MAX_SKEW_0[1]">GTX_DUAL:CHAN_BOND_1_MAX_SKEW_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2B" title="GTX_DUAL:DRP2B[15]">GTX_DUAL:DRP2B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_2_MAX_SKEW_0" title="GTX_DUAL:CHAN_BOND_2_MAX_SKEW_0[3]">GTX_DUAL:CHAN_BOND_2_MAX_SKEW_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2C" title="GTX_DUAL:DRP2C[1]">GTX_DUAL:DRP2C[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_1_MAX_SKEW_0" title="GTX_DUAL:CHAN_BOND_1_MAX_SKEW_0[0]">GTX_DUAL:CHAN_BOND_1_MAX_SKEW_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2C" title="GTX_DUAL:DRP2C[0]">GTX_DUAL:DRP2C[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_2_MAX_SKEW_0" title="GTX_DUAL:CHAN_BOND_2_MAX_SKEW_0[2]">GTX_DUAL:CHAN_BOND_2_MAX_SKEW_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2C" title="GTX_DUAL:DRP2C[2]">GTX_DUAL:DRP2C[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_2_MAX_SKEW_0" title="GTX_DUAL:CHAN_BOND_2_MAX_SKEW_0[1]">GTX_DUAL:CHAN_BOND_2_MAX_SKEW_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2C" title="GTX_DUAL:DRP2C[3]">GTX_DUAL:DRP2C[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_LEVEL_0" title="GTX_DUAL:CHAN_BOND_LEVEL_0[2]">GTX_DUAL:CHAN_BOND_LEVEL_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2C" title="GTX_DUAL:DRP2C[5]">GTX_DUAL:DRP2C[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_2_MAX_SKEW_0" title="GTX_DUAL:CHAN_BOND_2_MAX_SKEW_0[0]">GTX_DUAL:CHAN_BOND_2_MAX_SKEW_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2C" title="GTX_DUAL:DRP2C[4]">GTX_DUAL:DRP2C[4]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_LEVEL_0" title="GTX_DUAL:CHAN_BOND_LEVEL_0[1]">GTX_DUAL:CHAN_BOND_LEVEL_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2C" title="GTX_DUAL:DRP2C[6]">GTX_DUAL:DRP2C[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_LEVEL_0" title="GTX_DUAL:CHAN_BOND_LEVEL_0[0]">GTX_DUAL:CHAN_BOND_LEVEL_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2C" title="GTX_DUAL:DRP2C[7]">GTX_DUAL:DRP2C[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[0]">CRC32_2:CRC_INIT[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_MODE_0" title="GTX_DUAL:CHAN_BOND_MODE_0[1]">GTX_DUAL:CHAN_BOND_MODE_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2C" title="GTX_DUAL:DRP2C[9]">GTX_DUAL:DRP2C[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_MODE_0" title="GTX_DUAL:CHAN_BOND_MODE_0[0]">GTX_DUAL:CHAN_BOND_MODE_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2C" title="GTX_DUAL:DRP2C[8]">GTX_DUAL:DRP2C[8]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[1]">CRC32_2:CRC_INIT[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_0[9]">GTX_DUAL:CHAN_BOND_SEQ_1_1_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2C" title="GTX_DUAL:DRP2C[10]">GTX_DUAL:DRP2C[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_0[8]">GTX_DUAL:CHAN_BOND_SEQ_1_1_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2C" title="GTX_DUAL:DRP2C[11]">GTX_DUAL:DRP2C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[2]">CRC32_2:CRC_INIT[2]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_0[6]">GTX_DUAL:CHAN_BOND_SEQ_1_1_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2C" title="GTX_DUAL:DRP2C[13]">GTX_DUAL:DRP2C[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_0[7]">GTX_DUAL:CHAN_BOND_SEQ_1_1_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2C" title="GTX_DUAL:DRP2C[12]">GTX_DUAL:DRP2C[12]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[3]">CRC32_2:CRC_INIT[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_0[5]">GTX_DUAL:CHAN_BOND_SEQ_1_1_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2C" title="GTX_DUAL:DRP2C[14]">GTX_DUAL:DRP2C[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_0[4]">GTX_DUAL:CHAN_BOND_SEQ_1_1_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2C" title="GTX_DUAL:DRP2C[15]">GTX_DUAL:DRP2C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[4]">CRC32_2:CRC_INIT[4]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_0[2]">GTX_DUAL:CHAN_BOND_SEQ_1_1_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2D" title="GTX_DUAL:DRP2D[1]">GTX_DUAL:DRP2D[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_0[3]">GTX_DUAL:CHAN_BOND_SEQ_1_1_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2D" title="GTX_DUAL:DRP2D[0]">GTX_DUAL:DRP2D[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[5]">CRC32_2:CRC_INIT[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_0[1]">GTX_DUAL:CHAN_BOND_SEQ_1_1_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2D" title="GTX_DUAL:DRP2D[2]">GTX_DUAL:DRP2D[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_1_0[0]">GTX_DUAL:CHAN_BOND_SEQ_1_1_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2D" title="GTX_DUAL:DRP2D[3]">GTX_DUAL:DRP2D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[6]">CRC32_2:CRC_INIT[6]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_0[8]">GTX_DUAL:CHAN_BOND_SEQ_1_2_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2D" title="GTX_DUAL:DRP2D[5]">GTX_DUAL:DRP2D[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_0[9]">GTX_DUAL:CHAN_BOND_SEQ_1_2_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2D" title="GTX_DUAL:DRP2D[4]">GTX_DUAL:DRP2D[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[7]">CRC32_2:CRC_INIT[7]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_0[7]">GTX_DUAL:CHAN_BOND_SEQ_1_2_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2D" title="GTX_DUAL:DRP2D[6]">GTX_DUAL:DRP2D[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_0[6]">GTX_DUAL:CHAN_BOND_SEQ_1_2_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2D" title="GTX_DUAL:DRP2D[7]">GTX_DUAL:DRP2D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[8]">CRC32_2:CRC_INIT[8]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_0[4]">GTX_DUAL:CHAN_BOND_SEQ_1_2_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2D" title="GTX_DUAL:DRP2D[9]">GTX_DUAL:DRP2D[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_0[5]">GTX_DUAL:CHAN_BOND_SEQ_1_2_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2D" title="GTX_DUAL:DRP2D[8]">GTX_DUAL:DRP2D[8]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[9]">CRC32_2:CRC_INIT[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_0[3]">GTX_DUAL:CHAN_BOND_SEQ_1_2_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2D" title="GTX_DUAL:DRP2D[10]">GTX_DUAL:DRP2D[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_0[2]">GTX_DUAL:CHAN_BOND_SEQ_1_2_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2D" title="GTX_DUAL:DRP2D[11]">GTX_DUAL:DRP2D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[10]">CRC32_2:CRC_INIT[10]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_0[0]">GTX_DUAL:CHAN_BOND_SEQ_1_2_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2D" title="GTX_DUAL:DRP2D[13]">GTX_DUAL:DRP2D[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_2_0[1]">GTX_DUAL:CHAN_BOND_SEQ_1_2_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2D" title="GTX_DUAL:DRP2D[12]">GTX_DUAL:DRP2D[12]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_0[9]">GTX_DUAL:CHAN_BOND_SEQ_1_3_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2D" title="GTX_DUAL:DRP2D[14]">GTX_DUAL:DRP2D[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_0[8]">GTX_DUAL:CHAN_BOND_SEQ_1_3_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2D" title="GTX_DUAL:DRP2D[15]">GTX_DUAL:DRP2D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[11]">CRC32_2:CRC_INIT[11]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_0[6]">GTX_DUAL:CHAN_BOND_SEQ_1_3_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2E" title="GTX_DUAL:DRP2E[1]">GTX_DUAL:DRP2E[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_0[7]">GTX_DUAL:CHAN_BOND_SEQ_1_3_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2E" title="GTX_DUAL:DRP2E[0]">GTX_DUAL:DRP2E[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[12]">CRC32_2:CRC_INIT[12]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_0[5]">GTX_DUAL:CHAN_BOND_SEQ_1_3_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2E" title="GTX_DUAL:DRP2E[2]">GTX_DUAL:DRP2E[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_0[4]">GTX_DUAL:CHAN_BOND_SEQ_1_3_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2E" title="GTX_DUAL:DRP2E[3]">GTX_DUAL:DRP2E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[13]">CRC32_2:CRC_INIT[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_0[2]">GTX_DUAL:CHAN_BOND_SEQ_1_3_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2E" title="GTX_DUAL:DRP2E[5]">GTX_DUAL:DRP2E[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_0[3]">GTX_DUAL:CHAN_BOND_SEQ_1_3_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2E" title="GTX_DUAL:DRP2E[4]">GTX_DUAL:DRP2E[4]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[14]">CRC32_2:CRC_INIT[14]</a></td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[15]">CRC32_2:CRC_INIT[15]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_0[1]">GTX_DUAL:CHAN_BOND_SEQ_1_3_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2E" title="GTX_DUAL:DRP2E[6]">GTX_DUAL:DRP2E[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_3_0[0]">GTX_DUAL:CHAN_BOND_SEQ_1_3_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2E" title="GTX_DUAL:DRP2E[7]">GTX_DUAL:DRP2E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[16]">CRC32_2:CRC_INIT[16]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_0[8]">GTX_DUAL:CHAN_BOND_SEQ_1_4_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2E" title="GTX_DUAL:DRP2E[9]">GTX_DUAL:DRP2E[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_0[9]">GTX_DUAL:CHAN_BOND_SEQ_1_4_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2E" title="GTX_DUAL:DRP2E[8]">GTX_DUAL:DRP2E[8]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[17]">CRC32_2:CRC_INIT[17]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_0[7]">GTX_DUAL:CHAN_BOND_SEQ_1_4_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2E" title="GTX_DUAL:DRP2E[10]">GTX_DUAL:DRP2E[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_0[6]">GTX_DUAL:CHAN_BOND_SEQ_1_4_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2E" title="GTX_DUAL:DRP2E[11]">GTX_DUAL:DRP2E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[18]">CRC32_2:CRC_INIT[18]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_0[4]">GTX_DUAL:CHAN_BOND_SEQ_1_4_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2E" title="GTX_DUAL:DRP2E[13]">GTX_DUAL:DRP2E[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_0[5]">GTX_DUAL:CHAN_BOND_SEQ_1_4_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2E" title="GTX_DUAL:DRP2E[12]">GTX_DUAL:DRP2E[12]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[19]">CRC32_2:CRC_INIT[19]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_0[3]">GTX_DUAL:CHAN_BOND_SEQ_1_4_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2E" title="GTX_DUAL:DRP2E[14]">GTX_DUAL:DRP2E[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_0[2]">GTX_DUAL:CHAN_BOND_SEQ_1_4_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2E" title="GTX_DUAL:DRP2E[15]">GTX_DUAL:DRP2E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[20]">CRC32_2:CRC_INIT[20]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_0[0]">GTX_DUAL:CHAN_BOND_SEQ_1_4_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2F" title="GTX_DUAL:DRP2F[1]">GTX_DUAL:DRP2F[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_4_0[1]">GTX_DUAL:CHAN_BOND_SEQ_1_4_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2F" title="GTX_DUAL:DRP2F[0]">GTX_DUAL:DRP2F[0]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[21]">CRC32_2:CRC_INIT[21]</a></td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[22]">CRC32_2:CRC_INIT[22]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_0[3]">GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2F" title="GTX_DUAL:DRP2F[2]">GTX_DUAL:DRP2F[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_0[2]">GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2F" title="GTX_DUAL:DRP2F[3]">GTX_DUAL:DRP2F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_0[0]">GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2F" title="GTX_DUAL:DRP2F[5]">GTX_DUAL:DRP2F[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_0" title="GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_0[1]">GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2F" title="GTX_DUAL:DRP2F[4]">GTX_DUAL:DRP2F[4]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[23]">CRC32_2:CRC_INIT[23]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_0[9]">GTX_DUAL:CHAN_BOND_SEQ_2_1_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2F" title="GTX_DUAL:DRP2F[6]">GTX_DUAL:DRP2F[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_0[8]">GTX_DUAL:CHAN_BOND_SEQ_2_1_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2F" title="GTX_DUAL:DRP2F[7]">GTX_DUAL:DRP2F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[25]">CRC32_2:CRC_INIT[25]</a></td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[24]">CRC32_2:CRC_INIT[24]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_0[6]">GTX_DUAL:CHAN_BOND_SEQ_2_1_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2F" title="GTX_DUAL:DRP2F[9]">GTX_DUAL:DRP2F[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_0[7]">GTX_DUAL:CHAN_BOND_SEQ_2_1_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2F" title="GTX_DUAL:DRP2F[8]">GTX_DUAL:DRP2F[8]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_0[5]">GTX_DUAL:CHAN_BOND_SEQ_2_1_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2F" title="GTX_DUAL:DRP2F[10]">GTX_DUAL:DRP2F[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_0[4]">GTX_DUAL:CHAN_BOND_SEQ_2_1_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2F" title="GTX_DUAL:DRP2F[11]">GTX_DUAL:DRP2F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[26]">CRC32_2:CRC_INIT[26]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_0[2]">GTX_DUAL:CHAN_BOND_SEQ_2_1_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2F" title="GTX_DUAL:DRP2F[13]">GTX_DUAL:DRP2F[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_0[3]">GTX_DUAL:CHAN_BOND_SEQ_2_1_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2F" title="GTX_DUAL:DRP2F[12]">GTX_DUAL:DRP2F[12]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[27]">CRC32_2:CRC_INIT[27]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_0[1]">GTX_DUAL:CHAN_BOND_SEQ_2_1_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2F" title="GTX_DUAL:DRP2F[14]">GTX_DUAL:DRP2F[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_1_0[0]">GTX_DUAL:CHAN_BOND_SEQ_2_1_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP2F" title="GTX_DUAL:DRP2F[15]">GTX_DUAL:DRP2F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX bittile 11</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[28]">CRC32_2:CRC_INIT[28]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_0[8]">GTX_DUAL:CHAN_BOND_SEQ_2_2_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP30" title="GTX_DUAL:DRP30[1]">GTX_DUAL:DRP30[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_0[9]">GTX_DUAL:CHAN_BOND_SEQ_2_2_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP30" title="GTX_DUAL:DRP30[0]">GTX_DUAL:DRP30[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[29]">CRC32_2:CRC_INIT[29]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP30" title="GTX_DUAL:DRP30[2]">GTX_DUAL:DRP30[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_FB_DCCEN" title="GTX_DUAL:PLL_FB_DCCEN">GTX_DUAL:PLL_FB_DCCEN</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_0[7]">GTX_DUAL:CHAN_BOND_SEQ_2_2_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP30" title="GTX_DUAL:DRP30[3]">GTX_DUAL:DRP30[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[30]">CRC32_2:CRC_INIT[30]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_0[5]">GTX_DUAL:CHAN_BOND_SEQ_2_2_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP30" title="GTX_DUAL:DRP30[5]">GTX_DUAL:DRP30[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_0[6]">GTX_DUAL:CHAN_BOND_SEQ_2_2_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP30" title="GTX_DUAL:DRP30[4]">GTX_DUAL:DRP30[4]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:CRC_INIT" title="CRC32_2:CRC_INIT[31]">CRC32_2:CRC_INIT[31]</a></td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_0[4]">GTX_DUAL:CHAN_BOND_SEQ_2_2_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP30" title="GTX_DUAL:DRP30[6]">GTX_DUAL:DRP30[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_0[3]">GTX_DUAL:CHAN_BOND_SEQ_2_2_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP30" title="GTX_DUAL:DRP30[7]">GTX_DUAL:DRP30[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_0[1]">GTX_DUAL:CHAN_BOND_SEQ_2_2_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP30" title="GTX_DUAL:DRP30[9]">GTX_DUAL:DRP30[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_0[2]">GTX_DUAL:CHAN_BOND_SEQ_2_2_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP30" title="GTX_DUAL:DRP30[8]">GTX_DUAL:DRP30[8]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_2_0[0]">GTX_DUAL:CHAN_BOND_SEQ_2_2_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP30" title="GTX_DUAL:DRP30[10]">GTX_DUAL:DRP30[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_0[9]">GTX_DUAL:CHAN_BOND_SEQ_2_3_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP30" title="GTX_DUAL:DRP30[11]">GTX_DUAL:DRP30[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP30" title="GTX_DUAL:DRP30[13]">GTX_DUAL:DRP30[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_0" title="GTX_DUAL:MCOMMA_10B_VALUE_0[0]">GTX_DUAL:MCOMMA_10B_VALUE_0[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP30" title="GTX_DUAL:DRP30[12]">GTX_DUAL:DRP30[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_DETECT_0" title="GTX_DUAL:MCOMMA_DETECT_0">GTX_DUAL:MCOMMA_DETECT_0</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP30" title="GTX_DUAL:DRP30[14]">GTX_DUAL:DRP30[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_0" title="GTX_DUAL:MCOMMA_10B_VALUE_0[1]">GTX_DUAL:MCOMMA_10B_VALUE_0[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP30" title="GTX_DUAL:DRP30[15]">GTX_DUAL:DRP30[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_0" title="GTX_DUAL:MCOMMA_10B_VALUE_0[2]">GTX_DUAL:MCOMMA_10B_VALUE_0[2]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP31" title="GTX_DUAL:DRP31[1]">GTX_DUAL:DRP31[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_0" title="GTX_DUAL:MCOMMA_10B_VALUE_0[4]">GTX_DUAL:MCOMMA_10B_VALUE_0[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP31" title="GTX_DUAL:DRP31[0]">GTX_DUAL:DRP31[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_0" title="GTX_DUAL:MCOMMA_10B_VALUE_0[3]">GTX_DUAL:MCOMMA_10B_VALUE_0[3]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP31" title="GTX_DUAL:DRP31[2]">GTX_DUAL:DRP31[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_0" title="GTX_DUAL:MCOMMA_10B_VALUE_0[5]">GTX_DUAL:MCOMMA_10B_VALUE_0[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP31" title="GTX_DUAL:DRP31[3]">GTX_DUAL:DRP31[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_0" title="GTX_DUAL:MCOMMA_10B_VALUE_0[6]">GTX_DUAL:MCOMMA_10B_VALUE_0[6]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP31" title="GTX_DUAL:DRP31[5]">GTX_DUAL:DRP31[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_0" title="GTX_DUAL:MCOMMA_10B_VALUE_0[8]">GTX_DUAL:MCOMMA_10B_VALUE_0[8]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP31" title="GTX_DUAL:DRP31[4]">GTX_DUAL:DRP31[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_0" title="GTX_DUAL:MCOMMA_10B_VALUE_0[7]">GTX_DUAL:MCOMMA_10B_VALUE_0[7]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP31" title="GTX_DUAL:DRP31[6]">GTX_DUAL:DRP31[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_0" title="GTX_DUAL:MCOMMA_10B_VALUE_0[9]">GTX_DUAL:MCOMMA_10B_VALUE_0[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DEC_VALID_COMMA_ONLY_0" title="GTX_DUAL:DEC_VALID_COMMA_ONLY_0">GTX_DUAL:DEC_VALID_COMMA_ONLY_0</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP31" title="GTX_DUAL:DRP31[7]">GTX_DUAL:DRP31[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DEC_MCOMMA_DETECT_0" title="GTX_DUAL:DEC_MCOMMA_DETECT_0">GTX_DUAL:DEC_MCOMMA_DETECT_0</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP31" title="GTX_DUAL:DRP31[9]">GTX_DUAL:DRP31[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DEC_PCOMMA_DETECT_0" title="GTX_DUAL:DEC_PCOMMA_DETECT_0">GTX_DUAL:DEC_PCOMMA_DETECT_0</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP31" title="GTX_DUAL:DRP31[8]">GTX_DUAL:DRP31[8]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_DOUBLE_0" title="GTX_DUAL:COMMA_DOUBLE_0">GTX_DUAL:COMMA_DOUBLE_0</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP31" title="GTX_DUAL:DRP31[10]">GTX_DUAL:DRP31[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_0" title="GTX_DUAL:COMMA_10B_ENABLE_0[0]">GTX_DUAL:COMMA_10B_ENABLE_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP31" title="GTX_DUAL:DRP31[11]">GTX_DUAL:DRP31[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_0" title="GTX_DUAL:COMMA_10B_ENABLE_0[2]">GTX_DUAL:COMMA_10B_ENABLE_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP31" title="GTX_DUAL:DRP31[13]">GTX_DUAL:DRP31[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_0" title="GTX_DUAL:COMMA_10B_ENABLE_0[1]">GTX_DUAL:COMMA_10B_ENABLE_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP31" title="GTX_DUAL:DRP31[12]">GTX_DUAL:DRP31[12]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_0" title="GTX_DUAL:COMMA_10B_ENABLE_0[3]">GTX_DUAL:COMMA_10B_ENABLE_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP31" title="GTX_DUAL:DRP31[14]">GTX_DUAL:DRP31[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_0" title="GTX_DUAL:COMMA_10B_ENABLE_0[4]">GTX_DUAL:COMMA_10B_ENABLE_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP31" title="GTX_DUAL:DRP31[15]">GTX_DUAL:DRP31[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_0" title="GTX_DUAL:COMMA_10B_ENABLE_0[6]">GTX_DUAL:COMMA_10B_ENABLE_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP32" title="GTX_DUAL:DRP32[1]">GTX_DUAL:DRP32[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_0" title="GTX_DUAL:COMMA_10B_ENABLE_0[5]">GTX_DUAL:COMMA_10B_ENABLE_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP32" title="GTX_DUAL:DRP32[0]">GTX_DUAL:DRP32[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_0" title="GTX_DUAL:COMMA_10B_ENABLE_0[7]">GTX_DUAL:COMMA_10B_ENABLE_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP32" title="GTX_DUAL:DRP32[2]">GTX_DUAL:DRP32[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_0" title="GTX_DUAL:COMMA_10B_ENABLE_0[8]">GTX_DUAL:COMMA_10B_ENABLE_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP32" title="GTX_DUAL:DRP32[3]">GTX_DUAL:DRP32[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COM_BURST_VAL_0" title="GTX_DUAL:COM_BURST_VAL_0[0]">GTX_DUAL:COM_BURST_VAL_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP32" title="GTX_DUAL:DRP32[5]">GTX_DUAL:DRP32[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_0" title="GTX_DUAL:COMMA_10B_ENABLE_0[9]">GTX_DUAL:COMMA_10B_ENABLE_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP32" title="GTX_DUAL:DRP32[4]">GTX_DUAL:DRP32[4]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COM_BURST_VAL_0" title="GTX_DUAL:COM_BURST_VAL_0[1]">GTX_DUAL:COM_BURST_VAL_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP32" title="GTX_DUAL:DRP32[6]">GTX_DUAL:DRP32[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COM_BURST_VAL_0" title="GTX_DUAL:COM_BURST_VAL_0[2]">GTX_DUAL:COM_BURST_VAL_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP32" title="GTX_DUAL:DRP32[7]">GTX_DUAL:DRP32[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_USE_0" title="GTX_DUAL:CLK_COR_SEQ_2_USE_0">GTX_DUAL:CLK_COR_SEQ_2_USE_0</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP32" title="GTX_DUAL:DRP32[9]">GTX_DUAL:DRP32[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:COM_BURST_VAL_0" title="GTX_DUAL:COM_BURST_VAL_0[3]">GTX_DUAL:COM_BURST_VAL_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP32" title="GTX_DUAL:DRP32[8]">GTX_DUAL:DRP32[8]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_ENABLE_0" title="GTX_DUAL:CLK_COR_SEQ_2_ENABLE_0[0]">GTX_DUAL:CLK_COR_SEQ_2_ENABLE_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP32" title="GTX_DUAL:DRP32[10]">GTX_DUAL:DRP32[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_ENABLE_0" title="GTX_DUAL:CLK_COR_SEQ_2_ENABLE_0[1]">GTX_DUAL:CLK_COR_SEQ_2_ENABLE_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP32" title="GTX_DUAL:DRP32[11]">GTX_DUAL:DRP32[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_ENABLE_0" title="GTX_DUAL:CLK_COR_SEQ_2_ENABLE_0[3]">GTX_DUAL:CLK_COR_SEQ_2_ENABLE_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP32" title="GTX_DUAL:DRP32[13]">GTX_DUAL:DRP32[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_ENABLE_0" title="GTX_DUAL:CLK_COR_SEQ_2_ENABLE_0[2]">GTX_DUAL:CLK_COR_SEQ_2_ENABLE_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP32" title="GTX_DUAL:DRP32[12]">GTX_DUAL:DRP32[12]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_0" title="GTX_DUAL:CLK_COR_SEQ_2_4_0[0]">GTX_DUAL:CLK_COR_SEQ_2_4_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP32" title="GTX_DUAL:DRP32[14]">GTX_DUAL:DRP32[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_0" title="GTX_DUAL:CLK_COR_SEQ_2_4_0[1]">GTX_DUAL:CLK_COR_SEQ_2_4_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP32" title="GTX_DUAL:DRP32[15]">GTX_DUAL:DRP32[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_0" title="GTX_DUAL:CLK_COR_SEQ_2_4_0[3]">GTX_DUAL:CLK_COR_SEQ_2_4_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP33" title="GTX_DUAL:DRP33[1]">GTX_DUAL:DRP33[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_0" title="GTX_DUAL:CLK_COR_SEQ_2_4_0[2]">GTX_DUAL:CLK_COR_SEQ_2_4_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP33" title="GTX_DUAL:DRP33[0]">GTX_DUAL:DRP33[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_0" title="GTX_DUAL:CLK_COR_SEQ_2_4_0[4]">GTX_DUAL:CLK_COR_SEQ_2_4_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP33" title="GTX_DUAL:DRP33[2]">GTX_DUAL:DRP33[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_0" title="GTX_DUAL:CLK_COR_SEQ_2_4_0[5]">GTX_DUAL:CLK_COR_SEQ_2_4_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP33" title="GTX_DUAL:DRP33[3]">GTX_DUAL:DRP33[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_0" title="GTX_DUAL:CLK_COR_SEQ_2_4_0[7]">GTX_DUAL:CLK_COR_SEQ_2_4_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP33" title="GTX_DUAL:DRP33[5]">GTX_DUAL:DRP33[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_0" title="GTX_DUAL:CLK_COR_SEQ_2_4_0[6]">GTX_DUAL:CLK_COR_SEQ_2_4_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP33" title="GTX_DUAL:DRP33[4]">GTX_DUAL:DRP33[4]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_0" title="GTX_DUAL:CLK_COR_SEQ_2_4_0[8]">GTX_DUAL:CLK_COR_SEQ_2_4_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP33" title="GTX_DUAL:DRP33[6]">GTX_DUAL:DRP33[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_0" title="GTX_DUAL:CLK_COR_SEQ_2_4_0[9]">GTX_DUAL:CLK_COR_SEQ_2_4_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP33" title="GTX_DUAL:DRP33[7]">GTX_DUAL:DRP33[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_0" title="GTX_DUAL:CLK_COR_SEQ_2_3_0[1]">GTX_DUAL:CLK_COR_SEQ_2_3_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP33" title="GTX_DUAL:DRP33[9]">GTX_DUAL:DRP33[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_0" title="GTX_DUAL:CLK_COR_SEQ_2_3_0[0]">GTX_DUAL:CLK_COR_SEQ_2_3_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP33" title="GTX_DUAL:DRP33[8]">GTX_DUAL:DRP33[8]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_0" title="GTX_DUAL:CLK_COR_SEQ_2_3_0[2]">GTX_DUAL:CLK_COR_SEQ_2_3_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP33" title="GTX_DUAL:DRP33[10]">GTX_DUAL:DRP33[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_0" title="GTX_DUAL:CLK_COR_SEQ_2_3_0[3]">GTX_DUAL:CLK_COR_SEQ_2_3_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP33" title="GTX_DUAL:DRP33[11]">GTX_DUAL:DRP33[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_0" title="GTX_DUAL:CLK_COR_SEQ_2_3_0[5]">GTX_DUAL:CLK_COR_SEQ_2_3_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP33" title="GTX_DUAL:DRP33[13]">GTX_DUAL:DRP33[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_0" title="GTX_DUAL:CLK_COR_SEQ_2_3_0[4]">GTX_DUAL:CLK_COR_SEQ_2_3_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP33" title="GTX_DUAL:DRP33[12]">GTX_DUAL:DRP33[12]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_0" title="GTX_DUAL:CLK_COR_SEQ_2_3_0[6]">GTX_DUAL:CLK_COR_SEQ_2_3_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP33" title="GTX_DUAL:DRP33[14]">GTX_DUAL:DRP33[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_0" title="GTX_DUAL:CLK_COR_SEQ_2_3_0[7]">GTX_DUAL:CLK_COR_SEQ_2_3_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP33" title="GTX_DUAL:DRP33[15]">GTX_DUAL:DRP33[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_0" title="GTX_DUAL:CLK_COR_SEQ_2_3_0[9]">GTX_DUAL:CLK_COR_SEQ_2_3_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP34" title="GTX_DUAL:DRP34[1]">GTX_DUAL:DRP34[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_0" title="GTX_DUAL:CLK_COR_SEQ_2_3_0[8]">GTX_DUAL:CLK_COR_SEQ_2_3_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP34" title="GTX_DUAL:DRP34[0]">GTX_DUAL:DRP34[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_0" title="GTX_DUAL:CLK_COR_SEQ_2_2_0[0]">GTX_DUAL:CLK_COR_SEQ_2_2_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP34" title="GTX_DUAL:DRP34[2]">GTX_DUAL:DRP34[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_0" title="GTX_DUAL:CLK_COR_SEQ_2_2_0[1]">GTX_DUAL:CLK_COR_SEQ_2_2_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP34" title="GTX_DUAL:DRP34[3]">GTX_DUAL:DRP34[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_0" title="GTX_DUAL:CLK_COR_SEQ_2_2_0[3]">GTX_DUAL:CLK_COR_SEQ_2_2_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP34" title="GTX_DUAL:DRP34[5]">GTX_DUAL:DRP34[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_0" title="GTX_DUAL:CLK_COR_SEQ_2_2_0[2]">GTX_DUAL:CLK_COR_SEQ_2_2_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP34" title="GTX_DUAL:DRP34[4]">GTX_DUAL:DRP34[4]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_0" title="GTX_DUAL:CLK_COR_SEQ_2_2_0[4]">GTX_DUAL:CLK_COR_SEQ_2_2_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP34" title="GTX_DUAL:DRP34[6]">GTX_DUAL:DRP34[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_0" title="GTX_DUAL:CLK_COR_SEQ_2_2_0[5]">GTX_DUAL:CLK_COR_SEQ_2_2_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP34" title="GTX_DUAL:DRP34[7]">GTX_DUAL:DRP34[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_0" title="GTX_DUAL:CLK_COR_SEQ_2_2_0[7]">GTX_DUAL:CLK_COR_SEQ_2_2_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP34" title="GTX_DUAL:DRP34[9]">GTX_DUAL:DRP34[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_0" title="GTX_DUAL:CLK_COR_SEQ_2_2_0[6]">GTX_DUAL:CLK_COR_SEQ_2_2_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP34" title="GTX_DUAL:DRP34[8]">GTX_DUAL:DRP34[8]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_0" title="GTX_DUAL:CLK_COR_SEQ_2_2_0[8]">GTX_DUAL:CLK_COR_SEQ_2_2_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP34" title="GTX_DUAL:DRP34[10]">GTX_DUAL:DRP34[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_0" title="GTX_DUAL:CLK_COR_SEQ_2_2_0[9]">GTX_DUAL:CLK_COR_SEQ_2_2_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP34" title="GTX_DUAL:DRP34[11]">GTX_DUAL:DRP34[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_0" title="GTX_DUAL:CLK_COR_SEQ_2_1_0[1]">GTX_DUAL:CLK_COR_SEQ_2_1_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP34" title="GTX_DUAL:DRP34[13]">GTX_DUAL:DRP34[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_0" title="GTX_DUAL:CLK_COR_SEQ_2_1_0[0]">GTX_DUAL:CLK_COR_SEQ_2_1_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP34" title="GTX_DUAL:DRP34[12]">GTX_DUAL:DRP34[12]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_0" title="GTX_DUAL:CLK_COR_SEQ_2_1_0[2]">GTX_DUAL:CLK_COR_SEQ_2_1_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP34" title="GTX_DUAL:DRP34[14]">GTX_DUAL:DRP34[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_0" title="GTX_DUAL:CLK_COR_SEQ_2_1_0[3]">GTX_DUAL:CLK_COR_SEQ_2_1_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP34" title="GTX_DUAL:DRP34[15]">GTX_DUAL:DRP34[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_0" title="GTX_DUAL:CLK_COR_SEQ_2_1_0[5]">GTX_DUAL:CLK_COR_SEQ_2_1_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP35" title="GTX_DUAL:DRP35[1]">GTX_DUAL:DRP35[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_0" title="GTX_DUAL:CLK_COR_SEQ_2_1_0[4]">GTX_DUAL:CLK_COR_SEQ_2_1_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP35" title="GTX_DUAL:DRP35[0]">GTX_DUAL:DRP35[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_0" title="GTX_DUAL:CLK_COR_SEQ_2_1_0[6]">GTX_DUAL:CLK_COR_SEQ_2_1_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP35" title="GTX_DUAL:DRP35[2]">GTX_DUAL:DRP35[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_0" title="GTX_DUAL:CLK_COR_SEQ_2_1_0[7]">GTX_DUAL:CLK_COR_SEQ_2_1_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP35" title="GTX_DUAL:DRP35[3]">GTX_DUAL:DRP35[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_0" title="GTX_DUAL:CLK_COR_SEQ_2_1_0[9]">GTX_DUAL:CLK_COR_SEQ_2_1_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP35" title="GTX_DUAL:DRP35[5]">GTX_DUAL:DRP35[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_0" title="GTX_DUAL:CLK_COR_SEQ_2_1_0[8]">GTX_DUAL:CLK_COR_SEQ_2_1_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP35" title="GTX_DUAL:DRP35[4]">GTX_DUAL:DRP35[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_ENABLE_0" title="GTX_DUAL:CLK_COR_SEQ_1_ENABLE_0[0]">GTX_DUAL:CLK_COR_SEQ_1_ENABLE_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP35" title="GTX_DUAL:DRP35[6]">GTX_DUAL:DRP35[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_ENABLE_0" title="GTX_DUAL:CLK_COR_SEQ_1_ENABLE_0[1]">GTX_DUAL:CLK_COR_SEQ_1_ENABLE_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP35" title="GTX_DUAL:DRP35[7]">GTX_DUAL:DRP35[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_ENABLE_0" title="GTX_DUAL:CLK_COR_SEQ_1_ENABLE_0[3]">GTX_DUAL:CLK_COR_SEQ_1_ENABLE_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP35" title="GTX_DUAL:DRP35[9]">GTX_DUAL:DRP35[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_ENABLE_0" title="GTX_DUAL:CLK_COR_SEQ_1_ENABLE_0[2]">GTX_DUAL:CLK_COR_SEQ_1_ENABLE_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP35" title="GTX_DUAL:DRP35[8]">GTX_DUAL:DRP35[8]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_0" title="GTX_DUAL:CLK_COR_SEQ_1_4_0[0]">GTX_DUAL:CLK_COR_SEQ_1_4_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP35" title="GTX_DUAL:DRP35[10]">GTX_DUAL:DRP35[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_0" title="GTX_DUAL:CLK_COR_SEQ_1_4_0[1]">GTX_DUAL:CLK_COR_SEQ_1_4_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP35" title="GTX_DUAL:DRP35[11]">GTX_DUAL:DRP35[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_0" title="GTX_DUAL:CLK_COR_SEQ_1_4_0[3]">GTX_DUAL:CLK_COR_SEQ_1_4_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP35" title="GTX_DUAL:DRP35[13]">GTX_DUAL:DRP35[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_0" title="GTX_DUAL:CLK_COR_SEQ_1_4_0[2]">GTX_DUAL:CLK_COR_SEQ_1_4_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP35" title="GTX_DUAL:DRP35[12]">GTX_DUAL:DRP35[12]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_0" title="GTX_DUAL:CLK_COR_SEQ_1_4_0[4]">GTX_DUAL:CLK_COR_SEQ_1_4_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP35" title="GTX_DUAL:DRP35[14]">GTX_DUAL:DRP35[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_0" title="GTX_DUAL:CLK_COR_SEQ_1_4_0[5]">GTX_DUAL:CLK_COR_SEQ_1_4_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP35" title="GTX_DUAL:DRP35[15]">GTX_DUAL:DRP35[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_0" title="GTX_DUAL:CLK_COR_SEQ_1_4_0[7]">GTX_DUAL:CLK_COR_SEQ_1_4_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP36" title="GTX_DUAL:DRP36[1]">GTX_DUAL:DRP36[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_0" title="GTX_DUAL:CLK_COR_SEQ_1_4_0[6]">GTX_DUAL:CLK_COR_SEQ_1_4_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP36" title="GTX_DUAL:DRP36[0]">GTX_DUAL:DRP36[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_0" title="GTX_DUAL:CLK_COR_SEQ_1_4_0[8]">GTX_DUAL:CLK_COR_SEQ_1_4_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP36" title="GTX_DUAL:DRP36[2]">GTX_DUAL:DRP36[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_0" title="GTX_DUAL:CLK_COR_SEQ_1_4_0[9]">GTX_DUAL:CLK_COR_SEQ_1_4_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP36" title="GTX_DUAL:DRP36[3]">GTX_DUAL:DRP36[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_0" title="GTX_DUAL:CLK_COR_SEQ_1_3_0[1]">GTX_DUAL:CLK_COR_SEQ_1_3_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP36" title="GTX_DUAL:DRP36[5]">GTX_DUAL:DRP36[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_0" title="GTX_DUAL:CLK_COR_SEQ_1_3_0[0]">GTX_DUAL:CLK_COR_SEQ_1_3_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP36" title="GTX_DUAL:DRP36[4]">GTX_DUAL:DRP36[4]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_0" title="GTX_DUAL:CLK_COR_SEQ_1_3_0[2]">GTX_DUAL:CLK_COR_SEQ_1_3_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP36" title="GTX_DUAL:DRP36[6]">GTX_DUAL:DRP36[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_0" title="GTX_DUAL:CLK_COR_SEQ_1_3_0[3]">GTX_DUAL:CLK_COR_SEQ_1_3_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP36" title="GTX_DUAL:DRP36[7]">GTX_DUAL:DRP36[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_0" title="GTX_DUAL:CLK_COR_SEQ_1_3_0[5]">GTX_DUAL:CLK_COR_SEQ_1_3_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP36" title="GTX_DUAL:DRP36[9]">GTX_DUAL:DRP36[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_0" title="GTX_DUAL:CLK_COR_SEQ_1_3_0[4]">GTX_DUAL:CLK_COR_SEQ_1_3_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP36" title="GTX_DUAL:DRP36[8]">GTX_DUAL:DRP36[8]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_0" title="GTX_DUAL:CLK_COR_SEQ_1_3_0[6]">GTX_DUAL:CLK_COR_SEQ_1_3_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP36" title="GTX_DUAL:DRP36[10]">GTX_DUAL:DRP36[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_0" title="GTX_DUAL:CLK_COR_SEQ_1_3_0[7]">GTX_DUAL:CLK_COR_SEQ_1_3_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP36" title="GTX_DUAL:DRP36[11]">GTX_DUAL:DRP36[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_0" title="GTX_DUAL:CLK_COR_SEQ_1_3_0[9]">GTX_DUAL:CLK_COR_SEQ_1_3_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP36" title="GTX_DUAL:DRP36[13]">GTX_DUAL:DRP36[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_0" title="GTX_DUAL:CLK_COR_SEQ_1_3_0[8]">GTX_DUAL:CLK_COR_SEQ_1_3_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP36" title="GTX_DUAL:DRP36[12]">GTX_DUAL:DRP36[12]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_0" title="GTX_DUAL:CLK_COR_SEQ_1_2_0[0]">GTX_DUAL:CLK_COR_SEQ_1_2_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP36" title="GTX_DUAL:DRP36[14]">GTX_DUAL:DRP36[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_0" title="GTX_DUAL:CLK_COR_SEQ_1_2_0[1]">GTX_DUAL:CLK_COR_SEQ_1_2_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP36" title="GTX_DUAL:DRP36[15]">GTX_DUAL:DRP36[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_0" title="GTX_DUAL:CLK_COR_SEQ_1_2_0[3]">GTX_DUAL:CLK_COR_SEQ_1_2_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP37" title="GTX_DUAL:DRP37[1]">GTX_DUAL:DRP37[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_0" title="GTX_DUAL:CLK_COR_SEQ_1_2_0[2]">GTX_DUAL:CLK_COR_SEQ_1_2_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP37" title="GTX_DUAL:DRP37[0]">GTX_DUAL:DRP37[0]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_0" title="GTX_DUAL:CLK_COR_SEQ_1_2_0[4]">GTX_DUAL:CLK_COR_SEQ_1_2_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP37" title="GTX_DUAL:DRP37[2]">GTX_DUAL:DRP37[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_0" title="GTX_DUAL:CLK_COR_SEQ_1_2_0[5]">GTX_DUAL:CLK_COR_SEQ_1_2_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP37" title="GTX_DUAL:DRP37[3]">GTX_DUAL:DRP37[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_0" title="GTX_DUAL:CLK_COR_SEQ_1_2_0[7]">GTX_DUAL:CLK_COR_SEQ_1_2_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP37" title="GTX_DUAL:DRP37[5]">GTX_DUAL:DRP37[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_0" title="GTX_DUAL:CLK_COR_SEQ_1_2_0[6]">GTX_DUAL:CLK_COR_SEQ_1_2_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP37" title="GTX_DUAL:DRP37[4]">GTX_DUAL:DRP37[4]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_0" title="GTX_DUAL:CLK_COR_SEQ_1_2_0[8]">GTX_DUAL:CLK_COR_SEQ_1_2_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP37" title="GTX_DUAL:DRP37[6]">GTX_DUAL:DRP37[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_0" title="GTX_DUAL:CLK_COR_SEQ_1_2_0[9]">GTX_DUAL:CLK_COR_SEQ_1_2_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP37" title="GTX_DUAL:DRP37[7]">GTX_DUAL:DRP37[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_0" title="GTX_DUAL:CLK_COR_SEQ_1_1_0[1]">GTX_DUAL:CLK_COR_SEQ_1_1_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP37" title="GTX_DUAL:DRP37[9]">GTX_DUAL:DRP37[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_0" title="GTX_DUAL:CLK_COR_SEQ_1_1_0[0]">GTX_DUAL:CLK_COR_SEQ_1_1_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP37" title="GTX_DUAL:DRP37[8]">GTX_DUAL:DRP37[8]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_0" title="GTX_DUAL:CLK_COR_SEQ_1_1_0[2]">GTX_DUAL:CLK_COR_SEQ_1_1_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP37" title="GTX_DUAL:DRP37[10]">GTX_DUAL:DRP37[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_0" title="GTX_DUAL:CLK_COR_SEQ_1_1_0[3]">GTX_DUAL:CLK_COR_SEQ_1_1_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP37" title="GTX_DUAL:DRP37[11]">GTX_DUAL:DRP37[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_0" title="GTX_DUAL:CLK_COR_SEQ_1_1_0[5]">GTX_DUAL:CLK_COR_SEQ_1_1_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP37" title="GTX_DUAL:DRP37[13]">GTX_DUAL:DRP37[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_0" title="GTX_DUAL:CLK_COR_SEQ_1_1_0[4]">GTX_DUAL:CLK_COR_SEQ_1_1_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP37" title="GTX_DUAL:DRP37[12]">GTX_DUAL:DRP37[12]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_0" title="GTX_DUAL:CLK_COR_SEQ_1_1_0[6]">GTX_DUAL:CLK_COR_SEQ_1_1_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP37" title="GTX_DUAL:DRP37[14]">GTX_DUAL:DRP37[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_0" title="GTX_DUAL:CLK_COR_SEQ_1_1_0[7]">GTX_DUAL:CLK_COR_SEQ_1_1_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP37" title="GTX_DUAL:DRP37[15]">GTX_DUAL:DRP37[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX bittile 12</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_0" title="GTX_DUAL:CLK_COR_SEQ_1_1_0[9]">GTX_DUAL:CLK_COR_SEQ_1_1_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP38" title="GTX_DUAL:DRP38[1]">GTX_DUAL:DRP38[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_0" title="GTX_DUAL:CLK_COR_SEQ_1_1_0[8]">GTX_DUAL:CLK_COR_SEQ_1_1_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP38" title="GTX_DUAL:DRP38[0]">GTX_DUAL:DRP38[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_REPEAT_WAIT_0" title="GTX_DUAL:CLK_COR_REPEAT_WAIT_0[0]">GTX_DUAL:CLK_COR_REPEAT_WAIT_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP38" title="GTX_DUAL:DRP38[2]">GTX_DUAL:DRP38[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_REPEAT_WAIT_0" title="GTX_DUAL:CLK_COR_REPEAT_WAIT_0[1]">GTX_DUAL:CLK_COR_REPEAT_WAIT_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP38" title="GTX_DUAL:DRP38[3]">GTX_DUAL:DRP38[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_REPEAT_WAIT_0" title="GTX_DUAL:CLK_COR_REPEAT_WAIT_0[3]">GTX_DUAL:CLK_COR_REPEAT_WAIT_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP38" title="GTX_DUAL:DRP38[5]">GTX_DUAL:DRP38[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_REPEAT_WAIT_0" title="GTX_DUAL:CLK_COR_REPEAT_WAIT_0[2]">GTX_DUAL:CLK_COR_REPEAT_WAIT_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP38" title="GTX_DUAL:DRP38[4]">GTX_DUAL:DRP38[4]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_REPEAT_WAIT_0" title="GTX_DUAL:CLK_COR_REPEAT_WAIT_0[4]">GTX_DUAL:CLK_COR_REPEAT_WAIT_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP38" title="GTX_DUAL:DRP38[6]">GTX_DUAL:DRP38[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_CORRECT_USE_0" title="GTX_DUAL:CLK_CORRECT_USE_0">GTX_DUAL:CLK_CORRECT_USE_0</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP38" title="GTX_DUAL:DRP38[7]">GTX_DUAL:DRP38[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MIN_LAT_0" title="GTX_DUAL:CLK_COR_MIN_LAT_0[0]">GTX_DUAL:CLK_COR_MIN_LAT_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP38" title="GTX_DUAL:DRP38[9]">GTX_DUAL:DRP38[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_PRECEDENCE_0" title="GTX_DUAL:CLK_COR_PRECEDENCE_0">GTX_DUAL:CLK_COR_PRECEDENCE_0</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP38" title="GTX_DUAL:DRP38[8]">GTX_DUAL:DRP38[8]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MIN_LAT_0" title="GTX_DUAL:CLK_COR_MIN_LAT_0[1]">GTX_DUAL:CLK_COR_MIN_LAT_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP38" title="GTX_DUAL:DRP38[10]">GTX_DUAL:DRP38[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MIN_LAT_0" title="GTX_DUAL:CLK_COR_MIN_LAT_0[2]">GTX_DUAL:CLK_COR_MIN_LAT_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP38" title="GTX_DUAL:DRP38[11]">GTX_DUAL:DRP38[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MIN_LAT_0" title="GTX_DUAL:CLK_COR_MIN_LAT_0[4]">GTX_DUAL:CLK_COR_MIN_LAT_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP38" title="GTX_DUAL:DRP38[13]">GTX_DUAL:DRP38[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MIN_LAT_0" title="GTX_DUAL:CLK_COR_MIN_LAT_0[3]">GTX_DUAL:CLK_COR_MIN_LAT_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP38" title="GTX_DUAL:DRP38[12]">GTX_DUAL:DRP38[12]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MIN_LAT_0" title="GTX_DUAL:CLK_COR_MIN_LAT_0[5]">GTX_DUAL:CLK_COR_MIN_LAT_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP38" title="GTX_DUAL:DRP38[14]">GTX_DUAL:DRP38[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MAX_LAT_0" title="GTX_DUAL:CLK_COR_MAX_LAT_0[0]">GTX_DUAL:CLK_COR_MAX_LAT_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP38" title="GTX_DUAL:DRP38[15]">GTX_DUAL:DRP38[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MAX_LAT_0" title="GTX_DUAL:CLK_COR_MAX_LAT_0[2]">GTX_DUAL:CLK_COR_MAX_LAT_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP39" title="GTX_DUAL:DRP39[1]">GTX_DUAL:DRP39[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MAX_LAT_0" title="GTX_DUAL:CLK_COR_MAX_LAT_0[1]">GTX_DUAL:CLK_COR_MAX_LAT_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP39" title="GTX_DUAL:DRP39[0]">GTX_DUAL:DRP39[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MAX_LAT_0" title="GTX_DUAL:CLK_COR_MAX_LAT_0[3]">GTX_DUAL:CLK_COR_MAX_LAT_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP39" title="GTX_DUAL:DRP39[2]">GTX_DUAL:DRP39[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MAX_LAT_0" title="GTX_DUAL:CLK_COR_MAX_LAT_0[4]">GTX_DUAL:CLK_COR_MAX_LAT_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP39" title="GTX_DUAL:DRP39[3]">GTX_DUAL:DRP39[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_KEEP_IDLE_0" title="GTX_DUAL:CLK_COR_KEEP_IDLE_0">GTX_DUAL:CLK_COR_KEEP_IDLE_0</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP39" title="GTX_DUAL:DRP39[5]">GTX_DUAL:DRP39[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_MAX_LAT_0" title="GTX_DUAL:CLK_COR_MAX_LAT_0[5]">GTX_DUAL:CLK_COR_MAX_LAT_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP39" title="GTX_DUAL:DRP39[4]">GTX_DUAL:DRP39[4]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_INSERT_IDLE_FLAG_0" title="GTX_DUAL:CLK_COR_INSERT_IDLE_FLAG_0">GTX_DUAL:CLK_COR_INSERT_IDLE_FLAG_0</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP39" title="GTX_DUAL:DRP39[6]">GTX_DUAL:DRP39[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_DET_LEN_0" title="GTX_DUAL:CLK_COR_DET_LEN_0[0]">GTX_DUAL:CLK_COR_DET_LEN_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP39" title="GTX_DUAL:DRP39[7]">GTX_DUAL:DRP39[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_ADJ_LEN_0" title="GTX_DUAL:CLK_COR_ADJ_LEN_0[0]">GTX_DUAL:CLK_COR_ADJ_LEN_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP39" title="GTX_DUAL:DRP39[9]">GTX_DUAL:DRP39[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_DET_LEN_0" title="GTX_DUAL:CLK_COR_DET_LEN_0[1]">GTX_DUAL:CLK_COR_DET_LEN_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP39" title="GTX_DUAL:DRP39[8]">GTX_DUAL:DRP39[8]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CLK_COR_ADJ_LEN_0" title="GTX_DUAL:CLK_COR_ADJ_LEN_0[1]">GTX_DUAL:CLK_COR_ADJ_LEN_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP39" title="GTX_DUAL:DRP39[10]">GTX_DUAL:DRP39[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_LEN_0" title="GTX_DUAL:CHAN_BOND_SEQ_LEN_0[0]">GTX_DUAL:CHAN_BOND_SEQ_LEN_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP39" title="GTX_DUAL:DRP39[11]">GTX_DUAL:DRP39[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_USE_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_USE_0">GTX_DUAL:CHAN_BOND_SEQ_2_USE_0</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP39" title="GTX_DUAL:DRP39[13]">GTX_DUAL:DRP39[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_LEN_0" title="GTX_DUAL:CHAN_BOND_SEQ_LEN_0[1]">GTX_DUAL:CHAN_BOND_SEQ_LEN_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP39" title="GTX_DUAL:DRP39[12]">GTX_DUAL:DRP39[12]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_0[0]">GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP39" title="GTX_DUAL:DRP39[14]">GTX_DUAL:DRP39[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_0[1]">GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP39" title="GTX_DUAL:DRP39[15]">GTX_DUAL:DRP39[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_0[3]">GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3A" title="GTX_DUAL:DRP3A[1]">GTX_DUAL:DRP3A[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_0[2]">GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3A" title="GTX_DUAL:DRP3A[0]">GTX_DUAL:DRP3A[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3A" title="GTX_DUAL:DRP3A[2]">GTX_DUAL:DRP3A[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_EN_IDLE_RESET_PH" title="GTX_DUAL:RX_EN_IDLE_RESET_PH">GTX_DUAL:RX_EN_IDLE_RESET_PH</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3A" title="GTX_DUAL:DRP3A[3]">GTX_DUAL:DRP3A[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:OOBDETECT_THRESHOLD_0" title="GTX_DUAL:OOBDETECT_THRESHOLD_0[0]">GTX_DUAL:OOBDETECT_THRESHOLD_0[0]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3A" title="GTX_DUAL:DRP3A[5]">GTX_DUAL:DRP3A[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:OOBDETECT_THRESHOLD_0" title="GTX_DUAL:OOBDETECT_THRESHOLD_0[2]">GTX_DUAL:OOBDETECT_THRESHOLD_0[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3A" title="GTX_DUAL:DRP3A[4]">GTX_DUAL:DRP3A[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:OOBDETECT_THRESHOLD_0" title="GTX_DUAL:OOBDETECT_THRESHOLD_0[1]">GTX_DUAL:OOBDETECT_THRESHOLD_0[1]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3A" title="GTX_DUAL:DRP3A[6]">GTX_DUAL:DRP3A[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[19]">GTX_DUAL:PMA_COM_CFG[19]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3A" title="GTX_DUAL:DRP3A[7]">GTX_DUAL:DRP3A[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TXOUTCLK_SEL_0" title="GTX_DUAL:TXOUTCLK_SEL_0">GTX_DUAL:TXOUTCLK_SEL_0</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3A" title="GTX_DUAL:DRP3A[9]">GTX_DUAL:DRP3A[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_EN_IDLE_HOLD_CDR" title="GTX_DUAL:RX_EN_IDLE_HOLD_CDR">GTX_DUAL:RX_EN_IDLE_HOLD_CDR</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3A" title="GTX_DUAL:DRP3A[8]">GTX_DUAL:DRP3A[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_XCLK_SEL_0" title="GTX_DUAL:TX_XCLK_SEL_0">GTX_DUAL:TX_XCLK_SEL_0</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3A" title="GTX_DUAL:DRP3A[10]">GTX_DUAL:DRP3A[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_EN_IDLE_RESET_FR" title="GTX_DUAL:RX_EN_IDLE_RESET_FR">GTX_DUAL:RX_EN_IDLE_RESET_FR</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3A" title="GTX_DUAL:DRP3A[11]">GTX_DUAL:DRP3A[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TXRX_INVERT_0" title="GTX_DUAL:TXRX_INVERT_0[0]">GTX_DUAL:TXRX_INVERT_0[0]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3A" title="GTX_DUAL:DRP3A[13]">GTX_DUAL:DRP3A[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TXRX_INVERT_0" title="GTX_DUAL:TXRX_INVERT_0[2]">GTX_DUAL:TXRX_INVERT_0[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3A" title="GTX_DUAL:DRP3A[12]">GTX_DUAL:DRP3A[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TXRX_INVERT_0" title="GTX_DUAL:TXRX_INVERT_0[1]">GTX_DUAL:TXRX_INVERT_0[1]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3A" title="GTX_DUAL:DRP3A[14]">GTX_DUAL:DRP3A[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_0" title="GTX_DUAL:TX_DETECT_RX_CFG_0[0]">GTX_DUAL:TX_DETECT_RX_CFG_0[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3A" title="GTX_DUAL:DRP3A[15]">GTX_DUAL:DRP3A[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_0" title="GTX_DUAL:TX_DETECT_RX_CFG_0[1]">GTX_DUAL:TX_DETECT_RX_CFG_0[1]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3B" title="GTX_DUAL:DRP3B[1]">GTX_DUAL:DRP3B[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_0" title="GTX_DUAL:TX_DETECT_RX_CFG_0[3]">GTX_DUAL:TX_DETECT_RX_CFG_0[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3B" title="GTX_DUAL:DRP3B[0]">GTX_DUAL:DRP3B[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_0" title="GTX_DUAL:TX_DETECT_RX_CFG_0[2]">GTX_DUAL:TX_DETECT_RX_CFG_0[2]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3B" title="GTX_DUAL:DRP3B[2]">GTX_DUAL:DRP3B[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_0" title="GTX_DUAL:TX_DETECT_RX_CFG_0[4]">GTX_DUAL:TX_DETECT_RX_CFG_0[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3B" title="GTX_DUAL:DRP3B[3]">GTX_DUAL:DRP3B[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_0" title="GTX_DUAL:TX_DETECT_RX_CFG_0[5]">GTX_DUAL:TX_DETECT_RX_CFG_0[5]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3B" title="GTX_DUAL:DRP3B[5]">GTX_DUAL:DRP3B[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_0" title="GTX_DUAL:TX_DETECT_RX_CFG_0[7]">GTX_DUAL:TX_DETECT_RX_CFG_0[7]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3B" title="GTX_DUAL:DRP3B[4]">GTX_DUAL:DRP3B[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_0" title="GTX_DUAL:TX_DETECT_RX_CFG_0[6]">GTX_DUAL:TX_DETECT_RX_CFG_0[6]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3B" title="GTX_DUAL:DRP3B[6]">GTX_DUAL:DRP3B[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_0" title="GTX_DUAL:TX_DETECT_RX_CFG_0[8]">GTX_DUAL:TX_DETECT_RX_CFG_0[8]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3B" title="GTX_DUAL:DRP3B[7]">GTX_DUAL:DRP3B[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_0" title="GTX_DUAL:TX_DETECT_RX_CFG_0[9]">GTX_DUAL:TX_DETECT_RX_CFG_0[9]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3B" title="GTX_DUAL:DRP3B[9]">GTX_DUAL:DRP3B[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_0" title="GTX_DUAL:TX_DETECT_RX_CFG_0[11]">GTX_DUAL:TX_DETECT_RX_CFG_0[11]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3B" title="GTX_DUAL:DRP3B[8]">GTX_DUAL:DRP3B[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_0" title="GTX_DUAL:TX_DETECT_RX_CFG_0[10]">GTX_DUAL:TX_DETECT_RX_CFG_0[10]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3B" title="GTX_DUAL:DRP3B[10]">GTX_DUAL:DRP3B[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_0" title="GTX_DUAL:TX_DETECT_RX_CFG_0[12]">GTX_DUAL:TX_DETECT_RX_CFG_0[12]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3B" title="GTX_DUAL:DRP3B[11]">GTX_DUAL:DRP3B[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_0" title="GTX_DUAL:TX_DETECT_RX_CFG_0[13]">GTX_DUAL:TX_DETECT_RX_CFG_0[13]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3B" title="GTX_DUAL:DRP3B[13]">GTX_DUAL:DRP3B[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3B" title="GTX_DUAL:DRP3B[12]">GTX_DUAL:DRP3B[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_BUFFER_USE_0" title="GTX_DUAL:TX_BUFFER_USE_0">GTX_DUAL:TX_BUFFER_USE_0</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CAL_TIME" title="GTX_DUAL:DFE_CAL_TIME[0]">GTX_DUAL:DFE_CAL_TIME[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3B" title="GTX_DUAL:DRP3B[14]">GTX_DUAL:DRP3B[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CAL_TIME" title="GTX_DUAL:DFE_CAL_TIME[1]">GTX_DUAL:DFE_CAL_TIME[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3B" title="GTX_DUAL:DRP3B[15]">GTX_DUAL:DRP3B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CAL_TIME" title="GTX_DUAL:DFE_CAL_TIME[3]">GTX_DUAL:DFE_CAL_TIME[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3C" title="GTX_DUAL:DRP3C[1]">GTX_DUAL:DRP3C[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CAL_TIME" title="GTX_DUAL:DFE_CAL_TIME[2]">GTX_DUAL:DFE_CAL_TIME[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3C" title="GTX_DUAL:DRP3C[0]">GTX_DUAL:DRP3C[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CAL_TIME" title="GTX_DUAL:DFE_CAL_TIME[4]">GTX_DUAL:DFE_CAL_TIME[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3C" title="GTX_DUAL:DRP3C[2]">GTX_DUAL:DRP3C[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3C" title="GTX_DUAL:DRP3C[3]">GTX_DUAL:DRP3C[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_0" title="GTX_DUAL:TRANS_TIME_TO_P2_0[0]">GTX_DUAL:TRANS_TIME_TO_P2_0[0]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3C" title="GTX_DUAL:DRP3C[5]">GTX_DUAL:DRP3C[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_0" title="GTX_DUAL:TRANS_TIME_TO_P2_0[2]">GTX_DUAL:TRANS_TIME_TO_P2_0[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3C" title="GTX_DUAL:DRP3C[4]">GTX_DUAL:DRP3C[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_0" title="GTX_DUAL:TRANS_TIME_TO_P2_0[1]">GTX_DUAL:TRANS_TIME_TO_P2_0[1]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3C" title="GTX_DUAL:DRP3C[6]">GTX_DUAL:DRP3C[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_0" title="GTX_DUAL:TRANS_TIME_TO_P2_0[3]">GTX_DUAL:TRANS_TIME_TO_P2_0[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3C" title="GTX_DUAL:DRP3C[7]">GTX_DUAL:DRP3C[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_0" title="GTX_DUAL:TRANS_TIME_TO_P2_0[4]">GTX_DUAL:TRANS_TIME_TO_P2_0[4]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3C" title="GTX_DUAL:DRP3C[9]">GTX_DUAL:DRP3C[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_0" title="GTX_DUAL:TRANS_TIME_TO_P2_0[6]">GTX_DUAL:TRANS_TIME_TO_P2_0[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3C" title="GTX_DUAL:DRP3C[8]">GTX_DUAL:DRP3C[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_0" title="GTX_DUAL:TRANS_TIME_TO_P2_0[5]">GTX_DUAL:TRANS_TIME_TO_P2_0[5]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3C" title="GTX_DUAL:DRP3C[10]">GTX_DUAL:DRP3C[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_0" title="GTX_DUAL:TRANS_TIME_TO_P2_0[7]">GTX_DUAL:TRANS_TIME_TO_P2_0[7]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3C" title="GTX_DUAL:DRP3C[11]">GTX_DUAL:DRP3C[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_0" title="GTX_DUAL:TRANS_TIME_TO_P2_0[8]">GTX_DUAL:TRANS_TIME_TO_P2_0[8]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3C" title="GTX_DUAL:DRP3C[13]">GTX_DUAL:DRP3C[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3C" title="GTX_DUAL:DRP3C[12]">GTX_DUAL:DRP3C[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_0" title="GTX_DUAL:TRANS_TIME_TO_P2_0[9]">GTX_DUAL:TRANS_TIME_TO_P2_0[9]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3C" title="GTX_DUAL:DRP3C[14]">GTX_DUAL:DRP3C[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CDR_PH_ADJ_TIME" title="GTX_DUAL:CDR_PH_ADJ_TIME[0]">GTX_DUAL:CDR_PH_ADJ_TIME[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3C" title="GTX_DUAL:DRP3C[15]">GTX_DUAL:DRP3C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CDR_PH_ADJ_TIME" title="GTX_DUAL:CDR_PH_ADJ_TIME[2]">GTX_DUAL:CDR_PH_ADJ_TIME[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3D" title="GTX_DUAL:DRP3D[1]">GTX_DUAL:DRP3D[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CDR_PH_ADJ_TIME" title="GTX_DUAL:CDR_PH_ADJ_TIME[1]">GTX_DUAL:CDR_PH_ADJ_TIME[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3D" title="GTX_DUAL:DRP3D[0]">GTX_DUAL:DRP3D[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CDR_PH_ADJ_TIME" title="GTX_DUAL:CDR_PH_ADJ_TIME[3]">GTX_DUAL:CDR_PH_ADJ_TIME[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3D" title="GTX_DUAL:DRP3D[2]">GTX_DUAL:DRP3D[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CDR_PH_ADJ_TIME" title="GTX_DUAL:CDR_PH_ADJ_TIME[4]">GTX_DUAL:CDR_PH_ADJ_TIME[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3D" title="GTX_DUAL:DRP3D[3]">GTX_DUAL:DRP3D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3D" title="GTX_DUAL:DRP3D[5]">GTX_DUAL:DRP3D[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_0" title="GTX_DUAL:TRANS_TIME_NON_P2_0[0]">GTX_DUAL:TRANS_TIME_NON_P2_0[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3D" title="GTX_DUAL:DRP3D[4]">GTX_DUAL:DRP3D[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3D" title="GTX_DUAL:DRP3D[6]">GTX_DUAL:DRP3D[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_0" title="GTX_DUAL:TRANS_TIME_NON_P2_0[1]">GTX_DUAL:TRANS_TIME_NON_P2_0[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3D" title="GTX_DUAL:DRP3D[7]">GTX_DUAL:DRP3D[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_0" title="GTX_DUAL:TRANS_TIME_NON_P2_0[2]">GTX_DUAL:TRANS_TIME_NON_P2_0[2]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3D" title="GTX_DUAL:DRP3D[9]">GTX_DUAL:DRP3D[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_0" title="GTX_DUAL:TRANS_TIME_NON_P2_0[4]">GTX_DUAL:TRANS_TIME_NON_P2_0[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3D" title="GTX_DUAL:DRP3D[8]">GTX_DUAL:DRP3D[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_0" title="GTX_DUAL:TRANS_TIME_NON_P2_0[3]">GTX_DUAL:TRANS_TIME_NON_P2_0[3]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3D" title="GTX_DUAL:DRP3D[10]">GTX_DUAL:DRP3D[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_0" title="GTX_DUAL:TRANS_TIME_NON_P2_0[5]">GTX_DUAL:TRANS_TIME_NON_P2_0[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3D" title="GTX_DUAL:DRP3D[11]">GTX_DUAL:DRP3D[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_0" title="GTX_DUAL:TRANS_TIME_NON_P2_0[6]">GTX_DUAL:TRANS_TIME_NON_P2_0[6]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3D" title="GTX_DUAL:DRP3D[13]">GTX_DUAL:DRP3D[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3D" title="GTX_DUAL:DRP3D[12]">GTX_DUAL:DRP3D[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_0" title="GTX_DUAL:TRANS_TIME_NON_P2_0[7]">GTX_DUAL:TRANS_TIME_NON_P2_0[7]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3D" title="GTX_DUAL:DRP3D[14]">GTX_DUAL:DRP3D[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3D" title="GTX_DUAL:DRP3D[15]">GTX_DUAL:DRP3D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3E" title="GTX_DUAL:DRP3E[1]">GTX_DUAL:DRP3E[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_0" title="GTX_DUAL:TRANS_TIME_FROM_P2_0[0]">GTX_DUAL:TRANS_TIME_FROM_P2_0[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3E" title="GTX_DUAL:DRP3E[0]">GTX_DUAL:DRP3E[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3E" title="GTX_DUAL:DRP3E[2]">GTX_DUAL:DRP3E[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_0" title="GTX_DUAL:TRANS_TIME_FROM_P2_0[1]">GTX_DUAL:TRANS_TIME_FROM_P2_0[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3E" title="GTX_DUAL:DRP3E[3]">GTX_DUAL:DRP3E[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_0" title="GTX_DUAL:TRANS_TIME_FROM_P2_0[2]">GTX_DUAL:TRANS_TIME_FROM_P2_0[2]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3E" title="GTX_DUAL:DRP3E[5]">GTX_DUAL:DRP3E[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_0" title="GTX_DUAL:TRANS_TIME_FROM_P2_0[4]">GTX_DUAL:TRANS_TIME_FROM_P2_0[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3E" title="GTX_DUAL:DRP3E[4]">GTX_DUAL:DRP3E[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_0" title="GTX_DUAL:TRANS_TIME_FROM_P2_0[3]">GTX_DUAL:TRANS_TIME_FROM_P2_0[3]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3E" title="GTX_DUAL:DRP3E[6]">GTX_DUAL:DRP3E[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_0" title="GTX_DUAL:TRANS_TIME_FROM_P2_0[5]">GTX_DUAL:TRANS_TIME_FROM_P2_0[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3E" title="GTX_DUAL:DRP3E[7]">GTX_DUAL:DRP3E[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_0" title="GTX_DUAL:TRANS_TIME_FROM_P2_0[6]">GTX_DUAL:TRANS_TIME_FROM_P2_0[6]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3E" title="GTX_DUAL:DRP3E[9]">GTX_DUAL:DRP3E[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_0" title="GTX_DUAL:TRANS_TIME_FROM_P2_0[8]">GTX_DUAL:TRANS_TIME_FROM_P2_0[8]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3E" title="GTX_DUAL:DRP3E[8]">GTX_DUAL:DRP3E[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_0" title="GTX_DUAL:TRANS_TIME_FROM_P2_0[7]">GTX_DUAL:TRANS_TIME_FROM_P2_0[7]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3E" title="GTX_DUAL:DRP3E[10]">GTX_DUAL:DRP3E[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_0" title="GTX_DUAL:TRANS_TIME_FROM_P2_0[9]">GTX_DUAL:TRANS_TIME_FROM_P2_0[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3E" title="GTX_DUAL:DRP3E[11]">GTX_DUAL:DRP3E[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_0" title="GTX_DUAL:TRANS_TIME_FROM_P2_0[10]">GTX_DUAL:TRANS_TIME_FROM_P2_0[10]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3E" title="GTX_DUAL:DRP3E[13]">GTX_DUAL:DRP3E[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TERMINATION_IMP_0" title="GTX_DUAL:TERMINATION_IMP_0">GTX_DUAL:TERMINATION_IMP_0</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3E" title="GTX_DUAL:DRP3E[12]">GTX_DUAL:DRP3E[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_0" title="GTX_DUAL:TRANS_TIME_FROM_P2_0[11]">GTX_DUAL:TRANS_TIME_FROM_P2_0[11]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3E" title="GTX_DUAL:DRP3E[14]">GTX_DUAL:DRP3E[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_WAKE_0" title="GTX_DUAL:SATA_MIN_WAKE_0[0]">GTX_DUAL:SATA_MIN_WAKE_0[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3E" title="GTX_DUAL:DRP3E[15]">GTX_DUAL:DRP3E[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_WAKE_0" title="GTX_DUAL:SATA_MIN_WAKE_0[1]">GTX_DUAL:SATA_MIN_WAKE_0[1]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3F" title="GTX_DUAL:DRP3F[1]">GTX_DUAL:DRP3F[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_WAKE_0" title="GTX_DUAL:SATA_MIN_WAKE_0[3]">GTX_DUAL:SATA_MIN_WAKE_0[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3F" title="GTX_DUAL:DRP3F[0]">GTX_DUAL:DRP3F[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_WAKE_0" title="GTX_DUAL:SATA_MIN_WAKE_0[2]">GTX_DUAL:SATA_MIN_WAKE_0[2]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3F" title="GTX_DUAL:DRP3F[2]">GTX_DUAL:DRP3F[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_WAKE_0" title="GTX_DUAL:SATA_MIN_WAKE_0[4]">GTX_DUAL:SATA_MIN_WAKE_0[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3F" title="GTX_DUAL:DRP3F[3]">GTX_DUAL:DRP3F[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_WAKE_0" title="GTX_DUAL:SATA_MIN_WAKE_0[5]">GTX_DUAL:SATA_MIN_WAKE_0[5]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3F" title="GTX_DUAL:DRP3F[5]">GTX_DUAL:DRP3F[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_INIT_0" title="GTX_DUAL:SATA_MIN_INIT_0[1]">GTX_DUAL:SATA_MIN_INIT_0[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3F" title="GTX_DUAL:DRP3F[4]">GTX_DUAL:DRP3F[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_INIT_0" title="GTX_DUAL:SATA_MIN_INIT_0[0]">GTX_DUAL:SATA_MIN_INIT_0[0]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3F" title="GTX_DUAL:DRP3F[6]">GTX_DUAL:DRP3F[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_INIT_0" title="GTX_DUAL:SATA_MIN_INIT_0[2]">GTX_DUAL:SATA_MIN_INIT_0[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3F" title="GTX_DUAL:DRP3F[7]">GTX_DUAL:DRP3F[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_INIT_0" title="GTX_DUAL:SATA_MIN_INIT_0[3]">GTX_DUAL:SATA_MIN_INIT_0[3]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3F" title="GTX_DUAL:DRP3F[9]">GTX_DUAL:DRP3F[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_INIT_0" title="GTX_DUAL:SATA_MIN_INIT_0[5]">GTX_DUAL:SATA_MIN_INIT_0[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3F" title="GTX_DUAL:DRP3F[8]">GTX_DUAL:DRP3F[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_INIT_0" title="GTX_DUAL:SATA_MIN_INIT_0[4]">GTX_DUAL:SATA_MIN_INIT_0[4]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3F" title="GTX_DUAL:DRP3F[10]">GTX_DUAL:DRP3F[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_BURST_0" title="GTX_DUAL:SATA_MIN_BURST_0[0]">GTX_DUAL:SATA_MIN_BURST_0[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3F" title="GTX_DUAL:DRP3F[11]">GTX_DUAL:DRP3F[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_BURST_0" title="GTX_DUAL:SATA_MIN_BURST_0[1]">GTX_DUAL:SATA_MIN_BURST_0[1]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3F" title="GTX_DUAL:DRP3F[13]">GTX_DUAL:DRP3F[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_BURST_0" title="GTX_DUAL:SATA_MIN_BURST_0[3]">GTX_DUAL:SATA_MIN_BURST_0[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3F" title="GTX_DUAL:DRP3F[12]">GTX_DUAL:DRP3F[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_BURST_0" title="GTX_DUAL:SATA_MIN_BURST_0[2]">GTX_DUAL:SATA_MIN_BURST_0[2]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3F" title="GTX_DUAL:DRP3F[14]">GTX_DUAL:DRP3F[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_BURST_0" title="GTX_DUAL:SATA_MIN_BURST_0[4]">GTX_DUAL:SATA_MIN_BURST_0[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP3F" title="GTX_DUAL:DRP3F[15]">GTX_DUAL:DRP3F[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MIN_BURST_0" title="GTX_DUAL:SATA_MIN_BURST_0[5]">GTX_DUAL:SATA_MIN_BURST_0[5]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX bittile 13</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP40" title="GTX_DUAL:DRP40[1]">GTX_DUAL:DRP40[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_WAKE_0" title="GTX_DUAL:SATA_MAX_WAKE_0[1]">GTX_DUAL:SATA_MAX_WAKE_0[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP40" title="GTX_DUAL:DRP40[0]">GTX_DUAL:DRP40[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_WAKE_0" title="GTX_DUAL:SATA_MAX_WAKE_0[0]">GTX_DUAL:SATA_MAX_WAKE_0[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP40" title="GTX_DUAL:DRP40[2]">GTX_DUAL:DRP40[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_WAKE_0" title="GTX_DUAL:SATA_MAX_WAKE_0[2]">GTX_DUAL:SATA_MAX_WAKE_0[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP40" title="GTX_DUAL:DRP40[3]">GTX_DUAL:DRP40[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_WAKE_0" title="GTX_DUAL:SATA_MAX_WAKE_0[3]">GTX_DUAL:SATA_MAX_WAKE_0[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP40" title="GTX_DUAL:DRP40[5]">GTX_DUAL:DRP40[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_WAKE_0" title="GTX_DUAL:SATA_MAX_WAKE_0[5]">GTX_DUAL:SATA_MAX_WAKE_0[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP40" title="GTX_DUAL:DRP40[4]">GTX_DUAL:DRP40[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_WAKE_0" title="GTX_DUAL:SATA_MAX_WAKE_0[4]">GTX_DUAL:SATA_MAX_WAKE_0[4]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP40" title="GTX_DUAL:DRP40[6]">GTX_DUAL:DRP40[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_INIT_0" title="GTX_DUAL:SATA_MAX_INIT_0[0]">GTX_DUAL:SATA_MAX_INIT_0[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP40" title="GTX_DUAL:DRP40[7]">GTX_DUAL:DRP40[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_INIT_0" title="GTX_DUAL:SATA_MAX_INIT_0[1]">GTX_DUAL:SATA_MAX_INIT_0[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP40" title="GTX_DUAL:DRP40[9]">GTX_DUAL:DRP40[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_INIT_0" title="GTX_DUAL:SATA_MAX_INIT_0[3]">GTX_DUAL:SATA_MAX_INIT_0[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP40" title="GTX_DUAL:DRP40[8]">GTX_DUAL:DRP40[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_INIT_0" title="GTX_DUAL:SATA_MAX_INIT_0[2]">GTX_DUAL:SATA_MAX_INIT_0[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP40" title="GTX_DUAL:DRP40[10]">GTX_DUAL:DRP40[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_INIT_0" title="GTX_DUAL:SATA_MAX_INIT_0[4]">GTX_DUAL:SATA_MAX_INIT_0[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP40" title="GTX_DUAL:DRP40[11]">GTX_DUAL:DRP40[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_INIT_0" title="GTX_DUAL:SATA_MAX_INIT_0[5]">GTX_DUAL:SATA_MAX_INIT_0[5]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP40" title="GTX_DUAL:DRP40[13]">GTX_DUAL:DRP40[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_BURST_0" title="GTX_DUAL:SATA_MAX_BURST_0[1]">GTX_DUAL:SATA_MAX_BURST_0[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP40" title="GTX_DUAL:DRP40[12]">GTX_DUAL:DRP40[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_BURST_0" title="GTX_DUAL:SATA_MAX_BURST_0[0]">GTX_DUAL:SATA_MAX_BURST_0[0]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP40" title="GTX_DUAL:DRP40[14]">GTX_DUAL:DRP40[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_BURST_0" title="GTX_DUAL:SATA_MAX_BURST_0[2]">GTX_DUAL:SATA_MAX_BURST_0[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP40" title="GTX_DUAL:DRP40[15]">GTX_DUAL:DRP40[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_BURST_0" title="GTX_DUAL:SATA_MAX_BURST_0[3]">GTX_DUAL:SATA_MAX_BURST_0[3]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP41" title="GTX_DUAL:DRP41[1]">GTX_DUAL:DRP41[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_BURST_0" title="GTX_DUAL:SATA_MAX_BURST_0[5]">GTX_DUAL:SATA_MAX_BURST_0[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP41" title="GTX_DUAL:DRP41[0]">GTX_DUAL:DRP41[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_MAX_BURST_0" title="GTX_DUAL:SATA_MAX_BURST_0[4]">GTX_DUAL:SATA_MAX_BURST_0[4]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP41" title="GTX_DUAL:DRP41[2]">GTX_DUAL:DRP41[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_IDLE_VAL_0" title="GTX_DUAL:SATA_IDLE_VAL_0[0]">GTX_DUAL:SATA_IDLE_VAL_0[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP41" title="GTX_DUAL:DRP41[3]">GTX_DUAL:DRP41[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_IDLE_VAL_0" title="GTX_DUAL:SATA_IDLE_VAL_0[1]">GTX_DUAL:SATA_IDLE_VAL_0[1]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP41" title="GTX_DUAL:DRP41[5]">GTX_DUAL:DRP41[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_BURST_VAL_0" title="GTX_DUAL:SATA_BURST_VAL_0[0]">GTX_DUAL:SATA_BURST_VAL_0[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP41" title="GTX_DUAL:DRP41[4]">GTX_DUAL:DRP41[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_IDLE_VAL_0" title="GTX_DUAL:SATA_IDLE_VAL_0[2]">GTX_DUAL:SATA_IDLE_VAL_0[2]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP41" title="GTX_DUAL:DRP41[6]">GTX_DUAL:DRP41[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_BURST_VAL_0" title="GTX_DUAL:SATA_BURST_VAL_0[1]">GTX_DUAL:SATA_BURST_VAL_0[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP41" title="GTX_DUAL:DRP41[7]">GTX_DUAL:DRP41[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:SATA_BURST_VAL_0" title="GTX_DUAL:SATA_BURST_VAL_0[2]">GTX_DUAL:SATA_BURST_VAL_0[2]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP41" title="GTX_DUAL:DRP41[9]">GTX_DUAL:DRP41[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_STATUS_FMT_0" title="GTX_DUAL:RX_STATUS_FMT_0">GTX_DUAL:RX_STATUS_FMT_0</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP41" title="GTX_DUAL:DRP41[8]">GTX_DUAL:DRP41[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_XCLK_SEL_0" title="GTX_DUAL:RX_XCLK_SEL_0">GTX_DUAL:RX_XCLK_SEL_0</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP41" title="GTX_DUAL:DRP41[10]">GTX_DUAL:DRP41[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_SLIDE_MODE_0" title="GTX_DUAL:RX_SLIDE_MODE_0">GTX_DUAL:RX_SLIDE_MODE_0</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP41" title="GTX_DUAL:DRP41[11]">GTX_DUAL:DRP41[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_LOS_THRESHOLD_0" title="GTX_DUAL:RX_LOS_THRESHOLD_0[0]">GTX_DUAL:RX_LOS_THRESHOLD_0[0]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP41" title="GTX_DUAL:DRP41[13]">GTX_DUAL:DRP41[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_LOS_THRESHOLD_0" title="GTX_DUAL:RX_LOS_THRESHOLD_0[2]">GTX_DUAL:RX_LOS_THRESHOLD_0[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP41" title="GTX_DUAL:DRP41[12]">GTX_DUAL:DRP41[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_LOS_THRESHOLD_0" title="GTX_DUAL:RX_LOS_THRESHOLD_0[1]">GTX_DUAL:RX_LOS_THRESHOLD_0[1]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP41" title="GTX_DUAL:DRP41[14]">GTX_DUAL:DRP41[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_LOSS_OF_SYNC_FSM_0" title="GTX_DUAL:RX_LOSS_OF_SYNC_FSM_0">GTX_DUAL:RX_LOSS_OF_SYNC_FSM_0</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP41" title="GTX_DUAL:DRP41[15]">GTX_DUAL:DRP41[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_LOS_INVALID_INCR_0" title="GTX_DUAL:RX_LOS_INVALID_INCR_0[0]">GTX_DUAL:RX_LOS_INVALID_INCR_0[0]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP42" title="GTX_DUAL:DRP42[1]">GTX_DUAL:DRP42[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_LOS_INVALID_INCR_0" title="GTX_DUAL:RX_LOS_INVALID_INCR_0[2]">GTX_DUAL:RX_LOS_INVALID_INCR_0[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP42" title="GTX_DUAL:DRP42[0]">GTX_DUAL:DRP42[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_LOS_INVALID_INCR_0" title="GTX_DUAL:RX_LOS_INVALID_INCR_0[1]">GTX_DUAL:RX_LOS_INVALID_INCR_0[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP42" title="GTX_DUAL:DRP42[2]">GTX_DUAL:DRP42[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_DECODE_SEQ_MATCH_0" title="GTX_DUAL:RX_DECODE_SEQ_MATCH_0">GTX_DUAL:RX_DECODE_SEQ_MATCH_0</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP42" title="GTX_DUAL:DRP42[3]">GTX_DUAL:DRP42[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_BUFFER_USE_0" title="GTX_DUAL:RX_BUFFER_USE_0">GTX_DUAL:RX_BUFFER_USE_0</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP42" title="GTX_DUAL:DRP42[5]">GTX_DUAL:DRP42[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[1]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP42" title="GTX_DUAL:DRP42[4]">GTX_DUAL:DRP42[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[0]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[0]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP42" title="GTX_DUAL:DRP42[6]">GTX_DUAL:DRP42[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[2]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP42" title="GTX_DUAL:DRP42[7]">GTX_DUAL:DRP42[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[3]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[3]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP42" title="GTX_DUAL:DRP42[9]">GTX_DUAL:DRP42[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[5]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP42" title="GTX_DUAL:DRP42[8]">GTX_DUAL:DRP42[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[4]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[4]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP42" title="GTX_DUAL:DRP42[10]">GTX_DUAL:DRP42[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[6]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP42" title="GTX_DUAL:DRP42[11]">GTX_DUAL:DRP42[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[7]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[7]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP42" title="GTX_DUAL:DRP42[13]">GTX_DUAL:DRP42[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[9]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP42" title="GTX_DUAL:DRP42[12]">GTX_DUAL:DRP42[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[8]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[8]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP42" title="GTX_DUAL:DRP42[14]">GTX_DUAL:DRP42[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[10]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP42" title="GTX_DUAL:DRP42[15]">GTX_DUAL:DRP42[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[11]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[11]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP43" title="GTX_DUAL:DRP43[1]">GTX_DUAL:DRP43[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[13]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP43" title="GTX_DUAL:DRP43[0]">GTX_DUAL:DRP43[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[12]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[12]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP43" title="GTX_DUAL:DRP43[2]">GTX_DUAL:DRP43[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[14]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP43" title="GTX_DUAL:DRP43[3]">GTX_DUAL:DRP43[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[15]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[15]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP43" title="GTX_DUAL:DRP43[5]">GTX_DUAL:DRP43[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[17]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[17]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP43" title="GTX_DUAL:DRP43[4]">GTX_DUAL:DRP43[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[16]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[16]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP43" title="GTX_DUAL:DRP43[6]">GTX_DUAL:DRP43[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[18]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[18]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP43" title="GTX_DUAL:DRP43[7]">GTX_DUAL:DRP43[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[19]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[19]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP43" title="GTX_DUAL:DRP43[9]">GTX_DUAL:DRP43[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[21]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[21]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP43" title="GTX_DUAL:DRP43[8]">GTX_DUAL:DRP43[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[20]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[20]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP43" title="GTX_DUAL:DRP43[10]">GTX_DUAL:DRP43[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[22]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[22]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP43" title="GTX_DUAL:DRP43[11]">GTX_DUAL:DRP43[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[23]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[23]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP43" title="GTX_DUAL:DRP43[13]">GTX_DUAL:DRP43[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[25]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[25]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP43" title="GTX_DUAL:DRP43[12]">GTX_DUAL:DRP43[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[24]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[24]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP43" title="GTX_DUAL:DRP43[14]">GTX_DUAL:DRP43[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[26]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[26]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP43" title="GTX_DUAL:DRP43[15]">GTX_DUAL:DRP43[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[27]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[27]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP44" title="GTX_DUAL:DRP44[1]">GTX_DUAL:DRP44[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[29]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[29]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP44" title="GTX_DUAL:DRP44[0]">GTX_DUAL:DRP44[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[28]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[28]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP44" title="GTX_DUAL:DRP44[2]">GTX_DUAL:DRP44[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[30]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[30]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP44" title="GTX_DUAL:DRP44[3]">GTX_DUAL:DRP44[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0" title="GTX_DUAL:PRBS_ERR_THRESHOLD_0[31]">GTX_DUAL:PRBS_ERR_THRESHOLD_0[31]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP44" title="GTX_DUAL:DRP44[5]">GTX_DUAL:DRP44[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[1]">GTX_DUAL:PMA_CDR_SCAN_0[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP44" title="GTX_DUAL:DRP44[4]">GTX_DUAL:DRP44[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[0]">GTX_DUAL:PMA_CDR_SCAN_0[0]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP44" title="GTX_DUAL:DRP44[6]">GTX_DUAL:DRP44[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[2]">GTX_DUAL:PMA_CDR_SCAN_0[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP44" title="GTX_DUAL:DRP44[7]">GTX_DUAL:DRP44[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[3]">GTX_DUAL:PMA_CDR_SCAN_0[3]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP44" title="GTX_DUAL:DRP44[9]">GTX_DUAL:DRP44[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[5]">GTX_DUAL:PMA_CDR_SCAN_0[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP44" title="GTX_DUAL:DRP44[8]">GTX_DUAL:DRP44[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[4]">GTX_DUAL:PMA_CDR_SCAN_0[4]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP44" title="GTX_DUAL:DRP44[10]">GTX_DUAL:DRP44[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[6]">GTX_DUAL:PMA_CDR_SCAN_0[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP44" title="GTX_DUAL:DRP44[11]">GTX_DUAL:DRP44[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[7]">GTX_DUAL:PMA_CDR_SCAN_0[7]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP44" title="GTX_DUAL:DRP44[13]">GTX_DUAL:DRP44[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[9]">GTX_DUAL:PMA_CDR_SCAN_0[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP44" title="GTX_DUAL:DRP44[12]">GTX_DUAL:DRP44[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[8]">GTX_DUAL:PMA_CDR_SCAN_0[8]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP44" title="GTX_DUAL:DRP44[14]">GTX_DUAL:DRP44[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[10]">GTX_DUAL:PMA_CDR_SCAN_0[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP44" title="GTX_DUAL:DRP44[15]">GTX_DUAL:DRP44[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[11]">GTX_DUAL:PMA_CDR_SCAN_0[11]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP45" title="GTX_DUAL:DRP45[1]">GTX_DUAL:DRP45[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[13]">GTX_DUAL:PMA_CDR_SCAN_0[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP45" title="GTX_DUAL:DRP45[0]">GTX_DUAL:DRP45[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[12]">GTX_DUAL:PMA_CDR_SCAN_0[12]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP45" title="GTX_DUAL:DRP45[2]">GTX_DUAL:DRP45[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[14]">GTX_DUAL:PMA_CDR_SCAN_0[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP45" title="GTX_DUAL:DRP45[3]">GTX_DUAL:DRP45[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[15]">GTX_DUAL:PMA_CDR_SCAN_0[15]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP45" title="GTX_DUAL:DRP45[5]">GTX_DUAL:DRP45[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[17]">GTX_DUAL:PMA_CDR_SCAN_0[17]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP45" title="GTX_DUAL:DRP45[4]">GTX_DUAL:DRP45[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[16]">GTX_DUAL:PMA_CDR_SCAN_0[16]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP45" title="GTX_DUAL:DRP45[6]">GTX_DUAL:DRP45[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[18]">GTX_DUAL:PMA_CDR_SCAN_0[18]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP45" title="GTX_DUAL:DRP45[7]">GTX_DUAL:DRP45[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[19]">GTX_DUAL:PMA_CDR_SCAN_0[19]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP45" title="GTX_DUAL:DRP45[9]">GTX_DUAL:DRP45[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[21]">GTX_DUAL:PMA_CDR_SCAN_0[21]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP45" title="GTX_DUAL:DRP45[8]">GTX_DUAL:DRP45[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[20]">GTX_DUAL:PMA_CDR_SCAN_0[20]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP45" title="GTX_DUAL:DRP45[10]">GTX_DUAL:DRP45[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[22]">GTX_DUAL:PMA_CDR_SCAN_0[22]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP45" title="GTX_DUAL:DRP45[11]">GTX_DUAL:DRP45[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[23]">GTX_DUAL:PMA_CDR_SCAN_0[23]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP45" title="GTX_DUAL:DRP45[13]">GTX_DUAL:DRP45[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[25]">GTX_DUAL:PMA_CDR_SCAN_0[25]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP45" title="GTX_DUAL:DRP45[12]">GTX_DUAL:DRP45[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[24]">GTX_DUAL:PMA_CDR_SCAN_0[24]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP45" title="GTX_DUAL:DRP45[14]">GTX_DUAL:DRP45[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0" title="GTX_DUAL:PMA_CDR_SCAN_0[26]">GTX_DUAL:PMA_CDR_SCAN_0[26]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP45" title="GTX_DUAL:DRP45[15]">GTX_DUAL:DRP45[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_TXDIVSEL_OUT_0" title="GTX_DUAL:PLL_TXDIVSEL_OUT_0[0]">GTX_DUAL:PLL_TXDIVSEL_OUT_0[0]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP46" title="GTX_DUAL:DRP46[1]">GTX_DUAL:DRP46[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_SATA_0" title="GTX_DUAL:PLL_SATA_0">GTX_DUAL:PLL_SATA_0</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP46" title="GTX_DUAL:DRP46[0]">GTX_DUAL:DRP46[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_TXDIVSEL_OUT_0" title="GTX_DUAL:PLL_TXDIVSEL_OUT_0[1]">GTX_DUAL:PLL_TXDIVSEL_OUT_0[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP46" title="GTX_DUAL:DRP46[2]">GTX_DUAL:DRP46[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_RXDIVSEL_OUT_0" title="GTX_DUAL:PLL_RXDIVSEL_OUT_0[0]">GTX_DUAL:PLL_RXDIVSEL_OUT_0[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP46" title="GTX_DUAL:DRP46[3]">GTX_DUAL:DRP46[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_RXDIVSEL_OUT_0" title="GTX_DUAL:PLL_RXDIVSEL_OUT_0[1]">GTX_DUAL:PLL_RXDIVSEL_OUT_0[1]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP46" title="GTX_DUAL:DRP46[5]">GTX_DUAL:DRP46[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_0" title="GTX_DUAL:PCOMMA_10B_VALUE_0[0]">GTX_DUAL:PCOMMA_10B_VALUE_0[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP46" title="GTX_DUAL:DRP46[4]">GTX_DUAL:DRP46[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_DETECT_0" title="GTX_DUAL:PCOMMA_DETECT_0">GTX_DUAL:PCOMMA_DETECT_0</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP46" title="GTX_DUAL:DRP46[6]">GTX_DUAL:DRP46[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_0" title="GTX_DUAL:PCOMMA_10B_VALUE_0[1]">GTX_DUAL:PCOMMA_10B_VALUE_0[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP46" title="GTX_DUAL:DRP46[7]">GTX_DUAL:DRP46[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_0" title="GTX_DUAL:PCOMMA_10B_VALUE_0[2]">GTX_DUAL:PCOMMA_10B_VALUE_0[2]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP46" title="GTX_DUAL:DRP46[9]">GTX_DUAL:DRP46[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_0" title="GTX_DUAL:PCOMMA_10B_VALUE_0[4]">GTX_DUAL:PCOMMA_10B_VALUE_0[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP46" title="GTX_DUAL:DRP46[8]">GTX_DUAL:DRP46[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_0" title="GTX_DUAL:PCOMMA_10B_VALUE_0[3]">GTX_DUAL:PCOMMA_10B_VALUE_0[3]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP46" title="GTX_DUAL:DRP46[10]">GTX_DUAL:DRP46[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_0" title="GTX_DUAL:PCOMMA_10B_VALUE_0[5]">GTX_DUAL:PCOMMA_10B_VALUE_0[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP46" title="GTX_DUAL:DRP46[11]">GTX_DUAL:DRP46[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_0" title="GTX_DUAL:PCOMMA_10B_VALUE_0[6]">GTX_DUAL:PCOMMA_10B_VALUE_0[6]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP46" title="GTX_DUAL:DRP46[13]">GTX_DUAL:DRP46[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_0" title="GTX_DUAL:PCOMMA_10B_VALUE_0[8]">GTX_DUAL:PCOMMA_10B_VALUE_0[8]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP46" title="GTX_DUAL:DRP46[12]">GTX_DUAL:DRP46[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_0" title="GTX_DUAL:PCOMMA_10B_VALUE_0[7]">GTX_DUAL:PCOMMA_10B_VALUE_0[7]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP46" title="GTX_DUAL:DRP46[14]">GTX_DUAL:DRP46[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_0" title="GTX_DUAL:PCOMMA_10B_VALUE_0[9]">GTX_DUAL:PCOMMA_10B_VALUE_0[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP46" title="GTX_DUAL:DRP46[15]">GTX_DUAL:DRP46[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PCI_EXPRESS_MODE_0" title="GTX_DUAL:PCI_EXPRESS_MODE_0">GTX_DUAL:PCI_EXPRESS_MODE_0</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_0[8]">GTX_DUAL:CHAN_BOND_SEQ_2_3_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP47" title="GTX_DUAL:DRP47[1]">GTX_DUAL:DRP47[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP47" title="GTX_DUAL:DRP47[0]">GTX_DUAL:DRP47[0]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_0[7]">GTX_DUAL:CHAN_BOND_SEQ_2_3_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP47" title="GTX_DUAL:DRP47[2]">GTX_DUAL:DRP47[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_0[6]">GTX_DUAL:CHAN_BOND_SEQ_2_3_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP47" title="GTX_DUAL:DRP47[3]">GTX_DUAL:DRP47[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_0[4]">GTX_DUAL:CHAN_BOND_SEQ_2_3_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP47" title="GTX_DUAL:DRP47[5]">GTX_DUAL:DRP47[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_0[5]">GTX_DUAL:CHAN_BOND_SEQ_2_3_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP47" title="GTX_DUAL:DRP47[4]">GTX_DUAL:DRP47[4]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_0[3]">GTX_DUAL:CHAN_BOND_SEQ_2_3_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP47" title="GTX_DUAL:DRP47[6]">GTX_DUAL:DRP47[6]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_0[2]">GTX_DUAL:CHAN_BOND_SEQ_2_3_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP47" title="GTX_DUAL:DRP47[7]">GTX_DUAL:DRP47[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_0[0]">GTX_DUAL:CHAN_BOND_SEQ_2_3_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP47" title="GTX_DUAL:DRP47[9]">GTX_DUAL:DRP47[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_3_0[1]">GTX_DUAL:CHAN_BOND_SEQ_2_3_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP47" title="GTX_DUAL:DRP47[8]">GTX_DUAL:DRP47[8]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_0[9]">GTX_DUAL:CHAN_BOND_SEQ_2_4_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP47" title="GTX_DUAL:DRP47[10]">GTX_DUAL:DRP47[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_0[8]">GTX_DUAL:CHAN_BOND_SEQ_2_4_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP47" title="GTX_DUAL:DRP47[11]">GTX_DUAL:DRP47[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_0[6]">GTX_DUAL:CHAN_BOND_SEQ_2_4_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP47" title="GTX_DUAL:DRP47[13]">GTX_DUAL:DRP47[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_0[7]">GTX_DUAL:CHAN_BOND_SEQ_2_4_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP47" title="GTX_DUAL:DRP47[12]">GTX_DUAL:DRP47[12]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_0[5]">GTX_DUAL:CHAN_BOND_SEQ_2_4_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP47" title="GTX_DUAL:DRP47[14]">GTX_DUAL:DRP47[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_0[4]">GTX_DUAL:CHAN_BOND_SEQ_2_4_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP47" title="GTX_DUAL:DRP47[15]">GTX_DUAL:DRP47[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX bittile 14</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_0[2]">GTX_DUAL:CHAN_BOND_SEQ_2_4_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP48" title="GTX_DUAL:DRP48[1]">GTX_DUAL:DRP48[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_0[3]">GTX_DUAL:CHAN_BOND_SEQ_2_4_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP48" title="GTX_DUAL:DRP48[0]">GTX_DUAL:DRP48[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_0[1]">GTX_DUAL:CHAN_BOND_SEQ_2_4_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP48" title="GTX_DUAL:DRP48[2]">GTX_DUAL:DRP48[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_0" title="GTX_DUAL:CHAN_BOND_SEQ_2_4_0[0]">GTX_DUAL:CHAN_BOND_SEQ_2_4_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP48" title="GTX_DUAL:DRP48[3]">GTX_DUAL:DRP48[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP48" title="GTX_DUAL:DRP48[5]">GTX_DUAL:DRP48[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[7]">GTX_DUAL:PMA_RX_CFG_0[7]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP48" title="GTX_DUAL:DRP48[4]">GTX_DUAL:DRP48[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[6]">GTX_DUAL:PMA_RX_CFG_0[6]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP48" title="GTX_DUAL:DRP48[6]">GTX_DUAL:DRP48[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[8]">GTX_DUAL:PMA_RX_CFG_0[8]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP48" title="GTX_DUAL:DRP48[7]">GTX_DUAL:DRP48[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[9]">GTX_DUAL:PMA_RX_CFG_0[9]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP48" title="GTX_DUAL:DRP48[9]">GTX_DUAL:DRP48[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[23]">GTX_DUAL:PMA_RX_CFG_1[23]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP48" title="GTX_DUAL:DRP48[8]">GTX_DUAL:DRP48[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[10]">GTX_DUAL:PMA_RX_CFG_0[10]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP48" title="GTX_DUAL:DRP48[10]">GTX_DUAL:DRP48[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[2]">GTX_DUAL:PMA_RX_CFG_0[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP48" title="GTX_DUAL:DRP48[11]">GTX_DUAL:DRP48[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[3]">GTX_DUAL:PMA_RX_CFG_0[3]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP48" title="GTX_DUAL:DRP48[13]">GTX_DUAL:DRP48[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[5]">GTX_DUAL:PMA_RX_CFG_0[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP48" title="GTX_DUAL:DRP48[12]">GTX_DUAL:DRP48[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[4]">GTX_DUAL:PMA_RX_CFG_0[4]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP48" title="GTX_DUAL:DRP48[14]">GTX_DUAL:DRP48[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_CDR_FORCE_ROTATE_0" title="GTX_DUAL:RX_CDR_FORCE_ROTATE_0">GTX_DUAL:RX_CDR_FORCE_ROTATE_0</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP48" title="GTX_DUAL:DRP48[15]">GTX_DUAL:DRP48[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[13]">GTX_DUAL:PMA_RX_CFG_0[13]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP49" title="GTX_DUAL:DRP49[1]">GTX_DUAL:DRP49[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[15]">GTX_DUAL:PMA_RX_CFG_0[15]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP49" title="GTX_DUAL:DRP49[0]">GTX_DUAL:DRP49[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[14]">GTX_DUAL:PMA_RX_CFG_0[14]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP49" title="GTX_DUAL:DRP49[2]">GTX_DUAL:DRP49[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[16]">GTX_DUAL:PMA_RX_CFG_0[16]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP49" title="GTX_DUAL:DRP49[3]">GTX_DUAL:DRP49[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[17]">GTX_DUAL:PMA_RX_CFG_0[17]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP49" title="GTX_DUAL:DRP49[5]">GTX_DUAL:DRP49[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[19]">GTX_DUAL:PMA_RX_CFG_0[19]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP49" title="GTX_DUAL:DRP49[4]">GTX_DUAL:DRP49[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[18]">GTX_DUAL:PMA_RX_CFG_0[18]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP49" title="GTX_DUAL:DRP49[6]">GTX_DUAL:DRP49[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[20]">GTX_DUAL:PMA_RX_CFG_0[20]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP49" title="GTX_DUAL:DRP49[7]">GTX_DUAL:DRP49[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[21]">GTX_DUAL:PMA_RX_CFG_0[21]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP49" title="GTX_DUAL:DRP49[9]">GTX_DUAL:DRP49[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[11]">GTX_DUAL:PMA_RX_CFG_1[11]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP49" title="GTX_DUAL:DRP49[8]">GTX_DUAL:DRP49[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0" title="GTX_DUAL:PMA_RX_CFG_0[22]">GTX_DUAL:PMA_RX_CFG_0[22]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP49" title="GTX_DUAL:DRP49[10]">GTX_DUAL:DRP49[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[0]">GTX_DUAL:PMA_RX_CFG_1[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP49" title="GTX_DUAL:DRP49[11]">GTX_DUAL:DRP49[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[1]">GTX_DUAL:PMA_RX_CFG_1[1]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP49" title="GTX_DUAL:DRP49[13]">GTX_DUAL:DRP49[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[12]">GTX_DUAL:PMA_RX_CFG_1[12]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP49" title="GTX_DUAL:DRP49[12]">GTX_DUAL:DRP49[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1" title="GTX_DUAL:PMA_RX_CFG_1[24]">GTX_DUAL:PMA_RX_CFG_1[24]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:AC_CAP_DIS_0" title="GTX_DUAL:AC_CAP_DIS_0">GTX_DUAL:AC_CAP_DIS_0</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP49" title="GTX_DUAL:DRP49[14]">GTX_DUAL:DRP49[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP49" title="GTX_DUAL:DRP49[15]">GTX_DUAL:DRP49[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4A" title="GTX_DUAL:DRP4A[1]">GTX_DUAL:DRP4A[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RCV_TERM_VTTRX_0" title="GTX_DUAL:RCV_TERM_VTTRX_0">GTX_DUAL:RCV_TERM_VTTRX_0</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4A" title="GTX_DUAL:DRP4A[0]">GTX_DUAL:DRP4A[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RCV_TERM_GND_0" title="GTX_DUAL:RCV_TERM_GND_0">GTX_DUAL:RCV_TERM_GND_0</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4A" title="GTX_DUAL:DRP4A[2]">GTX_DUAL:DRP4A[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[27]">GTX_DUAL:PMA_COM_CFG[27]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4A" title="GTX_DUAL:DRP4A[3]">GTX_DUAL:DRP4A[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[28]">GTX_DUAL:PMA_COM_CFG[28]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4A" title="GTX_DUAL:DRP4A[5]">GTX_DUAL:DRP4A[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[30]">GTX_DUAL:PMA_COM_CFG[30]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4A" title="GTX_DUAL:DRP4A[4]">GTX_DUAL:DRP4A[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[29]">GTX_DUAL:PMA_COM_CFG[29]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4A" title="GTX_DUAL:DRP4A[6]">GTX_DUAL:DRP4A[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[31]">GTX_DUAL:PMA_COM_CFG[31]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4A" title="GTX_DUAL:DRP4A[7]">GTX_DUAL:DRP4A[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG" title="GTX_DUAL:PMA_COM_CFG[20]">GTX_DUAL:PMA_COM_CFG[20]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4A" title="GTX_DUAL:DRP4A[9]">GTX_DUAL:DRP4A[9]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4A" title="GTX_DUAL:DRP4A[8]">GTX_DUAL:DRP4A[8]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4A" title="GTX_DUAL:DRP4A[10]">GTX_DUAL:DRP4A[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_STARTUP_EN" title="GTX_DUAL:PLL_STARTUP_EN">GTX_DUAL:PLL_STARTUP_EN</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4A" title="GTX_DUAL:DRP4A[11]">GTX_DUAL:DRP4A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4A" title="GTX_DUAL:DRP4A[13]">GTX_DUAL:DRP4A[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4A" title="GTX_DUAL:DRP4A[12]">GTX_DUAL:DRP4A[12]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4A" title="GTX_DUAL:DRP4A[14]">GTX_DUAL:DRP4A[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_TDCC_CFG" title="GTX_DUAL:PLL_TDCC_CFG[1]">GTX_DUAL:PLL_TDCC_CFG[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4A" title="GTX_DUAL:DRP4A[15]">GTX_DUAL:DRP4A[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_TDCC_CFG" title="GTX_DUAL:PLL_TDCC_CFG[0]">GTX_DUAL:PLL_TDCC_CFG[0]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4B" title="GTX_DUAL:DRP4B[1]">GTX_DUAL:DRP4B[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4B" title="GTX_DUAL:DRP4B[0]">GTX_DUAL:DRP4B[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PLL_TDCC_CFG" title="GTX_DUAL:PLL_TDCC_CFG[2]">GTX_DUAL:PLL_TDCC_CFG[2]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4B" title="GTX_DUAL:DRP4B[2]">GTX_DUAL:DRP4B[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4B" title="GTX_DUAL:DRP4B[3]">GTX_DUAL:DRP4B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4B" title="GTX_DUAL:DRP4B[5]">GTX_DUAL:DRP4B[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4B" title="GTX_DUAL:DRP4B[4]">GTX_DUAL:DRP4B[4]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4B" title="GTX_DUAL:DRP4B[6]">GTX_DUAL:DRP4B[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_IDLE_DELAY_0" title="GTX_DUAL:TX_IDLE_DELAY_0[0]">GTX_DUAL:TX_IDLE_DELAY_0[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4B" title="GTX_DUAL:DRP4B[7]">GTX_DUAL:DRP4B[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_IDLE_DELAY_0" title="GTX_DUAL:TX_IDLE_DELAY_0[1]">GTX_DUAL:TX_IDLE_DELAY_0[1]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4B" title="GTX_DUAL:DRP4B[9]">GTX_DUAL:DRP4B[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RXSYNC_CFG_0" title="GTX_DUAL:PMA_RXSYNC_CFG_0[0]">GTX_DUAL:PMA_RXSYNC_CFG_0[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4B" title="GTX_DUAL:DRP4B[8]">GTX_DUAL:DRP4B[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TX_IDLE_DELAY_0" title="GTX_DUAL:TX_IDLE_DELAY_0[2]">GTX_DUAL:TX_IDLE_DELAY_0[2]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4B" title="GTX_DUAL:DRP4B[10]">GTX_DUAL:DRP4B[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RXSYNC_CFG_0" title="GTX_DUAL:PMA_RXSYNC_CFG_0[1]">GTX_DUAL:PMA_RXSYNC_CFG_0[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4B" title="GTX_DUAL:DRP4B[11]">GTX_DUAL:DRP4B[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RXSYNC_CFG_0" title="GTX_DUAL:PMA_RXSYNC_CFG_0[2]">GTX_DUAL:PMA_RXSYNC_CFG_0[2]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4B" title="GTX_DUAL:DRP4B[13]">GTX_DUAL:DRP4B[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RXSYNC_CFG_0" title="GTX_DUAL:PMA_RXSYNC_CFG_0[4]">GTX_DUAL:PMA_RXSYNC_CFG_0[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4B" title="GTX_DUAL:DRP4B[12]">GTX_DUAL:DRP4B[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RXSYNC_CFG_0" title="GTX_DUAL:PMA_RXSYNC_CFG_0[3]">GTX_DUAL:PMA_RXSYNC_CFG_0[3]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4B" title="GTX_DUAL:DRP4B[14]">GTX_DUAL:DRP4B[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RXSYNC_CFG_0" title="GTX_DUAL:PMA_RXSYNC_CFG_0[5]">GTX_DUAL:PMA_RXSYNC_CFG_0[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4B" title="GTX_DUAL:DRP4B[15]">GTX_DUAL:DRP4B[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_RXSYNC_CFG_0" title="GTX_DUAL:PMA_RXSYNC_CFG_0[6]">GTX_DUAL:PMA_RXSYNC_CFG_0[6]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4C" title="GTX_DUAL:DRP4C[1]">GTX_DUAL:DRP4C[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_EN_IDLE_HOLD_DFE_0" title="GTX_DUAL:RX_EN_IDLE_HOLD_DFE_0">GTX_DUAL:RX_EN_IDLE_HOLD_DFE_0</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4C" title="GTX_DUAL:DRP4C[0]">GTX_DUAL:DRP4C[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4C" title="GTX_DUAL:DRP4C[2]">GTX_DUAL:DRP4C[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4C" title="GTX_DUAL:DRP4C[3]">GTX_DUAL:DRP4C[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_EN_IDLE_RESET_BUF_0" title="GTX_DUAL:RX_EN_IDLE_RESET_BUF_0">GTX_DUAL:RX_EN_IDLE_RESET_BUF_0</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4C" title="GTX_DUAL:DRP4C[5]">GTX_DUAL:DRP4C[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4C" title="GTX_DUAL:DRP4C[4]">GTX_DUAL:DRP4C[4]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4C" title="GTX_DUAL:DRP4C[6]">GTX_DUAL:DRP4C[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_IDLE_HI_CNT_0" title="GTX_DUAL:RX_IDLE_HI_CNT_0[0]">GTX_DUAL:RX_IDLE_HI_CNT_0[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4C" title="GTX_DUAL:DRP4C[7]">GTX_DUAL:DRP4C[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_IDLE_HI_CNT_0" title="GTX_DUAL:RX_IDLE_HI_CNT_0[1]">GTX_DUAL:RX_IDLE_HI_CNT_0[1]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4C" title="GTX_DUAL:DRP4C[9]">GTX_DUAL:DRP4C[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_IDLE_HI_CNT_0" title="GTX_DUAL:RX_IDLE_HI_CNT_0[3]">GTX_DUAL:RX_IDLE_HI_CNT_0[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4C" title="GTX_DUAL:DRP4C[8]">GTX_DUAL:DRP4C[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_IDLE_HI_CNT_0" title="GTX_DUAL:RX_IDLE_HI_CNT_0[2]">GTX_DUAL:RX_IDLE_HI_CNT_0[2]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4C" title="GTX_DUAL:DRP4C[10]">GTX_DUAL:DRP4C[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4C" title="GTX_DUAL:DRP4C[11]">GTX_DUAL:DRP4C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4C" title="GTX_DUAL:DRP4C[13]">GTX_DUAL:DRP4C[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_IDLE_LO_CNT_0" title="GTX_DUAL:RX_IDLE_LO_CNT_0[1]">GTX_DUAL:RX_IDLE_LO_CNT_0[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4C" title="GTX_DUAL:DRP4C[12]">GTX_DUAL:DRP4C[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_IDLE_LO_CNT_0" title="GTX_DUAL:RX_IDLE_LO_CNT_0[0]">GTX_DUAL:RX_IDLE_LO_CNT_0[0]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4C" title="GTX_DUAL:DRP4C[14]">GTX_DUAL:DRP4C[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_IDLE_LO_CNT_0" title="GTX_DUAL:RX_IDLE_LO_CNT_0[2]">GTX_DUAL:RX_IDLE_LO_CNT_0[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4C" title="GTX_DUAL:DRP4C[15]">GTX_DUAL:DRP4C[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RX_IDLE_LO_CNT_0" title="GTX_DUAL:RX_IDLE_LO_CNT_0[3]">GTX_DUAL:RX_IDLE_LO_CNT_0[3]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CB2_INH_CC_PERIOD_0" title="GTX_DUAL:CB2_INH_CC_PERIOD_0[1]">GTX_DUAL:CB2_INH_CC_PERIOD_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4D" title="GTX_DUAL:DRP4D[1]">GTX_DUAL:DRP4D[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CB2_INH_CC_PERIOD_0" title="GTX_DUAL:CB2_INH_CC_PERIOD_0[0]">GTX_DUAL:CB2_INH_CC_PERIOD_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4D" title="GTX_DUAL:DRP4D[0]">GTX_DUAL:DRP4D[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CB2_INH_CC_PERIOD_0" title="GTX_DUAL:CB2_INH_CC_PERIOD_0[2]">GTX_DUAL:CB2_INH_CC_PERIOD_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4D" title="GTX_DUAL:DRP4D[2]">GTX_DUAL:DRP4D[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CB2_INH_CC_PERIOD_0" title="GTX_DUAL:CB2_INH_CC_PERIOD_0[3]">GTX_DUAL:CB2_INH_CC_PERIOD_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4D" title="GTX_DUAL:DRP4D[3]">GTX_DUAL:DRP4D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4D" title="GTX_DUAL:DRP4D[5]">GTX_DUAL:DRP4D[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:GEARBOX_ENDEC_0" title="GTX_DUAL:GEARBOX_ENDEC_0[0]">GTX_DUAL:GEARBOX_ENDEC_0[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_KEEP_ALIGN_0" title="GTX_DUAL:CHAN_BOND_KEEP_ALIGN_0">GTX_DUAL:CHAN_BOND_KEEP_ALIGN_0</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4D" title="GTX_DUAL:DRP4D[4]">GTX_DUAL:DRP4D[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4D" title="GTX_DUAL:DRP4D[6]">GTX_DUAL:DRP4D[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:GEARBOX_ENDEC_0" title="GTX_DUAL:GEARBOX_ENDEC_0[1]">GTX_DUAL:GEARBOX_ENDEC_0[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4D" title="GTX_DUAL:DRP4D[7]">GTX_DUAL:DRP4D[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:GEARBOX_ENDEC_0" title="GTX_DUAL:GEARBOX_ENDEC_0[2]">GTX_DUAL:GEARBOX_ENDEC_0[2]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4D" title="GTX_DUAL:DRP4D[9]">GTX_DUAL:DRP4D[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:TXGEARBOX_USE_0" title="GTX_DUAL:TXGEARBOX_USE_0">GTX_DUAL:TXGEARBOX_USE_0</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4D" title="GTX_DUAL:DRP4D[8]">GTX_DUAL:DRP4D[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:RXGEARBOX_USE_0" title="GTX_DUAL:RXGEARBOX_USE_0">GTX_DUAL:RXGEARBOX_USE_0</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_0" title="GTX_DUAL:DFE_CFG_0[0]">GTX_DUAL:DFE_CFG_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4D" title="GTX_DUAL:DRP4D[10]">GTX_DUAL:DRP4D[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_0" title="GTX_DUAL:DFE_CFG_0[1]">GTX_DUAL:DFE_CFG_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4D" title="GTX_DUAL:DRP4D[11]">GTX_DUAL:DRP4D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_0" title="GTX_DUAL:DFE_CFG_0[3]">GTX_DUAL:DFE_CFG_0[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4D" title="GTX_DUAL:DRP4D[13]">GTX_DUAL:DRP4D[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_0" title="GTX_DUAL:DFE_CFG_0[2]">GTX_DUAL:DFE_CFG_0[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4D" title="GTX_DUAL:DRP4D[12]">GTX_DUAL:DRP4D[12]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_0" title="GTX_DUAL:DFE_CFG_0[4]">GTX_DUAL:DFE_CFG_0[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4D" title="GTX_DUAL:DRP4D[14]">GTX_DUAL:DRP4D[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_0" title="GTX_DUAL:DFE_CFG_0[5]">GTX_DUAL:DFE_CFG_0[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4D" title="GTX_DUAL:DRP4D[15]">GTX_DUAL:DRP4D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_0" title="GTX_DUAL:DFE_CFG_0[7]">GTX_DUAL:DFE_CFG_0[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4E" title="GTX_DUAL:DRP4E[1]">GTX_DUAL:DRP4E[1]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_0" title="GTX_DUAL:DFE_CFG_0[6]">GTX_DUAL:DFE_CFG_0[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4E" title="GTX_DUAL:DRP4E[0]">GTX_DUAL:DRP4E[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_0" title="GTX_DUAL:DFE_CFG_0[8]">GTX_DUAL:DFE_CFG_0[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4E" title="GTX_DUAL:DRP4E[2]">GTX_DUAL:DRP4E[2]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DFE_CFG_0" title="GTX_DUAL:DFE_CFG_0[9]">GTX_DUAL:DFE_CFG_0[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4E" title="GTX_DUAL:DRP4E[3]">GTX_DUAL:DRP4E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CM_TRIM_0" title="GTX_DUAL:CM_TRIM_0[1]">GTX_DUAL:CM_TRIM_0[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4E" title="GTX_DUAL:DRP4E[5]">GTX_DUAL:DRP4E[5]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:CM_TRIM_0" title="GTX_DUAL:CM_TRIM_0[0]">GTX_DUAL:CM_TRIM_0[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4E" title="GTX_DUAL:DRP4E[4]">GTX_DUAL:DRP4E[4]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4E" title="GTX_DUAL:DRP4E[6]">GTX_DUAL:DRP4E[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[0]">GTX_DUAL:PMA_TX_CFG_0[0]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4E" title="GTX_DUAL:DRP4E[7]">GTX_DUAL:DRP4E[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[1]">GTX_DUAL:PMA_TX_CFG_0[1]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4E" title="GTX_DUAL:DRP4E[9]">GTX_DUAL:DRP4E[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[3]">GTX_DUAL:PMA_TX_CFG_0[3]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4E" title="GTX_DUAL:DRP4E[8]">GTX_DUAL:DRP4E[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[2]">GTX_DUAL:PMA_TX_CFG_0[2]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4E" title="GTX_DUAL:DRP4E[10]">GTX_DUAL:DRP4E[10]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[4]">GTX_DUAL:PMA_TX_CFG_0[4]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4E" title="GTX_DUAL:DRP4E[11]">GTX_DUAL:DRP4E[11]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[5]">GTX_DUAL:PMA_TX_CFG_0[5]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4E" title="GTX_DUAL:DRP4E[13]">GTX_DUAL:DRP4E[13]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[7]">GTX_DUAL:PMA_TX_CFG_0[7]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4E" title="GTX_DUAL:DRP4E[12]">GTX_DUAL:DRP4E[12]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[6]">GTX_DUAL:PMA_TX_CFG_0[6]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4E" title="GTX_DUAL:DRP4E[14]">GTX_DUAL:DRP4E[14]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[8]">GTX_DUAL:PMA_TX_CFG_0[8]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4E" title="GTX_DUAL:DRP4E[15]">GTX_DUAL:DRP4E[15]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[9]">GTX_DUAL:PMA_TX_CFG_0[9]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4F" title="GTX_DUAL:DRP4F[1]">GTX_DUAL:DRP4F[1]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[11]">GTX_DUAL:PMA_TX_CFG_0[11]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4F" title="GTX_DUAL:DRP4F[0]">GTX_DUAL:DRP4F[0]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[10]">GTX_DUAL:PMA_TX_CFG_0[10]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4F" title="GTX_DUAL:DRP4F[2]">GTX_DUAL:DRP4F[2]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[12]">GTX_DUAL:PMA_TX_CFG_0[12]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4F" title="GTX_DUAL:DRP4F[3]">GTX_DUAL:DRP4F[3]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[13]">GTX_DUAL:PMA_TX_CFG_0[13]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4F" title="GTX_DUAL:DRP4F[5]">GTX_DUAL:DRP4F[5]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[15]">GTX_DUAL:PMA_TX_CFG_0[15]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4F" title="GTX_DUAL:DRP4F[4]">GTX_DUAL:DRP4F[4]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[14]">GTX_DUAL:PMA_TX_CFG_0[14]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4F" title="GTX_DUAL:DRP4F[6]">GTX_DUAL:DRP4F[6]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[16]">GTX_DUAL:PMA_TX_CFG_0[16]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4F" title="GTX_DUAL:DRP4F[7]">GTX_DUAL:DRP4F[7]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[17]">GTX_DUAL:PMA_TX_CFG_0[17]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4F" title="GTX_DUAL:DRP4F[9]">GTX_DUAL:DRP4F[9]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[19]">GTX_DUAL:PMA_TX_CFG_0[19]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4F" title="GTX_DUAL:DRP4F[8]">GTX_DUAL:DRP4F[8]</a><br><a href="#bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0" title="GTX_DUAL:PMA_TX_CFG_0[18]">GTX_DUAL:PMA_TX_CFG_0[18]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4F" title="GTX_DUAL:DRP4F[10]">GTX_DUAL:DRP4F[10]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4F" title="GTX_DUAL:DRP4F[11]">GTX_DUAL:DRP4F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4F" title="GTX_DUAL:DRP4F[13]">GTX_DUAL:DRP4F[13]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4F" title="GTX_DUAL:DRP4F[12]">GTX_DUAL:DRP4F[12]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4F" title="GTX_DUAL:DRP4F[14]">GTX_DUAL:DRP4F[14]</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:DRP4F" title="GTX_DUAL:DRP4F[15]">GTX_DUAL:DRP4F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">GTX bittile 15</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 16</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[0]">CRC32_3:CRC_INIT[0]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[1]">CRC32_3:CRC_INIT[1]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[2]">CRC32_3:CRC_INIT[2]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[3]">CRC32_3:CRC_INIT[3]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[4]">CRC32_3:CRC_INIT[4]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[5]">CRC32_3:CRC_INIT[5]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[6]">CRC32_3:CRC_INIT[6]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[7]">CRC32_3:CRC_INIT[7]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[8]">CRC32_3:CRC_INIT[8]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[9]">CRC32_3:CRC_INIT[9]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[10]">CRC32_3:CRC_INIT[10]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[11]">CRC32_3:CRC_INIT[11]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">GTX bittile 17</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[12]">CRC32_3:CRC_INIT[12]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[13]">CRC32_3:CRC_INIT[13]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[14]">CRC32_3:CRC_INIT[14]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[15]">CRC32_3:CRC_INIT[15]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[16]">CRC32_3:CRC_INIT[16]</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[17]">CRC32_3:CRC_INIT[17]</a></td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[18]">CRC32_3:CRC_INIT[18]</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[19]">CRC32_3:CRC_INIT[19]</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[20]">CRC32_3:CRC_INIT[20]</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[21]">CRC32_3:CRC_INIT[21]</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[22]">CRC32_3:CRC_INIT[22]</a></td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[23]">CRC32_3:CRC_INIT[23]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[24]">CRC32_3:CRC_INIT[24]</a></td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[25]">CRC32_3:CRC_INIT[25]</a></td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[26]">CRC32_3:CRC_INIT[26]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[27]">CRC32_3:CRC_INIT[27]</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[28]">CRC32_3:CRC_INIT[28]</a></td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[29]">CRC32_3:CRC_INIT[29]</a></td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[30]">CRC32_3:CRC_INIT[30]</a></td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:CRC_INIT" title="CRC32_3:CRC_INIT[31]">CRC32_3:CRC_INIT[31]</a></td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:ENABLE64" title="CRC32_3:ENABLE64">CRC32_3:ENABLE64</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">GTX bittile 18</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">GTX bittile 19</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="30">GTX bittile 20</th></tr><tr><th rowspan="2">Row</th><th colspan="29">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:USRCLK1" title="GTX_DUAL:USRCLK1">GTX_DUAL:USRCLK1</a></td><td><a href="#bits-xc5v-GTX-CRC32_1:INV.CRCCLK" title="~CRC32_1:INV.CRCCLK">~CRC32_1:INV.CRCCLK</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:INV.TXUSRCLK21" title="GTX_DUAL:INV.TXUSRCLK21">GTX_DUAL:INV.TXUSRCLK21</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:INV.RXUSRCLK21" title="GTX_DUAL:INV.RXUSRCLK21">GTX_DUAL:INV.RXUSRCLK21</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:INV.RXUSRCLK0" title="GTX_DUAL:INV.RXUSRCLK0">GTX_DUAL:INV.RXUSRCLK0</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:INV.TXUSRCLK0" title="GTX_DUAL:INV.TXUSRCLK0">GTX_DUAL:INV.TXUSRCLK0</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:ENABLE" title="GTX_DUAL:ENABLE">GTX_DUAL:ENABLE</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_3:INV.CRCCLK" title="~CRC32_3:INV.CRCCLK">~CRC32_3:INV.CRCCLK</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:INV.DCLK" title="GTX_DUAL:INV.DCLK">GTX_DUAL:INV.DCLK</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:INV.TXUSRCLK1" title="GTX_DUAL:INV.TXUSRCLK1">GTX_DUAL:INV.TXUSRCLK1</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:INV.RXUSRCLK1" title="GTX_DUAL:INV.RXUSRCLK1">GTX_DUAL:INV.RXUSRCLK1</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:INV.RXUSRCLK20" title="GTX_DUAL:INV.RXUSRCLK20">GTX_DUAL:INV.RXUSRCLK20</a></td><td><a href="#bits-xc5v-GTX-GTX_DUAL:INV.TXUSRCLK20" title="GTX_DUAL:INV.TXUSRCLK20">GTX_DUAL:INV.TXUSRCLK20</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-CRC32_2:INV.CRCCLK" title="~CRC32_2:INV.CRCCLK">~CRC32_2:INV.CRCCLK</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-GTX-GTX_DUAL:USRCLK0" title="GTX_DUAL:USRCLK0">GTX_DUAL:USRCLK0</a></td><td><a href="#bits-xc5v-GTX-CRC32_0:INV.CRCCLK" title="~CRC32_0:INV.CRCCLK">~CRC32_0:INV.CRCCLK</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<div id="bits-xc5v-GTX-CRC32_0:ENABLE64"></div>
<div id="bits-xc5v-GTX-CRC32_3:ENABLE64"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:AC_CAP_DIS_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:AC_CAP_DIS_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_KEEP_ALIGN_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_KEEP_ALIGN_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_USE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_USE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLKINDC_B"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLKRCV_TRST"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_CORRECT_USE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_CORRECT_USE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_INSERT_IDLE_FLAG_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_INSERT_IDLE_FLAG_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_KEEP_IDLE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_KEEP_IDLE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_PRECEDENCE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_PRECEDENCE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_USE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_USE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:COMMA_DOUBLE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:COMMA_DOUBLE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DEC_MCOMMA_DETECT_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DEC_MCOMMA_DETECT_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DEC_PCOMMA_DETECT_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DEC_PCOMMA_DETECT_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DEC_VALID_COMMA_ONLY_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DEC_VALID_COMMA_ONLY_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:ENABLE"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:INV.DCLK"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:INV.RXUSRCLK0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:INV.RXUSRCLK1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:INV.RXUSRCLK20"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:INV.RXUSRCLK21"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:INV.TXUSRCLK0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:INV.TXUSRCLK1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:INV.TXUSRCLK20"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:INV.TXUSRCLK21"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:MCOMMA_DETECT_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:MCOMMA_DETECT_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:OVERSAMPLE_MODE"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PCI_EXPRESS_MODE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PCI_EXPRESS_MODE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PCOMMA_DETECT_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PCOMMA_DETECT_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PLL_FB_DCCEN"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PLL_SATA_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PLL_SATA_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PLL_STARTUP_EN"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RCV_TERM_GND_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RCV_TERM_GND_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RCV_TERM_VTTRX_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RCV_TERM_VTTRX_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RXGEARBOX_USE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RXGEARBOX_USE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_BUFFER_USE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_BUFFER_USE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_CDR_FORCE_ROTATE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_CDR_FORCE_ROTATE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_DECODE_SEQ_MATCH_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_DECODE_SEQ_MATCH_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_EN_IDLE_HOLD_CDR"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_EN_IDLE_HOLD_DFE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_EN_IDLE_HOLD_DFE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_EN_IDLE_RESET_BUF_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_EN_IDLE_RESET_BUF_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_EN_IDLE_RESET_FR"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_EN_IDLE_RESET_PH"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_LOSS_OF_SYNC_FSM_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_LOSS_OF_SYNC_FSM_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TERMINATION_OVRD"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TXGEARBOX_USE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TXGEARBOX_USE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TXOUTCLK_SEL_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TXOUTCLK_SEL_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TX_BUFFER_USE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TX_BUFFER_USE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:USRCLK0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:USRCLK1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CRC32_0:ENABLE64</th><th>[2, 29, 22]</th></tr>
<tr><th>CRC32_3:ENABLE64</th><th>[17, 29, 41]</th></tr>
<tr><th>GTX_DUAL:AC_CAP_DIS_0</th><th>[14, 30, 15]</th></tr>
<tr><th>GTX_DUAL:AC_CAP_DIS_1</th><th>[5, 30, 48]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_KEEP_ALIGN_0</th><th>[14, 31, 42]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_KEEP_ALIGN_1</th><th>[5, 31, 22]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_2_USE_0</th><th>[12, 30, 14]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_2_USE_1</th><th>[7, 30, 49]</th></tr>
<tr><th>GTX_DUAL:CLKINDC_B</th><th>[5, 31, 33]</th></tr>
<tr><th>GTX_DUAL:CLKRCV_TRST</th><th>[6, 31, 14]</th></tr>
<tr><th>GTX_DUAL:CLK_CORRECT_USE_0</th><th>[12, 31, 3]</th></tr>
<tr><th>GTX_DUAL:CLK_CORRECT_USE_1</th><th>[7, 31, 60]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_INSERT_IDLE_FLAG_0</th><th>[12, 30, 11]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_INSERT_IDLE_FLAG_1</th><th>[7, 30, 52]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_KEEP_IDLE_0</th><th>[12, 30, 10]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_KEEP_IDLE_1</th><th>[7, 30, 53]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_PRECEDENCE_0</th><th>[12, 31, 4]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_PRECEDENCE_1</th><th>[7, 31, 59]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_2_USE_0</th><th>[11, 30, 20]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_2_USE_1</th><th>[8, 30, 43]</th></tr>
<tr><th>GTX_DUAL:COMMA_DOUBLE_0</th><th>[11, 30, 13]</th></tr>
<tr><th>GTX_DUAL:COMMA_DOUBLE_1</th><th>[8, 30, 50]</th></tr>
<tr><th>GTX_DUAL:DEC_MCOMMA_DETECT_0</th><th>[11, 30, 12]</th></tr>
<tr><th>GTX_DUAL:DEC_MCOMMA_DETECT_1</th><th>[8, 30, 51]</th></tr>
<tr><th>GTX_DUAL:DEC_PCOMMA_DETECT_0</th><th>[11, 31, 12]</th></tr>
<tr><th>GTX_DUAL:DEC_PCOMMA_DETECT_1</th><th>[8, 31, 51]</th></tr>
<tr><th>GTX_DUAL:DEC_VALID_COMMA_ONLY_0</th><th>[11, 31, 11]</th></tr>
<tr><th>GTX_DUAL:DEC_VALID_COMMA_ONLY_1</th><th>[8, 31, 52]</th></tr>
<tr><th>GTX_DUAL:ENABLE</th><th>[20, 28, 12]</th></tr>
<tr><th>GTX_DUAL:INV.DCLK</th><th>[20, 19, 13]</th></tr>
<tr><th>GTX_DUAL:INV.RXUSRCLK0</th><th>[20, 22, 12]</th></tr>
<tr><th>GTX_DUAL:INV.RXUSRCLK1</th><th>[20, 21, 13]</th></tr>
<tr><th>GTX_DUAL:INV.RXUSRCLK20</th><th>[20, 22, 13]</th></tr>
<tr><th>GTX_DUAL:INV.RXUSRCLK21</th><th>[20, 21, 12]</th></tr>
<tr><th>GTX_DUAL:INV.TXUSRCLK0</th><th>[20, 23, 12]</th></tr>
<tr><th>GTX_DUAL:INV.TXUSRCLK1</th><th>[20, 20, 13]</th></tr>
<tr><th>GTX_DUAL:INV.TXUSRCLK20</th><th>[20, 23, 13]</th></tr>
<tr><th>GTX_DUAL:INV.TXUSRCLK21</th><th>[20, 20, 12]</th></tr>
<tr><th>GTX_DUAL:MCOMMA_DETECT_0</th><th>[11, 31, 6]</th></tr>
<tr><th>GTX_DUAL:MCOMMA_DETECT_1</th><th>[8, 31, 57]</th></tr>
<tr><th>GTX_DUAL:OVERSAMPLE_MODE</th><th>[9, 31, 55]</th></tr>
<tr><th>GTX_DUAL:PCI_EXPRESS_MODE_0</th><th>[13, 31, 55]</th></tr>
<tr><th>GTX_DUAL:PCI_EXPRESS_MODE_1</th><th>[6, 31, 8]</th></tr>
<tr><th>GTX_DUAL:PCOMMA_DETECT_0</th><th>[13, 31, 50]</th></tr>
<tr><th>GTX_DUAL:PCOMMA_DETECT_1</th><th>[6, 31, 13]</th></tr>
<tr><th>GTX_DUAL:PLL_FB_DCCEN</th><th>[11, 30, 1]</th></tr>
<tr><th>GTX_DUAL:PLL_SATA_0</th><th>[13, 30, 48]</th></tr>
<tr><th>GTX_DUAL:PLL_SATA_1</th><th>[6, 30, 15]</th></tr>
<tr><th>GTX_DUAL:PLL_STARTUP_EN</th><th>[14, 30, 21]</th></tr>
<tr><th>GTX_DUAL:RCV_TERM_GND_0</th><th>[14, 31, 16]</th></tr>
<tr><th>GTX_DUAL:RCV_TERM_GND_1</th><th>[5, 31, 47]</th></tr>
<tr><th>GTX_DUAL:RCV_TERM_VTTRX_0</th><th>[14, 30, 16]</th></tr>
<tr><th>GTX_DUAL:RCV_TERM_VTTRX_1</th><th>[5, 30, 47]</th></tr>
<tr><th>GTX_DUAL:RXGEARBOX_USE_0</th><th>[14, 31, 44]</th></tr>
<tr><th>GTX_DUAL:RXGEARBOX_USE_1</th><th>[5, 31, 20]</th></tr>
<tr><th>GTX_DUAL:RX_BUFFER_USE_0</th><th>[13, 31, 17]</th></tr>
<tr><th>GTX_DUAL:RX_BUFFER_USE_1</th><th>[6, 31, 46]</th></tr>
<tr><th>GTX_DUAL:RX_CDR_FORCE_ROTATE_0</th><th>[14, 30, 7]</th></tr>
<tr><th>GTX_DUAL:RX_CDR_FORCE_ROTATE_1</th><th>[5, 30, 56]</th></tr>
<tr><th>GTX_DUAL:RX_DECODE_SEQ_MATCH_0</th><th>[13, 30, 17]</th></tr>
<tr><th>GTX_DUAL:RX_DECODE_SEQ_MATCH_1</th><th>[6, 30, 46]</th></tr>
<tr><th>GTX_DUAL:RX_EN_IDLE_HOLD_CDR</th><th>[12, 30, 20]</th></tr>
<tr><th>GTX_DUAL:RX_EN_IDLE_HOLD_DFE_0</th><th>[14, 30, 32]</th></tr>
<tr><th>GTX_DUAL:RX_EN_IDLE_HOLD_DFE_1</th><th>[5, 30, 31]</th></tr>
<tr><th>GTX_DUAL:RX_EN_IDLE_RESET_BUF_0</th><th>[14, 31, 33]</th></tr>
<tr><th>GTX_DUAL:RX_EN_IDLE_RESET_BUF_1</th><th>[5, 31, 30]</th></tr>
<tr><th>GTX_DUAL:RX_EN_IDLE_RESET_FR</th><th>[12, 30, 21]</th></tr>
<tr><th>GTX_DUAL:RX_EN_IDLE_RESET_PH</th><th>[12, 30, 17]</th></tr>
<tr><th>GTX_DUAL:RX_LOSS_OF_SYNC_FSM_0</th><th>[13, 30, 15]</th></tr>
<tr><th>GTX_DUAL:RX_LOSS_OF_SYNC_FSM_1</th><th>[6, 30, 48]</th></tr>
<tr><th>GTX_DUAL:TERMINATION_OVRD</th><th>[10, 30, 11]</th></tr>
<tr><th>GTX_DUAL:TXGEARBOX_USE_0</th><th>[14, 30, 44]</th></tr>
<tr><th>GTX_DUAL:TXGEARBOX_USE_1</th><th>[5, 31, 19]</th></tr>
<tr><th>GTX_DUAL:TXOUTCLK_SEL_0</th><th>[12, 31, 19]</th></tr>
<tr><th>GTX_DUAL:TXOUTCLK_SEL_1</th><th>[7, 31, 44]</th></tr>
<tr><th>GTX_DUAL:TX_BUFFER_USE_0</th><th>[12, 31, 30]</th></tr>
<tr><th>GTX_DUAL:TX_BUFFER_USE_1</th><th>[7, 31, 33]</th></tr>
<tr><th>GTX_DUAL:USRCLK0</th><th>[20, 17, 15]</th></tr>
<tr><th>GTX_DUAL:USRCLK1</th><th>[20, 18, 12]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-CRC32_0:CRC_INIT"></div>
<div id="bits-xc5v-GTX-CRC32_1:CRC_INIT"></div>
<div id="bits-xc5v-GTX-CRC32_2:CRC_INIT"></div>
<div id="bits-xc5v-GTX-CRC32_3:CRC_INIT"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PRBS_ERR_THRESHOLD_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CRC32_0:CRC_INIT</th><th>[2, 28, 24]</th><th>[2, 28, 26]</th><th>[2, 28, 28]</th><th>[2, 28, 30]</th><th>[2, 28, 32]</th><th>[2, 28, 35]</th><th>[2, 28, 36]</th><th>[2, 28, 39]</th><th>[2, 28, 41]</th><th>[2, 28, 43]</th><th>[2, 28, 45]</th><th>[2, 28, 47]</th><th>[2, 28, 49]</th><th>[2, 28, 51]</th><th>[2, 28, 53]</th><th>[2, 28, 55]</th><th>[2, 29, 57]</th><th>[2, 29, 59]</th><th>[2, 29, 61]</th><th>[2, 29, 63]</th><th>[3, 29, 1]</th><th>[3, 29, 3]</th><th>[3, 29, 5]</th><th>[3, 29, 8]</th><th>[3, 29, 10]</th><th>[3, 29, 12]</th><th>[3, 29, 14]</th><th>[3, 29, 16]</th><th>[3, 29, 18]</th><th>[3, 29, 20]</th><th>[3, 29, 22]</th><th>[3, 29, 24]</th></tr>
<tr><th>CRC32_1:CRC_INIT</th><th>[8, 28, 60]</th><th>[8, 29, 61]</th><th>[8, 28, 62]</th><th>[8, 29, 63]</th><th>[9, 28, 0]</th><th>[9, 29, 1]</th><th>[9, 28, 3]</th><th>[9, 29, 3]</th><th>[9, 28, 4]</th><th>[9, 29, 6]</th><th>[9, 28, 6]</th><th>[9, 29, 7]</th><th>[9, 28, 8]</th><th>[9, 28, 9]</th><th>[9, 29, 10]</th><th>[9, 28, 11]</th><th>[9, 29, 12]</th><th>[9, 28, 12]</th><th>[9, 29, 13]</th><th>[9, 28, 14]</th><th>[9, 29, 15]</th><th>[9, 28, 17]</th><th>[9, 29, 18]</th><th>[9, 28, 19]</th><th>[9, 29, 20]</th><th>[9, 28, 21]</th><th>[9, 29, 22]</th><th>[9, 28, 23]</th><th>[9, 29, 24]</th><th>[9, 28, 25]</th><th>[9, 29, 26]</th><th>[9, 29, 27]</th></tr>
<tr><th>CRC32_2:CRC_INIT</th><th>[11, 28, 3]</th><th>[11, 29, 2]</th><th>[11, 28, 1]</th><th>[11, 29, 0]</th><th>[10, 28, 63]</th><th>[10, 29, 62]</th><th>[10, 28, 60]</th><th>[10, 29, 60]</th><th>[10, 28, 59]</th><th>[10, 29, 57]</th><th>[10, 28, 57]</th><th>[10, 29, 56]</th><th>[10, 28, 55]</th><th>[10, 28, 54]</th><th>[10, 29, 53]</th><th>[10, 28, 52]</th><th>[10, 29, 51]</th><th>[10, 28, 51]</th><th>[10, 29, 50]</th><th>[10, 28, 49]</th><th>[10, 29, 48]</th><th>[10, 28, 46]</th><th>[10, 29, 45]</th><th>[10, 28, 44]</th><th>[10, 29, 43]</th><th>[10, 28, 42]</th><th>[10, 29, 41]</th><th>[10, 28, 40]</th><th>[10, 29, 39]</th><th>[10, 28, 38]</th><th>[10, 29, 37]</th><th>[10, 29, 36]</th></tr>
<tr><th>CRC32_3:CRC_INIT</th><th>[17, 28, 39]</th><th>[17, 28, 37]</th><th>[17, 28, 35]</th><th>[17, 28, 33]</th><th>[17, 28, 31]</th><th>[17, 28, 28]</th><th>[17, 28, 27]</th><th>[17, 28, 24]</th><th>[17, 28, 22]</th><th>[17, 28, 20]</th><th>[17, 28, 18]</th><th>[17, 28, 16]</th><th>[17, 28, 14]</th><th>[17, 28, 12]</th><th>[17, 28, 10]</th><th>[17, 28, 8]</th><th>[17, 29, 6]</th><th>[17, 29, 4]</th><th>[17, 29, 2]</th><th>[17, 29, 0]</th><th>[16, 29, 62]</th><th>[16, 29, 60]</th><th>[16, 29, 58]</th><th>[16, 29, 55]</th><th>[16, 29, 53]</th><th>[16, 29, 51]</th><th>[16, 29, 49]</th><th>[16, 29, 47]</th><th>[16, 29, 45]</th><th>[16, 29, 43]</th><th>[16, 29, 41]</th><th>[16, 29, 39]</th></tr>
<tr><th>GTX_DUAL:PRBS_ERR_THRESHOLD_0</th><th>[13, 31, 33]</th><th>[13, 30, 33]</th><th>[13, 30, 32]</th><th>[13, 31, 32]</th><th>[13, 31, 31]</th><th>[13, 30, 31]</th><th>[13, 30, 30]</th><th>[13, 31, 30]</th><th>[13, 31, 29]</th><th>[13, 30, 29]</th><th>[13, 30, 28]</th><th>[13, 31, 28]</th><th>[13, 31, 27]</th><th>[13, 30, 27]</th><th>[13, 30, 26]</th><th>[13, 31, 26]</th><th>[13, 31, 25]</th><th>[13, 30, 25]</th><th>[13, 30, 24]</th><th>[13, 31, 24]</th><th>[13, 31, 23]</th><th>[13, 30, 23]</th><th>[13, 30, 22]</th><th>[13, 31, 22]</th><th>[13, 31, 21]</th><th>[13, 30, 21]</th><th>[13, 30, 20]</th><th>[13, 31, 20]</th><th>[13, 31, 19]</th><th>[13, 30, 19]</th><th>[13, 30, 18]</th><th>[13, 31, 18]</th></tr>
<tr><th>GTX_DUAL:PRBS_ERR_THRESHOLD_1</th><th>[6, 31, 30]</th><th>[6, 30, 30]</th><th>[6, 30, 31]</th><th>[6, 31, 31]</th><th>[6, 31, 32]</th><th>[6, 30, 32]</th><th>[6, 30, 33]</th><th>[6, 31, 33]</th><th>[6, 31, 34]</th><th>[6, 30, 34]</th><th>[6, 30, 35]</th><th>[6, 31, 35]</th><th>[6, 31, 36]</th><th>[6, 30, 36]</th><th>[6, 30, 37]</th><th>[6, 31, 37]</th><th>[6, 31, 38]</th><th>[6, 30, 38]</th><th>[6, 30, 39]</th><th>[6, 31, 39]</th><th>[6, 31, 40]</th><th>[6, 30, 40]</th><th>[6, 30, 41]</th><th>[6, 31, 41]</th><th>[6, 31, 42]</th><th>[6, 30, 42]</th><th>[6, 30, 43]</th><th>[6, 31, 43]</th><th>[6, 31, 44]</th><th>[6, 30, 44]</th><th>[6, 30, 45]</th><th>[6, 31, 45]</th></tr>
<tr><td>Non-inverted</td><td>[31]</td><td>[30]</td><td>[29]</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:PMA_RXSYNC_CFG_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PMA_RXSYNC_CFG_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:PMA_RXSYNC_CFG_0</th><th>[14, 31, 31]</th><th>[14, 30, 31]</th><th>[14, 30, 30]</th><th>[14, 31, 30]</th><th>[14, 31, 29]</th><th>[14, 30, 29]</th><th>[14, 30, 28]</th></tr>
<tr><th>GTX_DUAL:PMA_RXSYNC_CFG_1</th><th>[5, 31, 0]</th><th>[5, 30, 0]</th><th>[5, 30, 1]</th><th>[5, 31, 1]</th><th>[5, 31, 2]</th><th>[5, 30, 2]</th><th>[5, 30, 3]</th></tr>
<tr><td>Non-inverted</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PMA_TX_CFG_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:PMA_TX_CFG_0</th><th>[14, 30, 60]</th><th>[14, 31, 60]</th><th>[14, 31, 59]</th><th>[14, 30, 59]</th><th>[14, 30, 58]</th><th>[14, 31, 58]</th><th>[14, 31, 57]</th><th>[14, 30, 57]</th><th>[14, 30, 56]</th><th>[14, 31, 56]</th><th>[14, 31, 55]</th><th>[14, 30, 55]</th><th>[14, 30, 54]</th><th>[14, 31, 54]</th><th>[14, 31, 53]</th><th>[14, 30, 53]</th><th>[14, 30, 52]</th><th>[14, 31, 52]</th><th>[14, 31, 51]</th><th>[14, 30, 51]</th></tr>
<tr><th>GTX_DUAL:PMA_TX_CFG_1</th><th>[5, 31, 3]</th><th>[5, 31, 4]</th><th>[5, 30, 4]</th><th>[5, 30, 5]</th><th>[5, 31, 5]</th><th>[5, 31, 6]</th><th>[5, 30, 6]</th><th>[5, 30, 7]</th><th>[5, 31, 7]</th><th>[5, 31, 8]</th><th>[5, 30, 8]</th><th>[5, 30, 9]</th><th>[5, 31, 9]</th><th>[5, 31, 10]</th><th>[5, 30, 10]</th><th>[5, 30, 11]</th><th>[5, 31, 11]</th><th>[5, 31, 12]</th><th>[5, 30, 12]</th><th>[5, 30, 13]</th></tr>
<tr><td>Non-inverted</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_1_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_2_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_3_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_4_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_1_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_2_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_3_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_4_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_1_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_2_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_3_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_4_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_1_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_2_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_3_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_4_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:COMMA_10B_ENABLE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DFE_CFG_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DFE_CFG_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:MCOMMA_10B_VALUE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PCOMMA_10B_VALUE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_TO_P2_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_1_1_0</th><th>[10, 30, 37]</th><th>[10, 31, 37]</th><th>[10, 31, 38]</th><th>[10, 30, 38]</th><th>[10, 30, 39]</th><th>[10, 31, 39]</th><th>[10, 31, 40]</th><th>[10, 30, 40]</th><th>[10, 30, 41]</th><th>[10, 31, 41]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_1_1_1</th><th>[9, 30, 26]</th><th>[9, 31, 26]</th><th>[9, 31, 25]</th><th>[9, 30, 25]</th><th>[9, 30, 24]</th><th>[9, 31, 24]</th><th>[9, 31, 23]</th><th>[9, 30, 23]</th><th>[9, 30, 22]</th><th>[9, 31, 22]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_1_2_0</th><th>[10, 31, 42]</th><th>[10, 30, 42]</th><th>[10, 30, 43]</th><th>[10, 31, 43]</th><th>[10, 31, 44]</th><th>[10, 30, 44]</th><th>[10, 30, 45]</th><th>[10, 31, 45]</th><th>[10, 31, 46]</th><th>[10, 30, 46]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_1_2_1</th><th>[9, 31, 21]</th><th>[9, 30, 21]</th><th>[9, 30, 20]</th><th>[9, 31, 20]</th><th>[9, 31, 19]</th><th>[9, 30, 19]</th><th>[9, 30, 18]</th><th>[9, 31, 18]</th><th>[9, 31, 17]</th><th>[9, 30, 17]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_1_3_0</th><th>[10, 30, 47]</th><th>[10, 31, 47]</th><th>[10, 31, 48]</th><th>[10, 30, 48]</th><th>[10, 30, 49]</th><th>[10, 31, 49]</th><th>[10, 31, 50]</th><th>[10, 30, 50]</th><th>[10, 30, 51]</th><th>[10, 31, 51]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_1_3_1</th><th>[9, 30, 16]</th><th>[9, 31, 16]</th><th>[9, 31, 15]</th><th>[9, 30, 15]</th><th>[9, 30, 14]</th><th>[9, 31, 14]</th><th>[9, 31, 13]</th><th>[9, 30, 13]</th><th>[9, 30, 12]</th><th>[9, 31, 12]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_1_4_0</th><th>[10, 31, 52]</th><th>[10, 30, 52]</th><th>[10, 30, 53]</th><th>[10, 31, 53]</th><th>[10, 31, 54]</th><th>[10, 30, 54]</th><th>[10, 30, 55]</th><th>[10, 31, 55]</th><th>[10, 31, 56]</th><th>[10, 30, 56]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_1_4_1</th><th>[9, 31, 11]</th><th>[9, 30, 11]</th><th>[9, 30, 10]</th><th>[9, 31, 10]</th><th>[9, 31, 9]</th><th>[9, 30, 9]</th><th>[9, 30, 8]</th><th>[9, 31, 8]</th><th>[9, 31, 7]</th><th>[9, 30, 7]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_2_1_0</th><th>[10, 30, 59]</th><th>[10, 31, 59]</th><th>[10, 31, 60]</th><th>[10, 30, 60]</th><th>[10, 30, 61]</th><th>[10, 31, 61]</th><th>[10, 31, 62]</th><th>[10, 30, 62]</th><th>[10, 30, 63]</th><th>[10, 31, 63]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_2_1_1</th><th>[9, 30, 4]</th><th>[9, 31, 4]</th><th>[9, 31, 3]</th><th>[9, 30, 3]</th><th>[9, 30, 2]</th><th>[9, 31, 2]</th><th>[9, 31, 1]</th><th>[9, 30, 1]</th><th>[9, 30, 0]</th><th>[9, 31, 0]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_2_2_0</th><th>[11, 31, 0]</th><th>[11, 30, 0]</th><th>[11, 31, 1]</th><th>[11, 31, 2]</th><th>[11, 30, 2]</th><th>[11, 30, 3]</th><th>[11, 31, 3]</th><th>[11, 31, 4]</th><th>[11, 30, 4]</th><th>[11, 30, 5]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_2_2_1</th><th>[8, 31, 63]</th><th>[8, 30, 63]</th><th>[8, 31, 62]</th><th>[8, 31, 61]</th><th>[8, 30, 61]</th><th>[8, 30, 60]</th><th>[8, 31, 60]</th><th>[8, 31, 59]</th><th>[8, 30, 59]</th><th>[8, 30, 58]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_2_3_0</th><th>[11, 31, 5]</th><th>[13, 30, 56]</th><th>[13, 30, 57]</th><th>[13, 31, 57]</th><th>[13, 31, 58]</th><th>[13, 30, 58]</th><th>[13, 30, 59]</th><th>[13, 31, 59]</th><th>[13, 31, 60]</th><th>[13, 30, 60]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_2_3_1</th><th>[8, 31, 58]</th><th>[6, 30, 7]</th><th>[6, 30, 6]</th><th>[6, 31, 6]</th><th>[6, 31, 5]</th><th>[6, 30, 5]</th><th>[6, 30, 4]</th><th>[6, 31, 4]</th><th>[6, 31, 3]</th><th>[6, 30, 3]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_2_4_0</th><th>[13, 30, 61]</th><th>[13, 31, 61]</th><th>[13, 31, 62]</th><th>[13, 30, 62]</th><th>[13, 30, 63]</th><th>[13, 31, 63]</th><th>[14, 31, 0]</th><th>[14, 30, 0]</th><th>[14, 30, 1]</th><th>[14, 31, 1]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_2_4_1</th><th>[6, 30, 2]</th><th>[6, 31, 2]</th><th>[6, 31, 1]</th><th>[6, 30, 1]</th><th>[6, 30, 0]</th><th>[6, 31, 0]</th><th>[5, 31, 63]</th><th>[5, 30, 63]</th><th>[5, 30, 62]</th><th>[5, 31, 62]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_1_1_0</th><th>[12, 30, 0]</th><th>[12, 31, 0]</th><th>[11, 31, 63]</th><th>[11, 30, 63]</th><th>[11, 30, 62]</th><th>[11, 31, 62]</th><th>[11, 31, 61]</th><th>[11, 30, 61]</th><th>[11, 30, 60]</th><th>[11, 31, 60]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_1_1_1</th><th>[7, 30, 63]</th><th>[7, 31, 63]</th><th>[8, 31, 0]</th><th>[8, 30, 0]</th><th>[8, 30, 1]</th><th>[8, 31, 1]</th><th>[8, 31, 2]</th><th>[8, 30, 2]</th><th>[8, 30, 3]</th><th>[8, 31, 3]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_1_2_0</th><th>[11, 31, 59]</th><th>[11, 30, 59]</th><th>[11, 30, 58]</th><th>[11, 31, 58]</th><th>[11, 31, 57]</th><th>[11, 30, 57]</th><th>[11, 30, 56]</th><th>[11, 31, 56]</th><th>[11, 31, 55]</th><th>[11, 30, 55]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_1_2_1</th><th>[8, 31, 4]</th><th>[8, 30, 4]</th><th>[8, 30, 5]</th><th>[8, 31, 5]</th><th>[8, 31, 6]</th><th>[8, 30, 6]</th><th>[8, 30, 7]</th><th>[8, 31, 7]</th><th>[8, 31, 8]</th><th>[8, 30, 8]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_1_3_0</th><th>[11, 30, 54]</th><th>[11, 31, 54]</th><th>[11, 31, 53]</th><th>[11, 30, 53]</th><th>[11, 30, 52]</th><th>[11, 31, 52]</th><th>[11, 31, 51]</th><th>[11, 30, 51]</th><th>[11, 30, 50]</th><th>[11, 31, 50]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_1_3_1</th><th>[8, 30, 9]</th><th>[8, 31, 9]</th><th>[8, 31, 10]</th><th>[8, 30, 10]</th><th>[8, 30, 11]</th><th>[8, 31, 11]</th><th>[8, 31, 12]</th><th>[8, 30, 12]</th><th>[8, 30, 13]</th><th>[8, 31, 13]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_1_4_0</th><th>[11, 31, 49]</th><th>[11, 30, 49]</th><th>[11, 30, 48]</th><th>[11, 31, 48]</th><th>[11, 31, 47]</th><th>[11, 30, 47]</th><th>[11, 30, 46]</th><th>[11, 31, 46]</th><th>[11, 31, 45]</th><th>[11, 30, 45]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_1_4_1</th><th>[8, 31, 14]</th><th>[8, 30, 14]</th><th>[8, 30, 15]</th><th>[8, 31, 15]</th><th>[8, 31, 16]</th><th>[8, 30, 16]</th><th>[8, 30, 17]</th><th>[8, 31, 17]</th><th>[8, 31, 18]</th><th>[8, 30, 18]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_2_1_0</th><th>[11, 30, 42]</th><th>[11, 31, 42]</th><th>[11, 31, 41]</th><th>[11, 30, 41]</th><th>[11, 30, 40]</th><th>[11, 31, 40]</th><th>[11, 31, 39]</th><th>[11, 30, 39]</th><th>[11, 30, 38]</th><th>[11, 31, 38]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_2_1_1</th><th>[8, 30, 21]</th><th>[8, 31, 21]</th><th>[8, 31, 22]</th><th>[8, 30, 22]</th><th>[8, 30, 23]</th><th>[8, 31, 23]</th><th>[8, 31, 24]</th><th>[8, 30, 24]</th><th>[8, 30, 25]</th><th>[8, 31, 25]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_2_2_0</th><th>[11, 31, 37]</th><th>[11, 30, 37]</th><th>[11, 30, 36]</th><th>[11, 31, 36]</th><th>[11, 31, 35]</th><th>[11, 30, 35]</th><th>[11, 30, 34]</th><th>[11, 31, 34]</th><th>[11, 31, 33]</th><th>[11, 30, 33]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_2_2_1</th><th>[8, 31, 26]</th><th>[8, 30, 26]</th><th>[8, 30, 27]</th><th>[8, 31, 27]</th><th>[8, 31, 28]</th><th>[8, 30, 28]</th><th>[8, 30, 29]</th><th>[8, 31, 29]</th><th>[8, 31, 30]</th><th>[8, 30, 30]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_2_3_0</th><th>[11, 30, 32]</th><th>[11, 31, 32]</th><th>[11, 31, 31]</th><th>[11, 30, 31]</th><th>[11, 30, 30]</th><th>[11, 31, 30]</th><th>[11, 31, 29]</th><th>[11, 30, 29]</th><th>[11, 30, 28]</th><th>[11, 31, 28]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_2_3_1</th><th>[8, 30, 31]</th><th>[8, 31, 31]</th><th>[8, 31, 32]</th><th>[8, 30, 32]</th><th>[8, 30, 33]</th><th>[8, 31, 33]</th><th>[8, 31, 34]</th><th>[8, 30, 34]</th><th>[8, 30, 35]</th><th>[8, 31, 35]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_2_4_0</th><th>[11, 31, 27]</th><th>[11, 30, 27]</th><th>[11, 30, 26]</th><th>[11, 31, 26]</th><th>[11, 31, 25]</th><th>[11, 30, 25]</th><th>[11, 30, 24]</th><th>[11, 31, 24]</th><th>[11, 31, 23]</th><th>[11, 30, 23]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_2_4_1</th><th>[8, 31, 36]</th><th>[8, 30, 36]</th><th>[8, 30, 37]</th><th>[8, 31, 37]</th><th>[8, 31, 38]</th><th>[8, 30, 38]</th><th>[8, 30, 39]</th><th>[8, 31, 39]</th><th>[8, 31, 40]</th><th>[8, 30, 40]</th></tr>
<tr><th>GTX_DUAL:COMMA_10B_ENABLE_0</th><th>[11, 31, 18]</th><th>[11, 31, 17]</th><th>[11, 30, 17]</th><th>[11, 30, 16]</th><th>[11, 31, 16]</th><th>[11, 31, 15]</th><th>[11, 30, 15]</th><th>[11, 30, 14]</th><th>[11, 31, 14]</th><th>[11, 31, 13]</th></tr>
<tr><th>GTX_DUAL:COMMA_10B_ENABLE_1</th><th>[8, 31, 45]</th><th>[8, 31, 46]</th><th>[8, 30, 46]</th><th>[8, 30, 47]</th><th>[8, 31, 47]</th><th>[8, 31, 48]</th><th>[8, 30, 48]</th><th>[8, 30, 49]</th><th>[8, 31, 49]</th><th>[8, 31, 50]</th></tr>
<tr><th>GTX_DUAL:DFE_CFG_0</th><th>[14, 31, 49]</th><th>[14, 30, 49]</th><th>[14, 30, 48]</th><th>[14, 31, 48]</th><th>[14, 31, 47]</th><th>[14, 30, 47]</th><th>[14, 30, 46]</th><th>[14, 31, 46]</th><th>[14, 31, 45]</th><th>[14, 30, 45]</th></tr>
<tr><th>GTX_DUAL:DFE_CFG_1</th><th>[5, 30, 14]</th><th>[5, 30, 15]</th><th>[5, 31, 15]</th><th>[5, 31, 16]</th><th>[5, 30, 16]</th><th>[5, 30, 17]</th><th>[5, 31, 17]</th><th>[5, 31, 18]</th><th>[5, 30, 18]</th><th>[5, 30, 19]</th></tr>
<tr><th>GTX_DUAL:MCOMMA_10B_VALUE_0</th><th>[11, 30, 11]</th><th>[11, 30, 10]</th><th>[11, 31, 10]</th><th>[11, 31, 9]</th><th>[11, 30, 9]</th><th>[11, 30, 8]</th><th>[11, 31, 8]</th><th>[11, 31, 7]</th><th>[11, 30, 7]</th><th>[11, 30, 6]</th></tr>
<tr><th>GTX_DUAL:MCOMMA_10B_VALUE_1</th><th>[8, 30, 52]</th><th>[8, 30, 53]</th><th>[8, 31, 53]</th><th>[8, 31, 54]</th><th>[8, 30, 54]</th><th>[8, 30, 55]</th><th>[8, 31, 55]</th><th>[8, 31, 56]</th><th>[8, 30, 56]</th><th>[8, 30, 57]</th></tr>
<tr><th>GTX_DUAL:PCOMMA_10B_VALUE_0</th><th>[13, 30, 55]</th><th>[13, 30, 54]</th><th>[13, 31, 54]</th><th>[13, 31, 53]</th><th>[13, 30, 53]</th><th>[13, 30, 52]</th><th>[13, 31, 52]</th><th>[13, 31, 51]</th><th>[13, 30, 51]</th><th>[13, 30, 50]</th></tr>
<tr><th>GTX_DUAL:PCOMMA_10B_VALUE_1</th><th>[6, 30, 8]</th><th>[6, 30, 9]</th><th>[6, 31, 9]</th><th>[6, 31, 10]</th><th>[6, 30, 10]</th><th>[6, 30, 11]</th><th>[6, 31, 11]</th><th>[6, 31, 12]</th><th>[6, 30, 12]</th><th>[6, 30, 13]</th></tr>
<tr><th>GTX_DUAL:TRANS_TIME_TO_P2_0</th><th>[12, 31, 38]</th><th>[12, 31, 37]</th><th>[12, 30, 37]</th><th>[12, 30, 36]</th><th>[12, 31, 36]</th><th>[12, 31, 35]</th><th>[12, 30, 35]</th><th>[12, 30, 34]</th><th>[12, 31, 34]</th><th>[12, 31, 33]</th></tr>
<tr><th>GTX_DUAL:TRANS_TIME_TO_P2_1</th><th>[7, 31, 25]</th><th>[7, 31, 26]</th><th>[7, 30, 26]</th><th>[7, 30, 27]</th><th>[7, 31, 27]</th><th>[7, 31, 28]</th><th>[7, 30, 28]</th><th>[7, 30, 29]</th><th>[7, 31, 29]</th><th>[7, 31, 30]</th></tr>
<tr><td>Non-inverted</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:CB2_INH_CC_PERIOD_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CB2_INH_CC_PERIOD_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_1_MAX_SKEW_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_1_MAX_SKEW_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_2_MAX_SKEW_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_2_MAX_SKEW_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_ENABLE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_1_ENABLE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_ENABLE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_SEQ_2_ENABLE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:COM_BURST_VAL_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:COM_BURST_VAL_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_IDLE_HI_CNT_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_IDLE_HI_CNT_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_IDLE_LO_CNT_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_IDLE_LO_CNT_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:CB2_INH_CC_PERIOD_0</th><th>[14, 31, 41]</th><th>[14, 30, 41]</th><th>[14, 30, 40]</th><th>[14, 31, 40]</th></tr>
<tr><th>GTX_DUAL:CB2_INH_CC_PERIOD_1</th><th>[5, 30, 22]</th><th>[5, 30, 23]</th><th>[5, 31, 23]</th><th>[5, 31, 24]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_1_MAX_SKEW_0</th><th>[10, 30, 30]</th><th>[10, 30, 31]</th><th>[10, 31, 31]</th><th>[10, 31, 32]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_1_MAX_SKEW_1</th><th>[9, 30, 33]</th><th>[9, 30, 32]</th><th>[9, 31, 32]</th><th>[9, 31, 31]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_2_MAX_SKEW_0</th><th>[10, 30, 32]</th><th>[10, 30, 33]</th><th>[10, 31, 33]</th><th>[10, 31, 34]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_2_MAX_SKEW_1</th><th>[9, 30, 31]</th><th>[9, 30, 30]</th><th>[9, 31, 30]</th><th>[9, 31, 29]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_0</th><th>[10, 30, 57]</th><th>[10, 31, 57]</th><th>[10, 31, 58]</th><th>[10, 30, 58]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_1_ENABLE_1</th><th>[9, 30, 6]</th><th>[9, 31, 6]</th><th>[9, 31, 5]</th><th>[9, 30, 5]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_0</th><th>[12, 30, 16]</th><th>[12, 31, 16]</th><th>[12, 31, 15]</th><th>[12, 30, 15]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_2_ENABLE_1</th><th>[7, 30, 47]</th><th>[7, 31, 47]</th><th>[7, 31, 48]</th><th>[7, 30, 48]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_1_ENABLE_0</th><th>[11, 30, 44]</th><th>[11, 31, 44]</th><th>[11, 31, 43]</th><th>[11, 30, 43]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_1_ENABLE_1</th><th>[8, 30, 19]</th><th>[8, 31, 19]</th><th>[8, 31, 20]</th><th>[8, 30, 20]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_2_ENABLE_0</th><th>[11, 30, 22]</th><th>[11, 31, 22]</th><th>[11, 31, 21]</th><th>[11, 30, 21]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_SEQ_2_ENABLE_1</th><th>[8, 30, 41]</th><th>[8, 31, 41]</th><th>[8, 31, 42]</th><th>[8, 30, 42]</th></tr>
<tr><th>GTX_DUAL:COM_BURST_VAL_0</th><th>[11, 31, 20]</th><th>[11, 31, 19]</th><th>[11, 30, 19]</th><th>[11, 30, 18]</th></tr>
<tr><th>GTX_DUAL:COM_BURST_VAL_1</th><th>[8, 31, 43]</th><th>[8, 31, 44]</th><th>[8, 30, 44]</th><th>[8, 30, 45]</th></tr>
<tr><th>GTX_DUAL:RX_IDLE_HI_CNT_0</th><th>[14, 30, 36]</th><th>[14, 31, 36]</th><th>[14, 31, 35]</th><th>[14, 30, 35]</th></tr>
<tr><th>GTX_DUAL:RX_IDLE_HI_CNT_1</th><th>[5, 30, 27]</th><th>[5, 31, 27]</th><th>[5, 31, 28]</th><th>[5, 30, 28]</th></tr>
<tr><th>GTX_DUAL:RX_IDLE_LO_CNT_0</th><th>[14, 31, 39]</th><th>[14, 30, 39]</th><th>[14, 30, 38]</th><th>[14, 31, 38]</th></tr>
<tr><th>GTX_DUAL:RX_IDLE_LO_CNT_1</th><th>[5, 30, 24]</th><th>[5, 30, 25]</th><th>[5, 31, 25]</th><th>[5, 31, 26]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_LEVEL_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_LEVEL_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:GEARBOX_ENDEC_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:GEARBOX_ENDEC_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:OOBDETECT_THRESHOLD_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:OOBDETECT_THRESHOLD_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PLL_LKDET_CFG"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PLL_TDCC_CFG"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:SATA_BURST_VAL_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:SATA_BURST_VAL_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:SATA_IDLE_VAL_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:SATA_IDLE_VAL_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TXRX_INVERT_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TXRX_INVERT_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TX_IDLE_DELAY_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TX_IDLE_DELAY_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:CHAN_BOND_LEVEL_0</th><th>[10, 30, 34]</th><th>[10, 30, 35]</th><th>[10, 31, 35]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_LEVEL_1</th><th>[9, 30, 29]</th><th>[9, 30, 28]</th><th>[9, 31, 28]</th></tr>
<tr><th>GTX_DUAL:GEARBOX_ENDEC_0</th><th>[14, 31, 43]</th><th>[14, 30, 43]</th><th>[14, 30, 42]</th></tr>
<tr><th>GTX_DUAL:GEARBOX_ENDEC_1</th><th>[5, 30, 20]</th><th>[5, 30, 21]</th><th>[5, 31, 21]</th></tr>
<tr><th>GTX_DUAL:OOBDETECT_THRESHOLD_0</th><th>[12, 30, 18]</th><th>[12, 31, 18]</th><th>[12, 31, 17]</th></tr>
<tr><th>GTX_DUAL:OOBDETECT_THRESHOLD_1</th><th>[7, 30, 45]</th><th>[7, 31, 45]</th><th>[7, 31, 46]</th></tr>
<tr><th>GTX_DUAL:PLL_LKDET_CFG</th><th>[5, 31, 39]</th><th>[5, 31, 40]</th><th>[5, 30, 40]</th></tr>
<tr><th>GTX_DUAL:PLL_TDCC_CFG</th><th>[14, 31, 24]</th><th>[14, 30, 23]</th><th>[14, 31, 23]</th></tr>
<tr><th>GTX_DUAL:SATA_BURST_VAL_0</th><th>[13, 31, 11]</th><th>[13, 30, 11]</th><th>[13, 30, 10]</th></tr>
<tr><th>GTX_DUAL:SATA_BURST_VAL_1</th><th>[6, 31, 52]</th><th>[6, 30, 52]</th><th>[6, 30, 53]</th></tr>
<tr><th>GTX_DUAL:SATA_IDLE_VAL_0</th><th>[13, 31, 10]</th><th>[13, 31, 9]</th><th>[13, 30, 9]</th></tr>
<tr><th>GTX_DUAL:SATA_IDLE_VAL_1</th><th>[6, 31, 53]</th><th>[6, 31, 54]</th><th>[6, 30, 54]</th></tr>
<tr><th>GTX_DUAL:TXRX_INVERT_0</th><th>[12, 30, 22]</th><th>[12, 31, 22]</th><th>[12, 31, 21]</th></tr>
<tr><th>GTX_DUAL:TXRX_INVERT_1</th><th>[7, 30, 41]</th><th>[7, 31, 41]</th><th>[7, 31, 42]</th></tr>
<tr><th>GTX_DUAL:TX_IDLE_DELAY_0</th><th>[14, 31, 28]</th><th>[14, 31, 27]</th><th>[14, 30, 27]</th></tr>
<tr><th>GTX_DUAL:TX_IDLE_DELAY_1</th><th>[5, 31, 31]</th><th>[5, 31, 32]</th><th>[5, 30, 32]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:MUX.CLKIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:MUX.CLKIN</th><th>[5, 31, 34]</th><th>[5, 30, 34]</th><th>[5, 30, 35]</th></tr>
<tr><td>GREFCLK</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLKOUT_SOUTH_N</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLKPN</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLKOUT_NORTH_S</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:PLL_DIVSEL_REF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:PLL_DIVSEL_REF</th><th>[5, 31, 38]</th><th>[5, 31, 37]</th><th>[5, 30, 37]</th><th>[5, 30, 36]</th><th>[5, 30, 38]</th></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>6</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>12</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>16</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>20</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PMA_RX_CFG_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:PMA_RX_CFG_0</th><th>[5, 31, 49]</th><th>[5, 30, 59]</th><th>[14, 31, 12]</th><th>[14, 31, 11]</th><th>[14, 30, 11]</th><th>[14, 30, 10]</th><th>[14, 31, 10]</th><th>[14, 31, 9]</th><th>[14, 30, 9]</th><th>[14, 30, 8]</th><th>[14, 31, 8]</th><th>[14, 31, 7]</th><th>[5, 30, 49]</th><th>[5, 30, 51]</th><th>[14, 31, 4]</th><th>[14, 31, 3]</th><th>[14, 30, 3]</th><th>[14, 30, 2]</th><th>[14, 31, 2]</th><th>[14, 30, 6]</th><th>[14, 31, 6]</th><th>[14, 31, 5]</th><th>[14, 30, 5]</th><th>[5, 31, 50]</th><th>[5, 30, 50]</th></tr>
<tr><th>GTX_DUAL:PMA_RX_CFG_1</th><th>[14, 31, 14]</th><th>[14, 30, 4]</th><th>[5, 31, 51]</th><th>[5, 31, 52]</th><th>[5, 30, 52]</th><th>[5, 30, 53]</th><th>[5, 31, 53]</th><th>[5, 31, 54]</th><th>[5, 30, 54]</th><th>[5, 30, 55]</th><th>[5, 31, 55]</th><th>[5, 31, 56]</th><th>[14, 30, 14]</th><th>[14, 30, 12]</th><th>[5, 31, 59]</th><th>[5, 31, 60]</th><th>[5, 30, 60]</th><th>[5, 30, 61]</th><th>[5, 31, 61]</th><th>[5, 30, 57]</th><th>[5, 31, 57]</th><th>[5, 31, 58]</th><th>[5, 30, 58]</th><th>[14, 31, 13]</th><th>[14, 30, 13]</th></tr>
<tr><td>Non-inverted</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP00"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP01"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP02"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP03"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP04"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP05"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP06"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP07"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP08"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP09"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP0A"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP0B"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP0C"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP0D"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP0E"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP0F"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP10"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP11"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP12"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP13"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP14"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP15"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP16"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP17"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP18"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP19"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP1A"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP1B"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP1C"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP1D"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP1E"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP1F"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP20"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP21"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP22"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP23"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP24"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP25"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP26"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP27"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP28"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP29"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP2A"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP2B"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP2C"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP2D"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP2E"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP2F"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP30"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP31"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP32"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP33"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP34"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP35"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP36"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP37"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP38"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP39"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP3A"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP3B"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP3C"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP3D"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP3E"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP3F"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP40"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP41"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP42"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP43"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP44"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP45"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP46"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP47"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP48"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP49"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP4A"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP4B"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP4C"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP4D"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP4E"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DRP4F"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:DRP00</th><th>[5, 31, 7]</th><th>[5, 30, 7]</th><th>[5, 30, 6]</th><th>[5, 31, 6]</th><th>[5, 31, 5]</th><th>[5, 30, 5]</th><th>[5, 30, 4]</th><th>[5, 31, 4]</th><th>[5, 31, 3]</th><th>[5, 30, 3]</th><th>[5, 30, 2]</th><th>[5, 31, 2]</th><th>[5, 31, 1]</th><th>[5, 30, 1]</th><th>[5, 30, 0]</th><th>[5, 31, 0]</th></tr>
<tr><th>GTX_DUAL:DRP01</th><th>[5, 31, 15]</th><th>[5, 30, 15]</th><th>[5, 30, 14]</th><th>[5, 31, 14]</th><th>[5, 31, 13]</th><th>[5, 30, 13]</th><th>[5, 30, 12]</th><th>[5, 31, 12]</th><th>[5, 31, 11]</th><th>[5, 30, 11]</th><th>[5, 30, 10]</th><th>[5, 31, 10]</th><th>[5, 31, 9]</th><th>[5, 30, 9]</th><th>[5, 30, 8]</th><th>[5, 31, 8]</th></tr>
<tr><th>GTX_DUAL:DRP02</th><th>[5, 31, 23]</th><th>[5, 30, 23]</th><th>[5, 30, 22]</th><th>[5, 31, 22]</th><th>[5, 31, 21]</th><th>[5, 30, 21]</th><th>[5, 30, 20]</th><th>[5, 31, 20]</th><th>[5, 31, 19]</th><th>[5, 30, 19]</th><th>[5, 30, 18]</th><th>[5, 31, 18]</th><th>[5, 31, 17]</th><th>[5, 30, 17]</th><th>[5, 30, 16]</th><th>[5, 31, 16]</th></tr>
<tr><th>GTX_DUAL:DRP03</th><th>[5, 31, 31]</th><th>[5, 30, 31]</th><th>[5, 30, 30]</th><th>[5, 31, 30]</th><th>[5, 31, 29]</th><th>[5, 30, 29]</th><th>[5, 30, 28]</th><th>[5, 31, 28]</th><th>[5, 31, 27]</th><th>[5, 30, 27]</th><th>[5, 30, 26]</th><th>[5, 31, 26]</th><th>[5, 31, 25]</th><th>[5, 30, 25]</th><th>[5, 30, 24]</th><th>[5, 31, 24]</th></tr>
<tr><th>GTX_DUAL:DRP04</th><th>[5, 31, 39]</th><th>[5, 30, 39]</th><th>[5, 30, 38]</th><th>[5, 31, 38]</th><th>[5, 31, 37]</th><th>[5, 30, 37]</th><th>[5, 30, 36]</th><th>[5, 31, 36]</th><th>[5, 31, 35]</th><th>[5, 30, 35]</th><th>[5, 30, 34]</th><th>[5, 31, 34]</th><th>[5, 31, 33]</th><th>[5, 30, 33]</th><th>[5, 30, 32]</th><th>[5, 31, 32]</th></tr>
<tr><th>GTX_DUAL:DRP05</th><th>[5, 31, 47]</th><th>[5, 30, 47]</th><th>[5, 30, 46]</th><th>[5, 31, 46]</th><th>[5, 31, 45]</th><th>[5, 30, 45]</th><th>[5, 30, 44]</th><th>[5, 31, 44]</th><th>[5, 31, 43]</th><th>[5, 30, 43]</th><th>[5, 30, 42]</th><th>[5, 31, 42]</th><th>[5, 31, 41]</th><th>[5, 30, 41]</th><th>[5, 30, 40]</th><th>[5, 31, 40]</th></tr>
<tr><th>GTX_DUAL:DRP06</th><th>[5, 31, 55]</th><th>[5, 30, 55]</th><th>[5, 30, 54]</th><th>[5, 31, 54]</th><th>[5, 31, 53]</th><th>[5, 30, 53]</th><th>[5, 30, 52]</th><th>[5, 31, 52]</th><th>[5, 31, 51]</th><th>[5, 30, 51]</th><th>[5, 30, 50]</th><th>[5, 31, 50]</th><th>[5, 31, 49]</th><th>[5, 30, 49]</th><th>[5, 30, 48]</th><th>[5, 31, 48]</th></tr>
<tr><th>GTX_DUAL:DRP07</th><th>[5, 31, 63]</th><th>[5, 30, 63]</th><th>[5, 30, 62]</th><th>[5, 31, 62]</th><th>[5, 31, 61]</th><th>[5, 30, 61]</th><th>[5, 30, 60]</th><th>[5, 31, 60]</th><th>[5, 31, 59]</th><th>[5, 30, 59]</th><th>[5, 30, 58]</th><th>[5, 31, 58]</th><th>[5, 31, 57]</th><th>[5, 30, 57]</th><th>[5, 30, 56]</th><th>[5, 31, 56]</th></tr>
<tr><th>GTX_DUAL:DRP08</th><th>[6, 31, 7]</th><th>[6, 30, 7]</th><th>[6, 30, 6]</th><th>[6, 31, 6]</th><th>[6, 31, 5]</th><th>[6, 30, 5]</th><th>[6, 30, 4]</th><th>[6, 31, 4]</th><th>[6, 31, 3]</th><th>[6, 30, 3]</th><th>[6, 30, 2]</th><th>[6, 31, 2]</th><th>[6, 31, 1]</th><th>[6, 30, 1]</th><th>[6, 30, 0]</th><th>[6, 31, 0]</th></tr>
<tr><th>GTX_DUAL:DRP09</th><th>[6, 31, 15]</th><th>[6, 30, 15]</th><th>[6, 30, 14]</th><th>[6, 31, 14]</th><th>[6, 31, 13]</th><th>[6, 30, 13]</th><th>[6, 30, 12]</th><th>[6, 31, 12]</th><th>[6, 31, 11]</th><th>[6, 30, 11]</th><th>[6, 30, 10]</th><th>[6, 31, 10]</th><th>[6, 31, 9]</th><th>[6, 30, 9]</th><th>[6, 30, 8]</th><th>[6, 31, 8]</th></tr>
<tr><th>GTX_DUAL:DRP0A</th><th>[6, 31, 23]</th><th>[6, 30, 23]</th><th>[6, 30, 22]</th><th>[6, 31, 22]</th><th>[6, 31, 21]</th><th>[6, 30, 21]</th><th>[6, 30, 20]</th><th>[6, 31, 20]</th><th>[6, 31, 19]</th><th>[6, 30, 19]</th><th>[6, 30, 18]</th><th>[6, 31, 18]</th><th>[6, 31, 17]</th><th>[6, 30, 17]</th><th>[6, 30, 16]</th><th>[6, 31, 16]</th></tr>
<tr><th>GTX_DUAL:DRP0B</th><th>[6, 31, 31]</th><th>[6, 30, 31]</th><th>[6, 30, 30]</th><th>[6, 31, 30]</th><th>[6, 31, 29]</th><th>[6, 30, 29]</th><th>[6, 30, 28]</th><th>[6, 31, 28]</th><th>[6, 31, 27]</th><th>[6, 30, 27]</th><th>[6, 30, 26]</th><th>[6, 31, 26]</th><th>[6, 31, 25]</th><th>[6, 30, 25]</th><th>[6, 30, 24]</th><th>[6, 31, 24]</th></tr>
<tr><th>GTX_DUAL:DRP0C</th><th>[6, 31, 39]</th><th>[6, 30, 39]</th><th>[6, 30, 38]</th><th>[6, 31, 38]</th><th>[6, 31, 37]</th><th>[6, 30, 37]</th><th>[6, 30, 36]</th><th>[6, 31, 36]</th><th>[6, 31, 35]</th><th>[6, 30, 35]</th><th>[6, 30, 34]</th><th>[6, 31, 34]</th><th>[6, 31, 33]</th><th>[6, 30, 33]</th><th>[6, 30, 32]</th><th>[6, 31, 32]</th></tr>
<tr><th>GTX_DUAL:DRP0D</th><th>[6, 31, 47]</th><th>[6, 30, 47]</th><th>[6, 30, 46]</th><th>[6, 31, 46]</th><th>[6, 31, 45]</th><th>[6, 30, 45]</th><th>[6, 30, 44]</th><th>[6, 31, 44]</th><th>[6, 31, 43]</th><th>[6, 30, 43]</th><th>[6, 30, 42]</th><th>[6, 31, 42]</th><th>[6, 31, 41]</th><th>[6, 30, 41]</th><th>[6, 30, 40]</th><th>[6, 31, 40]</th></tr>
<tr><th>GTX_DUAL:DRP0E</th><th>[6, 31, 55]</th><th>[6, 30, 55]</th><th>[6, 30, 54]</th><th>[6, 31, 54]</th><th>[6, 31, 53]</th><th>[6, 30, 53]</th><th>[6, 30, 52]</th><th>[6, 31, 52]</th><th>[6, 31, 51]</th><th>[6, 30, 51]</th><th>[6, 30, 50]</th><th>[6, 31, 50]</th><th>[6, 31, 49]</th><th>[6, 30, 49]</th><th>[6, 30, 48]</th><th>[6, 31, 48]</th></tr>
<tr><th>GTX_DUAL:DRP0F</th><th>[6, 31, 63]</th><th>[6, 30, 63]</th><th>[6, 30, 62]</th><th>[6, 31, 62]</th><th>[6, 31, 61]</th><th>[6, 30, 61]</th><th>[6, 30, 60]</th><th>[6, 31, 60]</th><th>[6, 31, 59]</th><th>[6, 30, 59]</th><th>[6, 30, 58]</th><th>[6, 31, 58]</th><th>[6, 31, 57]</th><th>[6, 30, 57]</th><th>[6, 30, 56]</th><th>[6, 31, 56]</th></tr>
<tr><th>GTX_DUAL:DRP10</th><th>[7, 31, 7]</th><th>[7, 30, 7]</th><th>[7, 30, 6]</th><th>[7, 31, 6]</th><th>[7, 31, 5]</th><th>[7, 30, 5]</th><th>[7, 30, 4]</th><th>[7, 31, 4]</th><th>[7, 31, 3]</th><th>[7, 30, 3]</th><th>[7, 30, 2]</th><th>[7, 31, 2]</th><th>[7, 31, 1]</th><th>[7, 30, 1]</th><th>[7, 30, 0]</th><th>[7, 31, 0]</th></tr>
<tr><th>GTX_DUAL:DRP11</th><th>[7, 31, 15]</th><th>[7, 30, 15]</th><th>[7, 30, 14]</th><th>[7, 31, 14]</th><th>[7, 31, 13]</th><th>[7, 30, 13]</th><th>[7, 30, 12]</th><th>[7, 31, 12]</th><th>[7, 31, 11]</th><th>[7, 30, 11]</th><th>[7, 30, 10]</th><th>[7, 31, 10]</th><th>[7, 31, 9]</th><th>[7, 30, 9]</th><th>[7, 30, 8]</th><th>[7, 31, 8]</th></tr>
<tr><th>GTX_DUAL:DRP12</th><th>[7, 31, 23]</th><th>[7, 30, 23]</th><th>[7, 30, 22]</th><th>[7, 31, 22]</th><th>[7, 31, 21]</th><th>[7, 30, 21]</th><th>[7, 30, 20]</th><th>[7, 31, 20]</th><th>[7, 31, 19]</th><th>[7, 30, 19]</th><th>[7, 30, 18]</th><th>[7, 31, 18]</th><th>[7, 31, 17]</th><th>[7, 30, 17]</th><th>[7, 30, 16]</th><th>[7, 31, 16]</th></tr>
<tr><th>GTX_DUAL:DRP13</th><th>[7, 31, 31]</th><th>[7, 30, 31]</th><th>[7, 30, 30]</th><th>[7, 31, 30]</th><th>[7, 31, 29]</th><th>[7, 30, 29]</th><th>[7, 30, 28]</th><th>[7, 31, 28]</th><th>[7, 31, 27]</th><th>[7, 30, 27]</th><th>[7, 30, 26]</th><th>[7, 31, 26]</th><th>[7, 31, 25]</th><th>[7, 30, 25]</th><th>[7, 30, 24]</th><th>[7, 31, 24]</th></tr>
<tr><th>GTX_DUAL:DRP14</th><th>[7, 31, 39]</th><th>[7, 30, 39]</th><th>[7, 30, 38]</th><th>[7, 31, 38]</th><th>[7, 31, 37]</th><th>[7, 30, 37]</th><th>[7, 30, 36]</th><th>[7, 31, 36]</th><th>[7, 31, 35]</th><th>[7, 30, 35]</th><th>[7, 30, 34]</th><th>[7, 31, 34]</th><th>[7, 31, 33]</th><th>[7, 30, 33]</th><th>[7, 30, 32]</th><th>[7, 31, 32]</th></tr>
<tr><th>GTX_DUAL:DRP15</th><th>[7, 31, 47]</th><th>[7, 30, 47]</th><th>[7, 30, 46]</th><th>[7, 31, 46]</th><th>[7, 31, 45]</th><th>[7, 30, 45]</th><th>[7, 30, 44]</th><th>[7, 31, 44]</th><th>[7, 31, 43]</th><th>[7, 30, 43]</th><th>[7, 30, 42]</th><th>[7, 31, 42]</th><th>[7, 31, 41]</th><th>[7, 30, 41]</th><th>[7, 30, 40]</th><th>[7, 31, 40]</th></tr>
<tr><th>GTX_DUAL:DRP16</th><th>[7, 31, 55]</th><th>[7, 30, 55]</th><th>[7, 30, 54]</th><th>[7, 31, 54]</th><th>[7, 31, 53]</th><th>[7, 30, 53]</th><th>[7, 30, 52]</th><th>[7, 31, 52]</th><th>[7, 31, 51]</th><th>[7, 30, 51]</th><th>[7, 30, 50]</th><th>[7, 31, 50]</th><th>[7, 31, 49]</th><th>[7, 30, 49]</th><th>[7, 30, 48]</th><th>[7, 31, 48]</th></tr>
<tr><th>GTX_DUAL:DRP17</th><th>[7, 31, 63]</th><th>[7, 30, 63]</th><th>[7, 30, 62]</th><th>[7, 31, 62]</th><th>[7, 31, 61]</th><th>[7, 30, 61]</th><th>[7, 30, 60]</th><th>[7, 31, 60]</th><th>[7, 31, 59]</th><th>[7, 30, 59]</th><th>[7, 30, 58]</th><th>[7, 31, 58]</th><th>[7, 31, 57]</th><th>[7, 30, 57]</th><th>[7, 30, 56]</th><th>[7, 31, 56]</th></tr>
<tr><th>GTX_DUAL:DRP18</th><th>[8, 31, 7]</th><th>[8, 30, 7]</th><th>[8, 30, 6]</th><th>[8, 31, 6]</th><th>[8, 31, 5]</th><th>[8, 30, 5]</th><th>[8, 30, 4]</th><th>[8, 31, 4]</th><th>[8, 31, 3]</th><th>[8, 30, 3]</th><th>[8, 30, 2]</th><th>[8, 31, 2]</th><th>[8, 31, 1]</th><th>[8, 30, 1]</th><th>[8, 30, 0]</th><th>[8, 31, 0]</th></tr>
<tr><th>GTX_DUAL:DRP19</th><th>[8, 31, 15]</th><th>[8, 30, 15]</th><th>[8, 30, 14]</th><th>[8, 31, 14]</th><th>[8, 31, 13]</th><th>[8, 30, 13]</th><th>[8, 30, 12]</th><th>[8, 31, 12]</th><th>[8, 31, 11]</th><th>[8, 30, 11]</th><th>[8, 30, 10]</th><th>[8, 31, 10]</th><th>[8, 31, 9]</th><th>[8, 30, 9]</th><th>[8, 30, 8]</th><th>[8, 31, 8]</th></tr>
<tr><th>GTX_DUAL:DRP1A</th><th>[8, 31, 23]</th><th>[8, 30, 23]</th><th>[8, 30, 22]</th><th>[8, 31, 22]</th><th>[8, 31, 21]</th><th>[8, 30, 21]</th><th>[8, 30, 20]</th><th>[8, 31, 20]</th><th>[8, 31, 19]</th><th>[8, 30, 19]</th><th>[8, 30, 18]</th><th>[8, 31, 18]</th><th>[8, 31, 17]</th><th>[8, 30, 17]</th><th>[8, 30, 16]</th><th>[8, 31, 16]</th></tr>
<tr><th>GTX_DUAL:DRP1B</th><th>[8, 31, 31]</th><th>[8, 30, 31]</th><th>[8, 30, 30]</th><th>[8, 31, 30]</th><th>[8, 31, 29]</th><th>[8, 30, 29]</th><th>[8, 30, 28]</th><th>[8, 31, 28]</th><th>[8, 31, 27]</th><th>[8, 30, 27]</th><th>[8, 30, 26]</th><th>[8, 31, 26]</th><th>[8, 31, 25]</th><th>[8, 30, 25]</th><th>[8, 30, 24]</th><th>[8, 31, 24]</th></tr>
<tr><th>GTX_DUAL:DRP1C</th><th>[8, 31, 39]</th><th>[8, 30, 39]</th><th>[8, 30, 38]</th><th>[8, 31, 38]</th><th>[8, 31, 37]</th><th>[8, 30, 37]</th><th>[8, 30, 36]</th><th>[8, 31, 36]</th><th>[8, 31, 35]</th><th>[8, 30, 35]</th><th>[8, 30, 34]</th><th>[8, 31, 34]</th><th>[8, 31, 33]</th><th>[8, 30, 33]</th><th>[8, 30, 32]</th><th>[8, 31, 32]</th></tr>
<tr><th>GTX_DUAL:DRP1D</th><th>[8, 31, 47]</th><th>[8, 30, 47]</th><th>[8, 30, 46]</th><th>[8, 31, 46]</th><th>[8, 31, 45]</th><th>[8, 30, 45]</th><th>[8, 30, 44]</th><th>[8, 31, 44]</th><th>[8, 31, 43]</th><th>[8, 30, 43]</th><th>[8, 30, 42]</th><th>[8, 31, 42]</th><th>[8, 31, 41]</th><th>[8, 30, 41]</th><th>[8, 30, 40]</th><th>[8, 31, 40]</th></tr>
<tr><th>GTX_DUAL:DRP1E</th><th>[8, 31, 55]</th><th>[8, 30, 55]</th><th>[8, 30, 54]</th><th>[8, 31, 54]</th><th>[8, 31, 53]</th><th>[8, 30, 53]</th><th>[8, 30, 52]</th><th>[8, 31, 52]</th><th>[8, 31, 51]</th><th>[8, 30, 51]</th><th>[8, 30, 50]</th><th>[8, 31, 50]</th><th>[8, 31, 49]</th><th>[8, 30, 49]</th><th>[8, 30, 48]</th><th>[8, 31, 48]</th></tr>
<tr><th>GTX_DUAL:DRP1F</th><th>[8, 31, 63]</th><th>[8, 30, 63]</th><th>[8, 30, 62]</th><th>[8, 31, 62]</th><th>[8, 31, 61]</th><th>[8, 30, 61]</th><th>[8, 30, 60]</th><th>[8, 31, 60]</th><th>[8, 31, 59]</th><th>[8, 30, 59]</th><th>[8, 30, 58]</th><th>[8, 31, 58]</th><th>[8, 31, 57]</th><th>[8, 30, 57]</th><th>[8, 30, 56]</th><th>[8, 31, 56]</th></tr>
<tr><th>GTX_DUAL:DRP20</th><th>[9, 31, 7]</th><th>[9, 30, 7]</th><th>[9, 30, 6]</th><th>[9, 31, 6]</th><th>[9, 31, 5]</th><th>[9, 30, 5]</th><th>[9, 30, 4]</th><th>[9, 31, 4]</th><th>[9, 31, 3]</th><th>[9, 30, 3]</th><th>[9, 30, 2]</th><th>[9, 31, 2]</th><th>[9, 31, 1]</th><th>[9, 30, 1]</th><th>[9, 30, 0]</th><th>[9, 31, 0]</th></tr>
<tr><th>GTX_DUAL:DRP21</th><th>[9, 31, 15]</th><th>[9, 30, 15]</th><th>[9, 30, 14]</th><th>[9, 31, 14]</th><th>[9, 31, 13]</th><th>[9, 30, 13]</th><th>[9, 30, 12]</th><th>[9, 31, 12]</th><th>[9, 31, 11]</th><th>[9, 30, 11]</th><th>[9, 30, 10]</th><th>[9, 31, 10]</th><th>[9, 31, 9]</th><th>[9, 30, 9]</th><th>[9, 30, 8]</th><th>[9, 31, 8]</th></tr>
<tr><th>GTX_DUAL:DRP22</th><th>[9, 31, 23]</th><th>[9, 30, 23]</th><th>[9, 30, 22]</th><th>[9, 31, 22]</th><th>[9, 31, 21]</th><th>[9, 30, 21]</th><th>[9, 30, 20]</th><th>[9, 31, 20]</th><th>[9, 31, 19]</th><th>[9, 30, 19]</th><th>[9, 30, 18]</th><th>[9, 31, 18]</th><th>[9, 31, 17]</th><th>[9, 30, 17]</th><th>[9, 30, 16]</th><th>[9, 31, 16]</th></tr>
<tr><th>GTX_DUAL:DRP23</th><th>[9, 31, 31]</th><th>[9, 30, 31]</th><th>[9, 30, 30]</th><th>[9, 31, 30]</th><th>[9, 31, 29]</th><th>[9, 30, 29]</th><th>[9, 30, 28]</th><th>[9, 31, 28]</th><th>[9, 31, 27]</th><th>[9, 30, 27]</th><th>[9, 30, 26]</th><th>[9, 31, 26]</th><th>[9, 31, 25]</th><th>[9, 30, 25]</th><th>[9, 30, 24]</th><th>[9, 31, 24]</th></tr>
<tr><th>GTX_DUAL:DRP24</th><th>[9, 31, 39]</th><th>[9, 30, 39]</th><th>[9, 30, 38]</th><th>[9, 31, 38]</th><th>[9, 31, 37]</th><th>[9, 30, 37]</th><th>[9, 30, 36]</th><th>[9, 31, 36]</th><th>[9, 31, 35]</th><th>[9, 30, 35]</th><th>[9, 30, 34]</th><th>[9, 31, 34]</th><th>[9, 31, 33]</th><th>[9, 30, 33]</th><th>[9, 30, 32]</th><th>[9, 31, 32]</th></tr>
<tr><th>GTX_DUAL:DRP25</th><th>[9, 31, 47]</th><th>[9, 30, 47]</th><th>[9, 30, 46]</th><th>[9, 31, 46]</th><th>[9, 31, 45]</th><th>[9, 30, 45]</th><th>[9, 30, 44]</th><th>[9, 31, 44]</th><th>[9, 31, 43]</th><th>[9, 30, 43]</th><th>[9, 30, 42]</th><th>[9, 31, 42]</th><th>[9, 31, 41]</th><th>[9, 30, 41]</th><th>[9, 30, 40]</th><th>[9, 31, 40]</th></tr>
<tr><th>GTX_DUAL:DRP26</th><th>[9, 31, 55]</th><th>[9, 30, 55]</th><th>[9, 30, 54]</th><th>[9, 31, 54]</th><th>[9, 31, 53]</th><th>[9, 30, 53]</th><th>[9, 30, 52]</th><th>[9, 31, 52]</th><th>[9, 31, 51]</th><th>[9, 30, 51]</th><th>[9, 30, 50]</th><th>[9, 31, 50]</th><th>[9, 31, 49]</th><th>[9, 30, 49]</th><th>[9, 30, 48]</th><th>[9, 31, 48]</th></tr>
<tr><th>GTX_DUAL:DRP27</th><th>[9, 31, 63]</th><th>[9, 30, 63]</th><th>[9, 30, 62]</th><th>[9, 31, 62]</th><th>[9, 31, 61]</th><th>[9, 30, 61]</th><th>[9, 30, 60]</th><th>[9, 31, 60]</th><th>[9, 31, 59]</th><th>[9, 30, 59]</th><th>[9, 30, 58]</th><th>[9, 31, 58]</th><th>[9, 31, 57]</th><th>[9, 30, 57]</th><th>[9, 30, 56]</th><th>[9, 31, 56]</th></tr>
<tr><th>GTX_DUAL:DRP28</th><th>[10, 31, 7]</th><th>[10, 30, 7]</th><th>[10, 30, 6]</th><th>[10, 31, 6]</th><th>[10, 31, 5]</th><th>[10, 30, 5]</th><th>[10, 30, 4]</th><th>[10, 31, 4]</th><th>[10, 31, 3]</th><th>[10, 30, 3]</th><th>[10, 30, 2]</th><th>[10, 31, 2]</th><th>[10, 31, 1]</th><th>[10, 30, 1]</th><th>[10, 30, 0]</th><th>[10, 31, 0]</th></tr>
<tr><th>GTX_DUAL:DRP29</th><th>[10, 31, 15]</th><th>[10, 30, 15]</th><th>[10, 30, 14]</th><th>[10, 31, 14]</th><th>[10, 31, 13]</th><th>[10, 30, 13]</th><th>[10, 30, 12]</th><th>[10, 31, 12]</th><th>[10, 31, 11]</th><th>[10, 30, 11]</th><th>[10, 30, 10]</th><th>[10, 31, 10]</th><th>[10, 31, 9]</th><th>[10, 30, 9]</th><th>[10, 30, 8]</th><th>[10, 31, 8]</th></tr>
<tr><th>GTX_DUAL:DRP2A</th><th>[10, 31, 23]</th><th>[10, 30, 23]</th><th>[10, 30, 22]</th><th>[10, 31, 22]</th><th>[10, 31, 21]</th><th>[10, 30, 21]</th><th>[10, 30, 20]</th><th>[10, 31, 20]</th><th>[10, 31, 19]</th><th>[10, 30, 19]</th><th>[10, 30, 18]</th><th>[10, 31, 18]</th><th>[10, 31, 17]</th><th>[10, 30, 17]</th><th>[10, 30, 16]</th><th>[10, 31, 16]</th></tr>
<tr><th>GTX_DUAL:DRP2B</th><th>[10, 31, 31]</th><th>[10, 30, 31]</th><th>[10, 30, 30]</th><th>[10, 31, 30]</th><th>[10, 31, 29]</th><th>[10, 30, 29]</th><th>[10, 30, 28]</th><th>[10, 31, 28]</th><th>[10, 31, 27]</th><th>[10, 30, 27]</th><th>[10, 30, 26]</th><th>[10, 31, 26]</th><th>[10, 31, 25]</th><th>[10, 30, 25]</th><th>[10, 30, 24]</th><th>[10, 31, 24]</th></tr>
<tr><th>GTX_DUAL:DRP2C</th><th>[10, 31, 39]</th><th>[10, 30, 39]</th><th>[10, 30, 38]</th><th>[10, 31, 38]</th><th>[10, 31, 37]</th><th>[10, 30, 37]</th><th>[10, 30, 36]</th><th>[10, 31, 36]</th><th>[10, 31, 35]</th><th>[10, 30, 35]</th><th>[10, 30, 34]</th><th>[10, 31, 34]</th><th>[10, 31, 33]</th><th>[10, 30, 33]</th><th>[10, 30, 32]</th><th>[10, 31, 32]</th></tr>
<tr><th>GTX_DUAL:DRP2D</th><th>[10, 31, 47]</th><th>[10, 30, 47]</th><th>[10, 30, 46]</th><th>[10, 31, 46]</th><th>[10, 31, 45]</th><th>[10, 30, 45]</th><th>[10, 30, 44]</th><th>[10, 31, 44]</th><th>[10, 31, 43]</th><th>[10, 30, 43]</th><th>[10, 30, 42]</th><th>[10, 31, 42]</th><th>[10, 31, 41]</th><th>[10, 30, 41]</th><th>[10, 30, 40]</th><th>[10, 31, 40]</th></tr>
<tr><th>GTX_DUAL:DRP2E</th><th>[10, 31, 55]</th><th>[10, 30, 55]</th><th>[10, 30, 54]</th><th>[10, 31, 54]</th><th>[10, 31, 53]</th><th>[10, 30, 53]</th><th>[10, 30, 52]</th><th>[10, 31, 52]</th><th>[10, 31, 51]</th><th>[10, 30, 51]</th><th>[10, 30, 50]</th><th>[10, 31, 50]</th><th>[10, 31, 49]</th><th>[10, 30, 49]</th><th>[10, 30, 48]</th><th>[10, 31, 48]</th></tr>
<tr><th>GTX_DUAL:DRP2F</th><th>[10, 31, 63]</th><th>[10, 30, 63]</th><th>[10, 30, 62]</th><th>[10, 31, 62]</th><th>[10, 31, 61]</th><th>[10, 30, 61]</th><th>[10, 30, 60]</th><th>[10, 31, 60]</th><th>[10, 31, 59]</th><th>[10, 30, 59]</th><th>[10, 30, 58]</th><th>[10, 31, 58]</th><th>[10, 31, 57]</th><th>[10, 30, 57]</th><th>[10, 30, 56]</th><th>[10, 31, 56]</th></tr>
<tr><th>GTX_DUAL:DRP30</th><th>[11, 31, 7]</th><th>[11, 30, 7]</th><th>[11, 30, 6]</th><th>[11, 31, 6]</th><th>[11, 31, 5]</th><th>[11, 30, 5]</th><th>[11, 30, 4]</th><th>[11, 31, 4]</th><th>[11, 31, 3]</th><th>[11, 30, 3]</th><th>[11, 30, 2]</th><th>[11, 31, 2]</th><th>[11, 31, 1]</th><th>[11, 30, 1]</th><th>[11, 30, 0]</th><th>[11, 31, 0]</th></tr>
<tr><th>GTX_DUAL:DRP31</th><th>[11, 31, 15]</th><th>[11, 30, 15]</th><th>[11, 30, 14]</th><th>[11, 31, 14]</th><th>[11, 31, 13]</th><th>[11, 30, 13]</th><th>[11, 30, 12]</th><th>[11, 31, 12]</th><th>[11, 31, 11]</th><th>[11, 30, 11]</th><th>[11, 30, 10]</th><th>[11, 31, 10]</th><th>[11, 31, 9]</th><th>[11, 30, 9]</th><th>[11, 30, 8]</th><th>[11, 31, 8]</th></tr>
<tr><th>GTX_DUAL:DRP32</th><th>[11, 31, 23]</th><th>[11, 30, 23]</th><th>[11, 30, 22]</th><th>[11, 31, 22]</th><th>[11, 31, 21]</th><th>[11, 30, 21]</th><th>[11, 30, 20]</th><th>[11, 31, 20]</th><th>[11, 31, 19]</th><th>[11, 30, 19]</th><th>[11, 30, 18]</th><th>[11, 31, 18]</th><th>[11, 31, 17]</th><th>[11, 30, 17]</th><th>[11, 30, 16]</th><th>[11, 31, 16]</th></tr>
<tr><th>GTX_DUAL:DRP33</th><th>[11, 31, 31]</th><th>[11, 30, 31]</th><th>[11, 30, 30]</th><th>[11, 31, 30]</th><th>[11, 31, 29]</th><th>[11, 30, 29]</th><th>[11, 30, 28]</th><th>[11, 31, 28]</th><th>[11, 31, 27]</th><th>[11, 30, 27]</th><th>[11, 30, 26]</th><th>[11, 31, 26]</th><th>[11, 31, 25]</th><th>[11, 30, 25]</th><th>[11, 30, 24]</th><th>[11, 31, 24]</th></tr>
<tr><th>GTX_DUAL:DRP34</th><th>[11, 31, 39]</th><th>[11, 30, 39]</th><th>[11, 30, 38]</th><th>[11, 31, 38]</th><th>[11, 31, 37]</th><th>[11, 30, 37]</th><th>[11, 30, 36]</th><th>[11, 31, 36]</th><th>[11, 31, 35]</th><th>[11, 30, 35]</th><th>[11, 30, 34]</th><th>[11, 31, 34]</th><th>[11, 31, 33]</th><th>[11, 30, 33]</th><th>[11, 30, 32]</th><th>[11, 31, 32]</th></tr>
<tr><th>GTX_DUAL:DRP35</th><th>[11, 31, 47]</th><th>[11, 30, 47]</th><th>[11, 30, 46]</th><th>[11, 31, 46]</th><th>[11, 31, 45]</th><th>[11, 30, 45]</th><th>[11, 30, 44]</th><th>[11, 31, 44]</th><th>[11, 31, 43]</th><th>[11, 30, 43]</th><th>[11, 30, 42]</th><th>[11, 31, 42]</th><th>[11, 31, 41]</th><th>[11, 30, 41]</th><th>[11, 30, 40]</th><th>[11, 31, 40]</th></tr>
<tr><th>GTX_DUAL:DRP36</th><th>[11, 31, 55]</th><th>[11, 30, 55]</th><th>[11, 30, 54]</th><th>[11, 31, 54]</th><th>[11, 31, 53]</th><th>[11, 30, 53]</th><th>[11, 30, 52]</th><th>[11, 31, 52]</th><th>[11, 31, 51]</th><th>[11, 30, 51]</th><th>[11, 30, 50]</th><th>[11, 31, 50]</th><th>[11, 31, 49]</th><th>[11, 30, 49]</th><th>[11, 30, 48]</th><th>[11, 31, 48]</th></tr>
<tr><th>GTX_DUAL:DRP37</th><th>[11, 31, 63]</th><th>[11, 30, 63]</th><th>[11, 30, 62]</th><th>[11, 31, 62]</th><th>[11, 31, 61]</th><th>[11, 30, 61]</th><th>[11, 30, 60]</th><th>[11, 31, 60]</th><th>[11, 31, 59]</th><th>[11, 30, 59]</th><th>[11, 30, 58]</th><th>[11, 31, 58]</th><th>[11, 31, 57]</th><th>[11, 30, 57]</th><th>[11, 30, 56]</th><th>[11, 31, 56]</th></tr>
<tr><th>GTX_DUAL:DRP38</th><th>[12, 31, 7]</th><th>[12, 30, 7]</th><th>[12, 30, 6]</th><th>[12, 31, 6]</th><th>[12, 31, 5]</th><th>[12, 30, 5]</th><th>[12, 30, 4]</th><th>[12, 31, 4]</th><th>[12, 31, 3]</th><th>[12, 30, 3]</th><th>[12, 30, 2]</th><th>[12, 31, 2]</th><th>[12, 31, 1]</th><th>[12, 30, 1]</th><th>[12, 30, 0]</th><th>[12, 31, 0]</th></tr>
<tr><th>GTX_DUAL:DRP39</th><th>[12, 31, 15]</th><th>[12, 30, 15]</th><th>[12, 30, 14]</th><th>[12, 31, 14]</th><th>[12, 31, 13]</th><th>[12, 30, 13]</th><th>[12, 30, 12]</th><th>[12, 31, 12]</th><th>[12, 31, 11]</th><th>[12, 30, 11]</th><th>[12, 30, 10]</th><th>[12, 31, 10]</th><th>[12, 31, 9]</th><th>[12, 30, 9]</th><th>[12, 30, 8]</th><th>[12, 31, 8]</th></tr>
<tr><th>GTX_DUAL:DRP3A</th><th>[12, 31, 23]</th><th>[12, 30, 23]</th><th>[12, 30, 22]</th><th>[12, 31, 22]</th><th>[12, 31, 21]</th><th>[12, 30, 21]</th><th>[12, 30, 20]</th><th>[12, 31, 20]</th><th>[12, 31, 19]</th><th>[12, 30, 19]</th><th>[12, 30, 18]</th><th>[12, 31, 18]</th><th>[12, 31, 17]</th><th>[12, 30, 17]</th><th>[12, 30, 16]</th><th>[12, 31, 16]</th></tr>
<tr><th>GTX_DUAL:DRP3B</th><th>[12, 31, 31]</th><th>[12, 30, 31]</th><th>[12, 30, 30]</th><th>[12, 31, 30]</th><th>[12, 31, 29]</th><th>[12, 30, 29]</th><th>[12, 30, 28]</th><th>[12, 31, 28]</th><th>[12, 31, 27]</th><th>[12, 30, 27]</th><th>[12, 30, 26]</th><th>[12, 31, 26]</th><th>[12, 31, 25]</th><th>[12, 30, 25]</th><th>[12, 30, 24]</th><th>[12, 31, 24]</th></tr>
<tr><th>GTX_DUAL:DRP3C</th><th>[12, 31, 39]</th><th>[12, 30, 39]</th><th>[12, 30, 38]</th><th>[12, 31, 38]</th><th>[12, 31, 37]</th><th>[12, 30, 37]</th><th>[12, 30, 36]</th><th>[12, 31, 36]</th><th>[12, 31, 35]</th><th>[12, 30, 35]</th><th>[12, 30, 34]</th><th>[12, 31, 34]</th><th>[12, 31, 33]</th><th>[12, 30, 33]</th><th>[12, 30, 32]</th><th>[12, 31, 32]</th></tr>
<tr><th>GTX_DUAL:DRP3D</th><th>[12, 31, 47]</th><th>[12, 30, 47]</th><th>[12, 30, 46]</th><th>[12, 31, 46]</th><th>[12, 31, 45]</th><th>[12, 30, 45]</th><th>[12, 30, 44]</th><th>[12, 31, 44]</th><th>[12, 31, 43]</th><th>[12, 30, 43]</th><th>[12, 30, 42]</th><th>[12, 31, 42]</th><th>[12, 31, 41]</th><th>[12, 30, 41]</th><th>[12, 30, 40]</th><th>[12, 31, 40]</th></tr>
<tr><th>GTX_DUAL:DRP3E</th><th>[12, 31, 55]</th><th>[12, 30, 55]</th><th>[12, 30, 54]</th><th>[12, 31, 54]</th><th>[12, 31, 53]</th><th>[12, 30, 53]</th><th>[12, 30, 52]</th><th>[12, 31, 52]</th><th>[12, 31, 51]</th><th>[12, 30, 51]</th><th>[12, 30, 50]</th><th>[12, 31, 50]</th><th>[12, 31, 49]</th><th>[12, 30, 49]</th><th>[12, 30, 48]</th><th>[12, 31, 48]</th></tr>
<tr><th>GTX_DUAL:DRP3F</th><th>[12, 31, 63]</th><th>[12, 30, 63]</th><th>[12, 30, 62]</th><th>[12, 31, 62]</th><th>[12, 31, 61]</th><th>[12, 30, 61]</th><th>[12, 30, 60]</th><th>[12, 31, 60]</th><th>[12, 31, 59]</th><th>[12, 30, 59]</th><th>[12, 30, 58]</th><th>[12, 31, 58]</th><th>[12, 31, 57]</th><th>[12, 30, 57]</th><th>[12, 30, 56]</th><th>[12, 31, 56]</th></tr>
<tr><th>GTX_DUAL:DRP40</th><th>[13, 31, 7]</th><th>[13, 30, 7]</th><th>[13, 30, 6]</th><th>[13, 31, 6]</th><th>[13, 31, 5]</th><th>[13, 30, 5]</th><th>[13, 30, 4]</th><th>[13, 31, 4]</th><th>[13, 31, 3]</th><th>[13, 30, 3]</th><th>[13, 30, 2]</th><th>[13, 31, 2]</th><th>[13, 31, 1]</th><th>[13, 30, 1]</th><th>[13, 30, 0]</th><th>[13, 31, 0]</th></tr>
<tr><th>GTX_DUAL:DRP41</th><th>[13, 31, 15]</th><th>[13, 30, 15]</th><th>[13, 30, 14]</th><th>[13, 31, 14]</th><th>[13, 31, 13]</th><th>[13, 30, 13]</th><th>[13, 30, 12]</th><th>[13, 31, 12]</th><th>[13, 31, 11]</th><th>[13, 30, 11]</th><th>[13, 30, 10]</th><th>[13, 31, 10]</th><th>[13, 31, 9]</th><th>[13, 30, 9]</th><th>[13, 30, 8]</th><th>[13, 31, 8]</th></tr>
<tr><th>GTX_DUAL:DRP42</th><th>[13, 31, 23]</th><th>[13, 30, 23]</th><th>[13, 30, 22]</th><th>[13, 31, 22]</th><th>[13, 31, 21]</th><th>[13, 30, 21]</th><th>[13, 30, 20]</th><th>[13, 31, 20]</th><th>[13, 31, 19]</th><th>[13, 30, 19]</th><th>[13, 30, 18]</th><th>[13, 31, 18]</th><th>[13, 31, 17]</th><th>[13, 30, 17]</th><th>[13, 30, 16]</th><th>[13, 31, 16]</th></tr>
<tr><th>GTX_DUAL:DRP43</th><th>[13, 31, 31]</th><th>[13, 30, 31]</th><th>[13, 30, 30]</th><th>[13, 31, 30]</th><th>[13, 31, 29]</th><th>[13, 30, 29]</th><th>[13, 30, 28]</th><th>[13, 31, 28]</th><th>[13, 31, 27]</th><th>[13, 30, 27]</th><th>[13, 30, 26]</th><th>[13, 31, 26]</th><th>[13, 31, 25]</th><th>[13, 30, 25]</th><th>[13, 30, 24]</th><th>[13, 31, 24]</th></tr>
<tr><th>GTX_DUAL:DRP44</th><th>[13, 31, 39]</th><th>[13, 30, 39]</th><th>[13, 30, 38]</th><th>[13, 31, 38]</th><th>[13, 31, 37]</th><th>[13, 30, 37]</th><th>[13, 30, 36]</th><th>[13, 31, 36]</th><th>[13, 31, 35]</th><th>[13, 30, 35]</th><th>[13, 30, 34]</th><th>[13, 31, 34]</th><th>[13, 31, 33]</th><th>[13, 30, 33]</th><th>[13, 30, 32]</th><th>[13, 31, 32]</th></tr>
<tr><th>GTX_DUAL:DRP45</th><th>[13, 31, 47]</th><th>[13, 30, 47]</th><th>[13, 30, 46]</th><th>[13, 31, 46]</th><th>[13, 31, 45]</th><th>[13, 30, 45]</th><th>[13, 30, 44]</th><th>[13, 31, 44]</th><th>[13, 31, 43]</th><th>[13, 30, 43]</th><th>[13, 30, 42]</th><th>[13, 31, 42]</th><th>[13, 31, 41]</th><th>[13, 30, 41]</th><th>[13, 30, 40]</th><th>[13, 31, 40]</th></tr>
<tr><th>GTX_DUAL:DRP46</th><th>[13, 31, 55]</th><th>[13, 30, 55]</th><th>[13, 30, 54]</th><th>[13, 31, 54]</th><th>[13, 31, 53]</th><th>[13, 30, 53]</th><th>[13, 30, 52]</th><th>[13, 31, 52]</th><th>[13, 31, 51]</th><th>[13, 30, 51]</th><th>[13, 30, 50]</th><th>[13, 31, 50]</th><th>[13, 31, 49]</th><th>[13, 30, 49]</th><th>[13, 30, 48]</th><th>[13, 31, 48]</th></tr>
<tr><th>GTX_DUAL:DRP47</th><th>[13, 31, 63]</th><th>[13, 30, 63]</th><th>[13, 30, 62]</th><th>[13, 31, 62]</th><th>[13, 31, 61]</th><th>[13, 30, 61]</th><th>[13, 30, 60]</th><th>[13, 31, 60]</th><th>[13, 31, 59]</th><th>[13, 30, 59]</th><th>[13, 30, 58]</th><th>[13, 31, 58]</th><th>[13, 31, 57]</th><th>[13, 30, 57]</th><th>[13, 30, 56]</th><th>[13, 31, 56]</th></tr>
<tr><th>GTX_DUAL:DRP48</th><th>[14, 31, 7]</th><th>[14, 30, 7]</th><th>[14, 30, 6]</th><th>[14, 31, 6]</th><th>[14, 31, 5]</th><th>[14, 30, 5]</th><th>[14, 30, 4]</th><th>[14, 31, 4]</th><th>[14, 31, 3]</th><th>[14, 30, 3]</th><th>[14, 30, 2]</th><th>[14, 31, 2]</th><th>[14, 31, 1]</th><th>[14, 30, 1]</th><th>[14, 30, 0]</th><th>[14, 31, 0]</th></tr>
<tr><th>GTX_DUAL:DRP49</th><th>[14, 31, 15]</th><th>[14, 30, 15]</th><th>[14, 30, 14]</th><th>[14, 31, 14]</th><th>[14, 31, 13]</th><th>[14, 30, 13]</th><th>[14, 30, 12]</th><th>[14, 31, 12]</th><th>[14, 31, 11]</th><th>[14, 30, 11]</th><th>[14, 30, 10]</th><th>[14, 31, 10]</th><th>[14, 31, 9]</th><th>[14, 30, 9]</th><th>[14, 30, 8]</th><th>[14, 31, 8]</th></tr>
<tr><th>GTX_DUAL:DRP4A</th><th>[14, 31, 23]</th><th>[14, 30, 23]</th><th>[14, 30, 22]</th><th>[14, 31, 22]</th><th>[14, 31, 21]</th><th>[14, 30, 21]</th><th>[14, 30, 20]</th><th>[14, 31, 20]</th><th>[14, 31, 19]</th><th>[14, 30, 19]</th><th>[14, 30, 18]</th><th>[14, 31, 18]</th><th>[14, 31, 17]</th><th>[14, 30, 17]</th><th>[14, 30, 16]</th><th>[14, 31, 16]</th></tr>
<tr><th>GTX_DUAL:DRP4B</th><th>[14, 31, 31]</th><th>[14, 30, 31]</th><th>[14, 30, 30]</th><th>[14, 31, 30]</th><th>[14, 31, 29]</th><th>[14, 30, 29]</th><th>[14, 30, 28]</th><th>[14, 31, 28]</th><th>[14, 31, 27]</th><th>[14, 30, 27]</th><th>[14, 30, 26]</th><th>[14, 31, 26]</th><th>[14, 31, 25]</th><th>[14, 30, 25]</th><th>[14, 30, 24]</th><th>[14, 31, 24]</th></tr>
<tr><th>GTX_DUAL:DRP4C</th><th>[14, 31, 39]</th><th>[14, 30, 39]</th><th>[14, 30, 38]</th><th>[14, 31, 38]</th><th>[14, 31, 37]</th><th>[14, 30, 37]</th><th>[14, 30, 36]</th><th>[14, 31, 36]</th><th>[14, 31, 35]</th><th>[14, 30, 35]</th><th>[14, 30, 34]</th><th>[14, 31, 34]</th><th>[14, 31, 33]</th><th>[14, 30, 33]</th><th>[14, 30, 32]</th><th>[14, 31, 32]</th></tr>
<tr><th>GTX_DUAL:DRP4D</th><th>[14, 31, 47]</th><th>[14, 30, 47]</th><th>[14, 30, 46]</th><th>[14, 31, 46]</th><th>[14, 31, 45]</th><th>[14, 30, 45]</th><th>[14, 30, 44]</th><th>[14, 31, 44]</th><th>[14, 31, 43]</th><th>[14, 30, 43]</th><th>[14, 30, 42]</th><th>[14, 31, 42]</th><th>[14, 31, 41]</th><th>[14, 30, 41]</th><th>[14, 30, 40]</th><th>[14, 31, 40]</th></tr>
<tr><th>GTX_DUAL:DRP4E</th><th>[14, 31, 55]</th><th>[14, 30, 55]</th><th>[14, 30, 54]</th><th>[14, 31, 54]</th><th>[14, 31, 53]</th><th>[14, 30, 53]</th><th>[14, 30, 52]</th><th>[14, 31, 52]</th><th>[14, 31, 51]</th><th>[14, 30, 51]</th><th>[14, 30, 50]</th><th>[14, 31, 50]</th><th>[14, 31, 49]</th><th>[14, 30, 49]</th><th>[14, 30, 48]</th><th>[14, 31, 48]</th></tr>
<tr><th>GTX_DUAL:DRP4F</th><th>[14, 31, 63]</th><th>[14, 30, 63]</th><th>[14, 30, 62]</th><th>[14, 31, 62]</th><th>[14, 31, 61]</th><th>[14, 30, 61]</th><th>[14, 30, 60]</th><th>[14, 31, 60]</th><th>[14, 31, 59]</th><th>[14, 30, 59]</th><th>[14, 30, 58]</th><th>[14, 31, 58]</th><th>[14, 31, 57]</th><th>[14, 30, 57]</th><th>[14, 30, 56]</th><th>[14, 31, 56]</th></tr>
<tr><td>Non-inverted</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:CM_TRIM_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CM_TRIM_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:CM_TRIM_0</th><th>[14, 30, 50]</th><th>[14, 31, 50]</th></tr>
<tr><th>GTX_DUAL:CM_TRIM_1</th><th>[5, 31, 13]</th><th>[5, 31, 14]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:MUX.CLKOUT_SOUTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:MUX.CLKOUT_SOUTH</th><th>[5, 31, 35]</th></tr>
<tr><td>CLKOUT_SOUTH_N</td><td>0</td></tr>
<tr><td>CLKPN</td><td>1</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:MUX.CLKOUT_NORTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:MUX.CLKOUT_NORTH</th><th>[5, 31, 36]</th></tr>
<tr><td>CLKOUT_NORTH_S</td><td>0</td></tr>
<tr><td>CLKPN</td><td>1</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:PLL_RXDIVSEL_OUT_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PLL_RXDIVSEL_OUT_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PLL_TXDIVSEL_OUT_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PLL_TXDIVSEL_OUT_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:PLL_RXDIVSEL_OUT_0</th><th>[13, 31, 49]</th><th>[13, 30, 49]</th></tr>
<tr><th>GTX_DUAL:PLL_RXDIVSEL_OUT_1</th><th>[6, 31, 15]</th><th>[6, 31, 16]</th></tr>
<tr><th>GTX_DUAL:PLL_TXDIVSEL_OUT_0</th><th>[13, 31, 48]</th><th>[13, 31, 47]</th></tr>
<tr><th>GTX_DUAL:PLL_TXDIVSEL_OUT_1</th><th>[5, 31, 41]</th><th>[5, 31, 42]</th></tr>
<tr><td>1</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_SLIDE_MODE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_SLIDE_MODE_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:RX_SLIDE_MODE_0</th><th>[13, 30, 13]</th></tr>
<tr><th>GTX_DUAL:RX_SLIDE_MODE_1</th><th>[6, 30, 50]</th></tr>
<tr><td>PCS</td><td>0</td></tr>
<tr><td>PMA</td><td>1</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_STATUS_FMT_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_STATUS_FMT_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:RX_STATUS_FMT_0</th><th>[13, 30, 12]</th></tr>
<tr><th>GTX_DUAL:RX_STATUS_FMT_1</th><th>[6, 30, 51]</th></tr>
<tr><td>PCIE</td><td>0</td></tr>
<tr><td>SATA</td><td>1</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_MAX_LAT_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_MAX_LAT_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_MIN_LAT_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_MIN_LAT_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:SATA_MAX_BURST_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:SATA_MAX_BURST_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:SATA_MAX_INIT_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:SATA_MAX_INIT_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:SATA_MAX_WAKE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:SATA_MAX_WAKE_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:SATA_MIN_BURST_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:SATA_MIN_BURST_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:SATA_MIN_INIT_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:SATA_MIN_INIT_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:SATA_MIN_WAKE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:SATA_MIN_WAKE_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:CLK_COR_MAX_LAT_0</th><th>[12, 31, 10]</th><th>[12, 31, 9]</th><th>[12, 30, 9]</th><th>[12, 30, 8]</th><th>[12, 31, 8]</th><th>[12, 31, 7]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_MAX_LAT_1</th><th>[7, 31, 53]</th><th>[7, 31, 54]</th><th>[7, 30, 54]</th><th>[7, 30, 55]</th><th>[7, 31, 55]</th><th>[7, 31, 56]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_MIN_LAT_0</th><th>[12, 30, 7]</th><th>[12, 30, 6]</th><th>[12, 31, 6]</th><th>[12, 31, 5]</th><th>[12, 30, 5]</th><th>[12, 30, 4]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_MIN_LAT_1</th><th>[7, 30, 56]</th><th>[7, 30, 57]</th><th>[7, 31, 57]</th><th>[7, 31, 58]</th><th>[7, 30, 58]</th><th>[7, 30, 59]</th></tr>
<tr><th>GTX_DUAL:SATA_MAX_BURST_0</th><th>[13, 30, 8]</th><th>[13, 31, 8]</th><th>[13, 31, 7]</th><th>[13, 30, 7]</th><th>[13, 30, 6]</th><th>[13, 31, 6]</th></tr>
<tr><th>GTX_DUAL:SATA_MAX_BURST_1</th><th>[6, 30, 55]</th><th>[6, 31, 55]</th><th>[6, 31, 56]</th><th>[6, 30, 56]</th><th>[6, 30, 57]</th><th>[6, 31, 57]</th></tr>
<tr><th>GTX_DUAL:SATA_MAX_INIT_0</th><th>[13, 31, 5]</th><th>[13, 30, 5]</th><th>[13, 30, 4]</th><th>[13, 31, 4]</th><th>[13, 31, 3]</th><th>[13, 30, 3]</th></tr>
<tr><th>GTX_DUAL:SATA_MAX_INIT_1</th><th>[6, 31, 58]</th><th>[6, 30, 58]</th><th>[6, 30, 59]</th><th>[6, 31, 59]</th><th>[6, 31, 60]</th><th>[6, 30, 60]</th></tr>
<tr><th>GTX_DUAL:SATA_MAX_WAKE_0</th><th>[13, 30, 2]</th><th>[13, 31, 2]</th><th>[13, 31, 1]</th><th>[13, 30, 1]</th><th>[13, 30, 0]</th><th>[13, 31, 0]</th></tr>
<tr><th>GTX_DUAL:SATA_MAX_WAKE_1</th><th>[6, 30, 61]</th><th>[6, 31, 61]</th><th>[6, 31, 62]</th><th>[6, 30, 62]</th><th>[6, 30, 63]</th><th>[6, 31, 63]</th></tr>
<tr><th>GTX_DUAL:SATA_MIN_BURST_0</th><th>[12, 31, 63]</th><th>[12, 30, 63]</th><th>[12, 30, 62]</th><th>[12, 31, 62]</th><th>[12, 31, 61]</th><th>[12, 30, 61]</th></tr>
<tr><th>GTX_DUAL:SATA_MIN_BURST_1</th><th>[7, 31, 0]</th><th>[7, 30, 0]</th><th>[7, 30, 1]</th><th>[7, 31, 1]</th><th>[7, 31, 2]</th><th>[7, 30, 2]</th></tr>
<tr><th>GTX_DUAL:SATA_MIN_INIT_0</th><th>[12, 30, 60]</th><th>[12, 31, 60]</th><th>[12, 31, 59]</th><th>[12, 30, 59]</th><th>[12, 30, 58]</th><th>[12, 31, 58]</th></tr>
<tr><th>GTX_DUAL:SATA_MIN_INIT_1</th><th>[7, 30, 3]</th><th>[7, 31, 3]</th><th>[7, 31, 4]</th><th>[7, 30, 4]</th><th>[7, 30, 5]</th><th>[7, 31, 5]</th></tr>
<tr><th>GTX_DUAL:SATA_MIN_WAKE_0</th><th>[12, 31, 57]</th><th>[12, 30, 57]</th><th>[12, 30, 56]</th><th>[12, 31, 56]</th><th>[12, 31, 55]</th><th>[12, 30, 55]</th></tr>
<tr><th>GTX_DUAL:SATA_MIN_WAKE_1</th><th>[7, 31, 6]</th><th>[7, 30, 6]</th><th>[7, 30, 7]</th><th>[7, 31, 7]</th><th>[7, 31, 8]</th><th>[7, 30, 8]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:PMA_CDR_SCAN_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:PMA_CDR_SCAN_0</th><th>[13, 30, 47]</th><th>[13, 30, 46]</th><th>[13, 31, 46]</th><th>[13, 31, 45]</th><th>[13, 30, 45]</th><th>[13, 30, 44]</th><th>[13, 31, 44]</th><th>[13, 31, 43]</th><th>[13, 30, 43]</th><th>[13, 30, 42]</th><th>[13, 31, 42]</th><th>[13, 31, 41]</th><th>[13, 30, 41]</th><th>[13, 30, 40]</th><th>[13, 31, 40]</th><th>[13, 31, 39]</th><th>[13, 30, 39]</th><th>[13, 30, 38]</th><th>[13, 31, 38]</th><th>[13, 31, 37]</th><th>[13, 30, 37]</th><th>[13, 30, 36]</th><th>[13, 31, 36]</th><th>[13, 31, 35]</th><th>[13, 30, 35]</th><th>[13, 30, 34]</th><th>[13, 31, 34]</th></tr>
<tr><th>GTX_DUAL:PMA_CDR_SCAN_1</th><th>[6, 30, 16]</th><th>[6, 30, 17]</th><th>[6, 31, 17]</th><th>[6, 31, 18]</th><th>[6, 30, 18]</th><th>[6, 30, 19]</th><th>[6, 31, 19]</th><th>[6, 31, 20]</th><th>[6, 30, 20]</th><th>[6, 30, 21]</th><th>[6, 31, 21]</th><th>[6, 31, 22]</th><th>[6, 30, 22]</th><th>[6, 30, 23]</th><th>[6, 31, 23]</th><th>[6, 31, 24]</th><th>[6, 30, 24]</th><th>[6, 30, 25]</th><th>[6, 31, 25]</th><th>[6, 31, 26]</th><th>[6, 30, 26]</th><th>[6, 30, 27]</th><th>[6, 31, 27]</th><th>[6, 31, 28]</th><th>[6, 30, 28]</th><th>[6, 30, 29]</th><th>[6, 31, 29]</th></tr>
<tr><td>Non-inverted</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_LOS_INVALID_INCR_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_LOS_INVALID_INCR_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:RX_LOS_INVALID_INCR_0</th><th>[13, 30, 16]</th><th>[13, 31, 16]</th><th>[13, 31, 15]</th></tr>
<tr><th>GTX_DUAL:RX_LOS_INVALID_INCR_1</th><th>[6, 30, 47]</th><th>[6, 31, 47]</th><th>[6, 31, 48]</th></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>16</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>32</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>64</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>128</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_LOS_THRESHOLD_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_LOS_THRESHOLD_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:RX_LOS_THRESHOLD_0</th><th>[13, 30, 14]</th><th>[13, 31, 14]</th><th>[13, 31, 13]</th></tr>
<tr><th>GTX_DUAL:RX_LOS_THRESHOLD_1</th><th>[6, 30, 49]</th><th>[6, 31, 49]</th><th>[6, 31, 50]</th></tr>
<tr><td>4</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>16</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>32</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>64</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>128</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>256</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>512</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_XCLK_SEL_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:RX_XCLK_SEL_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:RX_XCLK_SEL_0</th><th>[13, 31, 12]</th></tr>
<tr><th>GTX_DUAL:RX_XCLK_SEL_1</th><th>[6, 31, 51]</th></tr>
<tr><td>RXREC</td><td>0</td></tr>
<tr><td>RXUSR</td><td>1</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:TERMINATION_IMP_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TERMINATION_IMP_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:TERMINATION_IMP_0</th><th>[12, 30, 54]</th></tr>
<tr><th>GTX_DUAL:TERMINATION_IMP_1</th><th>[7, 30, 9]</th></tr>
<tr><td>50</td><td>0</td></tr>
<tr><td>75</td><td>1</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_FROM_P2_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:TRANS_TIME_FROM_P2_0</th><th>[12, 31, 54]</th><th>[12, 31, 53]</th><th>[12, 30, 53]</th><th>[12, 30, 52]</th><th>[12, 31, 52]</th><th>[12, 31, 51]</th><th>[12, 30, 51]</th><th>[12, 30, 50]</th><th>[12, 31, 50]</th><th>[12, 31, 49]</th><th>[12, 30, 49]</th><th>[12, 30, 48]</th></tr>
<tr><th>GTX_DUAL:TRANS_TIME_FROM_P2_1</th><th>[7, 31, 9]</th><th>[7, 31, 10]</th><th>[7, 30, 10]</th><th>[7, 30, 11]</th><th>[7, 31, 11]</th><th>[7, 31, 12]</th><th>[7, 30, 12]</th><th>[7, 30, 13]</th><th>[7, 31, 13]</th><th>[7, 31, 14]</th><th>[7, 30, 14]</th><th>[7, 30, 15]</th></tr>
<tr><td>Non-inverted</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:PLL_CP_CFG"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TRANS_TIME_NON_P2_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:PLL_CP_CFG</th><th>[10, 31, 2]</th><th>[10, 30, 2]</th><th>[10, 30, 3]</th><th>[10, 31, 3]</th><th>[10, 31, 4]</th><th>[10, 30, 4]</th><th>[10, 30, 5]</th><th>[10, 31, 5]</th></tr>
<tr><th>GTX_DUAL:TRANS_TIME_NON_P2_0</th><th>[12, 31, 46]</th><th>[12, 31, 45]</th><th>[12, 30, 45]</th><th>[12, 30, 44]</th><th>[12, 31, 44]</th><th>[12, 31, 43]</th><th>[12, 30, 43]</th><th>[12, 30, 42]</th></tr>
<tr><th>GTX_DUAL:TRANS_TIME_NON_P2_1</th><th>[7, 31, 17]</th><th>[7, 31, 18]</th><th>[7, 30, 18]</th><th>[7, 30, 19]</th><th>[7, 31, 19]</th><th>[7, 31, 20]</th><th>[7, 30, 20]</th><th>[7, 30, 21]</th></tr>
<tr><td>Non-inverted</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TX_DETECT_RX_CFG_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:TX_DETECT_RX_CFG_0</th><th>[12, 31, 29]</th><th>[12, 30, 29]</th><th>[12, 30, 28]</th><th>[12, 31, 28]</th><th>[12, 31, 27]</th><th>[12, 30, 27]</th><th>[12, 30, 26]</th><th>[12, 31, 26]</th><th>[12, 31, 25]</th><th>[12, 30, 25]</th><th>[12, 30, 24]</th><th>[12, 31, 24]</th><th>[12, 31, 23]</th><th>[12, 30, 23]</th></tr>
<tr><th>GTX_DUAL:TX_DETECT_RX_CFG_1</th><th>[7, 31, 34]</th><th>[7, 30, 34]</th><th>[7, 30, 35]</th><th>[7, 31, 35]</th><th>[7, 31, 36]</th><th>[7, 30, 36]</th><th>[7, 30, 37]</th><th>[7, 31, 37]</th><th>[7, 31, 38]</th><th>[7, 30, 38]</th><th>[7, 30, 39]</th><th>[7, 31, 39]</th><th>[7, 31, 40]</th><th>[7, 30, 40]</th></tr>
<tr><td>Non-inverted</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_LEN_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_SEQ_LEN_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_ADJ_LEN_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_ADJ_LEN_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_DET_LEN_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_DET_LEN_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_LEN_0</th><th>[12, 31, 14]</th><th>[12, 31, 13]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_SEQ_LEN_1</th><th>[7, 31, 49]</th><th>[7, 31, 50]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_ADJ_LEN_0</th><th>[12, 30, 13]</th><th>[12, 30, 12]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_ADJ_LEN_1</th><th>[7, 30, 50]</th><th>[7, 30, 51]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_DET_LEN_0</th><th>[12, 31, 12]</th><th>[12, 31, 11]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_DET_LEN_1</th><th>[7, 31, 51]</th><th>[7, 31, 52]</th></tr>
<tr><td>1</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:CDR_PH_ADJ_TIME"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_REPEAT_WAIT_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK_COR_REPEAT_WAIT_1"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:DFE_CAL_TIME"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TERMINATION_CTRL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:CDR_PH_ADJ_TIME</th><th>[12, 31, 41]</th><th>[12, 30, 41]</th><th>[12, 30, 40]</th><th>[12, 31, 40]</th><th>[12, 31, 39]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_REPEAT_WAIT_0</th><th>[12, 30, 3]</th><th>[12, 30, 2]</th><th>[12, 31, 2]</th><th>[12, 31, 1]</th><th>[12, 30, 1]</th></tr>
<tr><th>GTX_DUAL:CLK_COR_REPEAT_WAIT_1</th><th>[7, 30, 60]</th><th>[7, 30, 61]</th><th>[7, 31, 61]</th><th>[7, 31, 62]</th><th>[7, 30, 62]</th></tr>
<tr><th>GTX_DUAL:DFE_CAL_TIME</th><th>[12, 30, 33]</th><th>[12, 30, 32]</th><th>[12, 31, 32]</th><th>[12, 31, 31]</th><th>[12, 30, 31]</th></tr>
<tr><th>GTX_DUAL:TERMINATION_CTRL</th><th>[10, 30, 8]</th><th>[10, 30, 9]</th><th>[10, 31, 9]</th><th>[10, 31, 10]</th><th>[10, 30, 10]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:TX_XCLK_SEL_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:TX_XCLK_SEL_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:TX_XCLK_SEL_0</th><th>[12, 31, 20]</th></tr>
<tr><th>GTX_DUAL:TX_XCLK_SEL_1</th><th>[7, 31, 43]</th></tr>
<tr><td>TXOUT</td><td>0</td></tr>
<tr><td>TXUSR</td><td>1</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:OOB_CLK_DIVIDER"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:OOB_CLK_DIVIDER</th><th>[9, 31, 54]</th><th>[9, 30, 54]</th><th>[9, 30, 55]</th></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>6</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>12</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>14</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_MODE_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:CHAN_BOND_MODE_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:CHAN_BOND_MODE_0</th><th>[10, 30, 36]</th><th>[10, 31, 36]</th></tr>
<tr><th>GTX_DUAL:CHAN_BOND_MODE_1</th><th>[9, 30, 27]</th><th>[9, 31, 27]</th></tr>
<tr><td>#OFF</td><td>0</td><td>0</td></tr>
<tr><td>SLAVE</td><td>0</td><td>1</td></tr>
<tr><td>MASTER</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:ALIGN_COMMA_WORD_0"></div>
<div id="bits-xc5v-GTX-GTX_DUAL:ALIGN_COMMA_WORD_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:ALIGN_COMMA_WORD_0</th><th>[10, 31, 30]</th></tr>
<tr><th>GTX_DUAL:ALIGN_COMMA_WORD_1</th><th>[9, 31, 33]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>2</td><td>1</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:CLK25_DIVIDER"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:CLK25_DIVIDER</th><th>[9, 30, 52]</th><th>[9, 30, 53]</th><th>[9, 31, 53]</th></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>5</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>10</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>12</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:PMA_COM_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:PMA_COM_CFG</th><th>[9, 30, 45]</th><th>[10, 30, 19]</th><th>[9, 30, 44]</th><th>[10, 31, 19]</th><th>[9, 30, 47]</th><th>[9, 31, 45]</th><th>[9, 30, 46]</th><th>[9, 31, 46]</th><th>[10, 30, 17]</th><th>[10, 30, 18]</th><th>[10, 31, 17]</th><th>[10, 31, 18]</th><th>[9, 31, 48]</th><th>[10, 30, 16]</th><th>[9, 31, 47]</th><th>[10, 31, 16]</th><th>[9, 30, 40]</th><th>[10, 30, 23]</th><th>[9, 30, 41]</th><th>[10, 31, 23]</th><th>[9, 31, 52]</th><th>[10, 31, 12]</th><th>[9, 31, 51]</th><th>[10, 30, 12]</th><th>[9, 30, 51]</th><th>[10, 30, 13]</th><th>[9, 30, 50]</th><th>[10, 31, 13]</th><th>[9, 31, 49]</th><th>[10, 31, 14]</th><th>[9, 31, 50]</th><th>[10, 30, 14]</th><th>[9, 30, 49]</th><th>[10, 31, 15]</th><th>[9, 30, 48]</th><th>[10, 30, 15]</th><th>[10, 31, 11]</th><th>[14, 30, 19]</th><th>[14, 30, 18]</th><th>[14, 31, 18]</th><th>[14, 31, 17]</th><th>[14, 30, 17]</th><th>[5, 30, 44]</th><th>[5, 30, 45]</th><th>[5, 31, 45]</th><th>[5, 31, 46]</th><th>[5, 30, 46]</th><th>[5, 31, 44]</th><th>[14, 31, 19]</th><th>[12, 30, 19]</th><th>[9, 31, 34]</th><th>[9, 30, 34]</th><th>[9, 30, 35]</th><th>[9, 31, 35]</th><th>[9, 31, 36]</th><th>[9, 30, 36]</th><th>[9, 30, 37]</th><th>[9, 31, 37]</th><th>[9, 31, 38]</th><th>[10, 31, 29]</th><th>[7, 30, 46]</th><th>[10, 31, 25]</th><th>[10, 31, 26]</th><th>[10, 30, 26]</th><th>[10, 31, 27]</th><th>[10, 31, 28]</th><th>[10, 30, 28]</th><th>[10, 30, 29]</th><th>[10, 30, 27]</th></tr>
<tr><td>Non-inverted</td><td>[68]</td><td>[67]</td><td>[66]</td><td>[65]</td><td>[64]</td><td>[63]</td><td>[62]</td><td>[61]</td><td>[60]</td><td>[59]</td><td>[58]</td><td>[57]</td><td>[56]</td><td>[55]</td><td>[54]</td><td>[53]</td><td>[52]</td><td>[51]</td><td>[50]</td><td>[49]</td><td>[48]</td><td>[47]</td><td>[46]</td><td>[45]</td><td>[44]</td><td>[43]</td><td>[42]</td><td>[41]</td><td>[40]</td><td>[39]</td><td>[38]</td><td>[37]</td><td>[36]</td><td>[35]</td><td>[34]</td><td>[33]</td><td>[32]</td><td>[31]</td><td>[30]</td><td>[29]</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:PLL_COM_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:PLL_COM_CFG</th><th>[7, 30, 33]</th><th>[7, 30, 32]</th><th>[7, 31, 32]</th><th>[7, 31, 31]</th><th>[9, 31, 56]</th><th>[9, 30, 56]</th><th>[9, 30, 57]</th><th>[9, 31, 57]</th><th>[9, 31, 58]</th><th>[9, 30, 58]</th><th>[9, 30, 59]</th><th>[9, 31, 59]</th><th>[9, 31, 60]</th><th>[9, 30, 60]</th><th>[9, 30, 61]</th><th>[9, 31, 61]</th><th>[9, 31, 62]</th><th>[9, 30, 62]</th><th>[9, 30, 63]</th><th>[9, 31, 63]</th><th>[10, 31, 0]</th><th>[10, 30, 0]</th><th>[10, 30, 1]</th><th>[10, 31, 1]</th></tr>
<tr><td>Non-inverted</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-GTX-GTX_DUAL:PLL_DIVSEL_FB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_DUAL:PLL_DIVSEL_FB</th><th>[10, 30, 7]</th><th>[10, 31, 7]</th><th>[10, 31, 8]</th><th>[10, 31, 6]</th></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>8</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc5v-GTX-CRC32_0:INV.CRCCLK"></div>
<div id="bits-xc5v-GTX-CRC32_1:INV.CRCCLK"></div>
<div id="bits-xc5v-GTX-CRC32_2:INV.CRCCLK"></div>
<div id="bits-xc5v-GTX-CRC32_3:INV.CRCCLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CRC32_0:INV.CRCCLK</th><th>[20, 18, 15]</th></tr>
<tr><th>CRC32_1:INV.CRCCLK</th><th>[20, 19, 12]</th></tr>
<tr><th>CRC32_2:INV.CRCCLK</th><th>[20, 18, 14]</th></tr>
<tr><th>CRC32_3:INV.CRCCLK</th><th>[20, 18, 13]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="gtp.html" class="btn btn-neutral float-left" title="GTP transceivers" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="config.html" class="btn btn-neutral float-right" title="Configuration registers" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>