/*
 * Copyright (c) 2020ï¼ŒWuklab, UCSD.
 */

#ifndef _LEGO_MEM_REL_NET_H_
#define _LEGO_MEM_REL_NET_H_

#include <uapi/compiler.h>
#include <fpga/fpga_memory_map.h>

/*
 * This depends on MTU.
 */
#define MAX_PACKET_SIZE			(1536)

/*
 * This is the maximum number of unack'ed packets, per-session.
 * By default it is 128 packets / session.
 */
#define WINDOW_SIZE_WIDTH		(7)
#define WINDOW_SIZE			(1 << (WINDOW_SIZE_WIDTH))
#define WINDOW_IDX_MSK			(WINDOW_SIZE - 1)

/*
 * The maximum number of sessions supported by a board.
 * It's all fixed, cannot be swapped.
 */
#define NR_MAX_SESSIONS_PER_NODE	(1024)

/*
 * Per-session Batched Delay ACK.
 * This parameter is used by FPGA side.
 * It's an optimization where we send back an ACK every X packets.
 *
 * This must be smaller than WINDOW_SIZE.
 */
#define NR_BATCHED_PKT_PER_ACK_FPGA	(99)

#define LEGOMEM_PORT			(1234)

/*
 * gbn header format:
 * | pkt_type | seqnum | ses_id |
 * |0	     7|8     39|40    63|
 */
#define PKT_TYPE_SIZE_BYTE	(1)
#define PKT_TYPE_WIDTH		(PKT_TYPE_SIZE_BYTE * 8)
#define SEQ_SIZE_BYTE		(4)
#define SEQ_WIDTH		(SEQ_SIZE_BYTE * 8)
#define SES_ID_SIZE_BYTE	(7 - SEQ_SIZE_BYTE)
#define SES_ID_WIDTH		(SES_ID_SIZE_BYTE * 8)

#define PKT_TYPE_OFFSET		(0)
#define SEQ_OFFSET		(PKT_TYPE_WIDTH)
#define SES_ID_OFFSET		(SEQ_OFFSET + SEQ_WIDTH)

/*
 * session id format:
 * | src slot id | dest slot id |
 * |0		9|10	      19| (local offset)
 * |40	       49|50	      59| (global offset)
 */
#define SLOT_ID_WIDTH		(10)
#define SRC_SLOT_OFFSET		(SES_ID_OFFSET)
#define DEST_SLOT_OFFSET	(SES_ID_OFFSET + SLOT_ID_WIDTH)

/*
 * subnet: 192.168.0.0/48
 */
#define SUBNET			(0xc0a80000)
#define SUBNET_MASK		(0xffff0000)

/*
 * attention: don't make retrans_timeout_cycle less than 1
 */
#define RETRANS_TIMEOUT_US	(4000)
#define FREQUENCY_MHZ		(250)
#define CYCLE_TIME_NS		(1000 / FREQUENCY_MHZ)
#define RETRANS_TIMEOUT_CYCLE	(DIV_ROUND_UP(RETRANS_TIMEOUT_US * 1000, CYCLE_TIME_NS))

/*
 * buff starts at 1GB
 */
#define BUFF_ADDRESS_START	(0x504000000)

enum gbn_pkt_type {
	GBN_PKT_ACK = 1,
	GBN_PKT_NACK = 2,
	GBN_PKT_DATA = 3,
};

/*
 * From SoC to FPGA GBN stack
 * FPGA side setup_manager
 */
enum gbn_conn_set_type {
	GBN_SOC2FPGA_SET_TYPE_OPEN = 1,
	GBN_SOC2FPGA_SET_TYPE_CLOSE
};

#endif /* _LEGO_MEM_REL_NET_H_ */
