#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 14 13:05:17 2021

#Implementation: Led8Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\ksenia\Led8Test\Led8Test.v" (library work)
@I:"D:\projects\FPGA\ksenia\Led8Test\Led8Test.v":"D:\projects\FPGA\ksenia\Led8Test\spi_slave.v" (library work)
@I:"D:\projects\FPGA\ksenia\Led8Test\Led8Test.v":"D:\projects\FPGA\ksenia\Led8Test\uart_receiver.v" (library work)
@W: CG679 :"D:\projects\FPGA\ksenia\Led8Test\spi_slave.v":1:7:1:15|Previous module with same name spi_slave
@N: CG1223 :"D:\projects\FPGA\ksenia\Led8Test\spi_slave.v":1:7:1:15|Setting "set_option -allow_duplicate_modules 1" in project file allows duplicate modules
@E: CG855 :"D:\projects\FPGA\ksenia\Led8Test\spi_slave.v":1:7:1:15|Duplicate module name spi_slave
@W: CG679 :"D:\projects\FPGA\ksenia\Led8Test\uart_receiver.v":1:7:1:23|Previous module with same name uart_receiver_mod
@N: CG1223 :"D:\projects\FPGA\ksenia\Led8Test\uart_receiver.v":1:7:1:23|Setting "set_option -allow_duplicate_modules 1" in project file allows duplicate modules
@E: CG855 :"D:\projects\FPGA\ksenia\Led8Test\uart_receiver.v":1:7:1:23|Duplicate module name uart_receiver_mod
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 14 13:05:17 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 14 13:05:17 2021

###########################################################]
