// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "08/13/2021 00:18:16"

// 
// Device: Altera 10CL016YU256C8G Package UFBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU_Design (
	rdreq,
	Clock,
	wrreq,
	ACC_output,
	an,
	reset,
	sseg);
output 	rdreq;
input 	Clock;
output 	wrreq;
output 	[15:0] ACC_output;
output 	[3:0] an;
input 	reset;
output 	[6:0] sseg;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rdreq~output_o ;
wire \wrreq~output_o ;
wire \ACC_output[15]~output_o ;
wire \ACC_output[14]~output_o ;
wire \ACC_output[13]~output_o ;
wire \ACC_output[12]~output_o ;
wire \ACC_output[11]~output_o ;
wire \ACC_output[10]~output_o ;
wire \ACC_output[9]~output_o ;
wire \ACC_output[8]~output_o ;
wire \ACC_output[7]~output_o ;
wire \ACC_output[6]~output_o ;
wire \ACC_output[5]~output_o ;
wire \ACC_output[4]~output_o ;
wire \ACC_output[3]~output_o ;
wire \ACC_output[2]~output_o ;
wire \ACC_output[1]~output_o ;
wire \ACC_output[0]~output_o ;
wire \an[3]~output_o ;
wire \an[2]~output_o ;
wire \an[1]~output_o ;
wire \an[0]~output_o ;
wire \sseg[6]~output_o ;
wire \sseg[5]~output_o ;
wire \sseg[4]~output_o ;
wire \sseg[3]~output_o ;
wire \sseg[2]~output_o ;
wire \sseg[1]~output_o ;
wire \sseg[0]~output_o ;
wire \Clock~input_o ;
wire \inst6|Add0~0_combout ;
wire \inst6|count~0_combout ;
wire \inst6|Add0~1 ;
wire \inst6|Add0~2_combout ;
wire \inst6|count~1_combout ;
wire \inst6|Add0~3 ;
wire \inst6|Add0~4_combout ;
wire \inst6|Add0~5 ;
wire \inst6|Add0~6_combout ;
wire \inst6|count~2_combout ;
wire \inst6|Equal0~0_combout ;
wire \inst6|Add0~7 ;
wire \inst6|Add0~8_combout ;
wire \inst6|Add0~9 ;
wire \inst6|Add0~10_combout ;
wire \inst6|Add0~11 ;
wire \inst6|Add0~12_combout ;
wire \inst6|Add0~13 ;
wire \inst6|Add0~14_combout ;
wire \inst6|Equal0~1_combout ;
wire \inst6|Add0~15 ;
wire \inst6|Add0~16_combout ;
wire \inst6|Add0~17 ;
wire \inst6|Add0~18_combout ;
wire \inst6|count~3_combout ;
wire \inst6|Add0~19 ;
wire \inst6|Add0~20_combout ;
wire \inst6|count~4_combout ;
wire \inst6|Add0~21 ;
wire \inst6|Add0~22_combout ;
wire \inst6|count~5_combout ;
wire \inst6|Equal0~2_combout ;
wire \inst6|Add0~23 ;
wire \inst6|Add0~24_combout ;
wire \inst6|count~6_combout ;
wire \inst6|Add0~25 ;
wire \inst6|Add0~26_combout ;
wire \inst6|count~7_combout ;
wire \inst6|Add0~27 ;
wire \inst6|Add0~28_combout ;
wire \inst6|count~8_combout ;
wire \inst6|Add0~29 ;
wire \inst6|Add0~30_combout ;
wire \inst6|count~9_combout ;
wire \inst6|Equal0~3_combout ;
wire \inst6|Equal0~4_combout ;
wire \inst6|tick~q ;
wire \inst10|Add0~0_combout ;
wire \inst10|Add0~1 ;
wire \inst10|Add0~2_combout ;
wire \inst10|count~0_combout ;
wire \inst10|Add0~3 ;
wire \inst10|Add0~4_combout ;
wire \inst10|Add0~5 ;
wire \inst10|Add0~6_combout ;
wire \inst10|count~1_combout ;
wire \inst10|Equal0~0_combout ;
wire \inst10|Add0~7 ;
wire \inst10|Add0~8_combout ;
wire \inst10|count~2_combout ;
wire \inst10|Add0~9 ;
wire \inst10|Add0~10_combout ;
wire \inst10|count~3_combout ;
wire \inst10|Add0~11 ;
wire \inst10|Add0~12_combout ;
wire \inst10|count~4_combout ;
wire \inst10|Add0~13 ;
wire \inst10|Add0~14_combout ;
wire \inst10|count~5_combout ;
wire \inst10|Equal0~1_combout ;
wire \inst10|Add0~15 ;
wire \inst10|Add0~16_combout ;
wire \inst10|count~6_combout ;
wire \inst10|Add0~17 ;
wire \inst10|Add0~18_combout ;
wire \inst10|count~7_combout ;
wire \inst10|Add0~19 ;
wire \inst10|Add0~20_combout ;
wire \inst10|count~8_combout ;
wire \inst10|Add0~21 ;
wire \inst10|Add0~22_combout ;
wire \inst10|count~9_combout ;
wire \inst10|Equal0~2_combout ;
wire \inst10|Add0~23 ;
wire \inst10|Add0~24_combout ;
wire \inst10|count~10_combout ;
wire \inst10|Add0~25 ;
wire \inst10|Add0~26_combout ;
wire \inst10|count~11_combout ;
wire \inst10|Add0~27 ;
wire \inst10|Add0~28_combout ;
wire \inst10|count~12_combout ;
wire \inst10|Add0~29 ;
wire \inst10|Add0~30_combout ;
wire \inst10|count~13_combout ;
wire \inst10|Equal0~3_combout ;
wire \inst10|Equal0~4_combout ;
wire \inst10|tick~q ;
wire \statemachine|FETCH~0_combout ;
wire \inst|inst~q ;
wire \ALU|auto_generated|_~2_combout ;
wire \ALU|auto_generated|result_int[0]~1_cout ;
wire \ALU|auto_generated|result_int[1]~2_combout ;
wire \MUX2|$00000|auto_generated|result_node[14]~0_combout ;
wire \MUX2|$00000|auto_generated|result_node[0]~4_combout ;
wire \PC|auto_generated|counter_comb_bita0~combout ;
wire \ALU|auto_generated|_~1_combout ;
wire \ALU|auto_generated|result_int[14]~29 ;
wire \ALU|auto_generated|result_int[15]~30_combout ;
wire \acc|dffs[14]~0_combout ;
wire \inst7|acc_en~0_combout ;
wire \MUX2|$00000|auto_generated|result_node[12]~3_combout ;
wire \inst7|acc_sload~5_combout ;
wire \inst7|acc_en~combout ;
wire \inst1|EQ~0_combout ;
wire \inst1|EQ~1_combout ;
wire \inst1|EQ~2_combout ;
wire \inst1|EQ~3_combout ;
wire \inst1|EQ~4_combout ;
wire \inst7|cnt_en~0_combout ;
wire \inst7|PC_sload~0_combout ;
wire \inst7|PC_sload~1_combout ;
wire \inst7|PC_sload~2_combout ;
wire \inst7|PC_sload~3_combout ;
wire \inst7|cnt_en~1_combout ;
wire \inst7|cnt_en~2_combout ;
wire \PC|auto_generated|_~0_combout ;
wire \MUX1|$00000|auto_generated|result_node[0]~0_combout ;
wire \MUX2|$00000|auto_generated|result_node[1]~5_combout ;
wire \PC|auto_generated|counter_comb_bita0~COUT ;
wire \PC|auto_generated|counter_comb_bita1~combout ;
wire \MUX1|$00000|auto_generated|result_node[1]~1_combout ;
wire \MUX2|$00000|auto_generated|result_node[2]~6_combout ;
wire \PC|auto_generated|counter_comb_bita1~COUT ;
wire \PC|auto_generated|counter_comb_bita2~combout ;
wire \MUX1|$00000|auto_generated|result_node[2]~2_combout ;
wire \MUX2|$00000|auto_generated|result_node[3]~7_combout ;
wire \PC|auto_generated|counter_comb_bita2~COUT ;
wire \PC|auto_generated|counter_comb_bita3~combout ;
wire \MUX1|$00000|auto_generated|result_node[3]~3_combout ;
wire \MUX2|$00000|auto_generated|result_node[4]~8_combout ;
wire \PC|auto_generated|counter_comb_bita3~COUT ;
wire \PC|auto_generated|counter_comb_bita4~combout ;
wire \MUX1|$00000|auto_generated|result_node[4]~4_combout ;
wire \MUX2|$00000|auto_generated|result_node[5]~9_combout ;
wire \PC|auto_generated|counter_comb_bita4~COUT ;
wire \PC|auto_generated|counter_comb_bita5~combout ;
wire \MUX1|$00000|auto_generated|result_node[5]~5_combout ;
wire \MUX2|$00000|auto_generated|result_node[6]~10_combout ;
wire \PC|auto_generated|counter_comb_bita5~COUT ;
wire \PC|auto_generated|counter_comb_bita6~combout ;
wire \MUX1|$00000|auto_generated|result_node[6]~6_combout ;
wire \MUX2|$00000|auto_generated|result_node[7]~11_combout ;
wire \PC|auto_generated|counter_comb_bita6~COUT ;
wire \PC|auto_generated|counter_comb_bita7~combout ;
wire \MUX1|$00000|auto_generated|result_node[7]~7_combout ;
wire \MUX2|$00000|auto_generated|result_node[8]~12_combout ;
wire \PC|auto_generated|counter_comb_bita7~COUT ;
wire \PC|auto_generated|counter_comb_bita8~combout ;
wire \MUX1|$00000|auto_generated|result_node[8]~8_combout ;
wire \MUX2|$00000|auto_generated|result_node[9]~13_combout ;
wire \PC|auto_generated|counter_comb_bita8~COUT ;
wire \PC|auto_generated|counter_comb_bita9~combout ;
wire \MUX1|$00000|auto_generated|result_node[9]~9_combout ;
wire \MUX2|$00000|auto_generated|result_node[10]~14_combout ;
wire \PC|auto_generated|counter_comb_bita9~COUT ;
wire \PC|auto_generated|counter_comb_bita10~combout ;
wire \MUX1|$00000|auto_generated|result_node[10]~10_combout ;
wire \MUX2|$00000|auto_generated|result_node[11]~15_combout ;
wire \PC|auto_generated|counter_comb_bita10~COUT ;
wire \PC|auto_generated|counter_comb_bita11~combout ;
wire \MUX1|$00000|auto_generated|result_node[11]~11_combout ;
wire \MUX2|$00000|auto_generated|result_node[15]~1_combout ;
wire \inst7|sel3~1_combout ;
wire \acc|dffs[0]~14_combout ;
wire \ALU|auto_generated|_~15_combout ;
wire \ALU|auto_generated|result_int[1]~3 ;
wire \ALU|auto_generated|result_int[2]~4_combout ;
wire \acc|dffs[1]~13_combout ;
wire \ALU|auto_generated|_~14_combout ;
wire \ALU|auto_generated|result_int[2]~5 ;
wire \ALU|auto_generated|result_int[3]~6_combout ;
wire \acc|dffs[2]~12_combout ;
wire \ALU|auto_generated|_~13_combout ;
wire \ALU|auto_generated|result_int[3]~7 ;
wire \ALU|auto_generated|result_int[4]~8_combout ;
wire \acc|dffs[3]~11_combout ;
wire \ALU|auto_generated|_~12_combout ;
wire \ALU|auto_generated|result_int[4]~9 ;
wire \ALU|auto_generated|result_int[5]~10_combout ;
wire \acc|dffs[4]~10_combout ;
wire \ALU|auto_generated|_~11_combout ;
wire \ALU|auto_generated|result_int[5]~11 ;
wire \ALU|auto_generated|result_int[6]~12_combout ;
wire \acc|dffs[5]~9_combout ;
wire \ALU|auto_generated|_~10_combout ;
wire \ALU|auto_generated|result_int[6]~13 ;
wire \ALU|auto_generated|result_int[7]~14_combout ;
wire \acc|dffs[6]~8_combout ;
wire \ALU|auto_generated|_~9_combout ;
wire \ALU|auto_generated|result_int[7]~15 ;
wire \ALU|auto_generated|result_int[8]~16_combout ;
wire \acc|dffs[7]~7_combout ;
wire \ALU|auto_generated|_~8_combout ;
wire \ALU|auto_generated|result_int[8]~17 ;
wire \ALU|auto_generated|result_int[9]~18_combout ;
wire \acc|dffs[8]~6_combout ;
wire \ALU|auto_generated|_~7_combout ;
wire \ALU|auto_generated|result_int[9]~19 ;
wire \ALU|auto_generated|result_int[10]~20_combout ;
wire \acc|dffs[9]~5_combout ;
wire \ALU|auto_generated|_~6_combout ;
wire \ALU|auto_generated|result_int[10]~21 ;
wire \ALU|auto_generated|result_int[11]~22_combout ;
wire \acc|dffs[10]~4_combout ;
wire \ALU|auto_generated|_~5_combout ;
wire \ALU|auto_generated|result_int[11]~23 ;
wire \ALU|auto_generated|result_int[12]~24_combout ;
wire \acc|dffs[11]~3_combout ;
wire \ALU|auto_generated|_~4_combout ;
wire \ALU|auto_generated|result_int[12]~25 ;
wire \ALU|auto_generated|result_int[13]~27 ;
wire \ALU|auto_generated|result_int[14]~28_combout ;
wire \acc|dffs[13]~1_combout ;
wire \MUX2|$00000|auto_generated|result_node[13]~2_combout ;
wire \inst7|ADD~0_combout ;
wire \ALU|auto_generated|_~3_combout ;
wire \ALU|auto_generated|result_int[13]~26_combout ;
wire \acc|dffs[12]~2_combout ;
wire \inst7|WRen~0_combout ;
wire \statemachine|NS[1]~0_combout ;
wire \statemachine|NS[1]~1_combout ;
wire \inst|inst1~q ;
wire \inst7|sel3~0_combout ;
wire \inst7|acc_sload~4_combout ;
wire \ALU|auto_generated|_~0_combout ;
wire \ALU|auto_generated|result_int[15]~31 ;
wire \ALU|auto_generated|result_int[16]~32_combout ;
wire \ALU|auto_generated|op_1~0_combout ;
wire \ALU|auto_generated|op_1~1_combout ;
wire \inst2|regN[0]~51_combout ;
wire \reset~input_o ;
wire \inst2|regN[1]~17_combout ;
wire \inst2|regN[1]~18 ;
wire \inst2|regN[2]~19_combout ;
wire \inst2|regN[2]~20 ;
wire \inst2|regN[3]~21_combout ;
wire \inst2|regN[3]~22 ;
wire \inst2|regN[4]~23_combout ;
wire \inst2|regN[4]~24 ;
wire \inst2|regN[5]~25_combout ;
wire \inst2|regN[5]~26 ;
wire \inst2|regN[6]~27_combout ;
wire \inst2|regN[6]~28 ;
wire \inst2|regN[7]~29_combout ;
wire \inst2|regN[7]~30 ;
wire \inst2|regN[8]~31_combout ;
wire \inst2|regN[8]~32 ;
wire \inst2|regN[9]~33_combout ;
wire \inst2|regN[9]~34 ;
wire \inst2|regN[10]~35_combout ;
wire \inst2|regN[10]~36 ;
wire \inst2|regN[11]~37_combout ;
wire \inst2|regN[11]~38 ;
wire \inst2|regN[12]~39_combout ;
wire \inst2|regN[12]~40 ;
wire \inst2|regN[13]~41_combout ;
wire \inst2|regN[13]~42 ;
wire \inst2|regN[14]~43_combout ;
wire \inst2|regN[14]~44 ;
wire \inst2|regN[15]~45_combout ;
wire \inst2|regN[15]~46 ;
wire \inst2|regN[16]~47_combout ;
wire \inst2|regN[16]~48 ;
wire \inst2|regN[17]~49_combout ;
wire \inst2|Decoder0~0_combout ;
wire \inst2|Decoder0~1_combout ;
wire \inst2|Decoder0~2_combout ;
wire \inst2|Decoder0~3_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24~portbdataout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT ;
wire \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12~portbdataout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8~portbdataout ;
wire \inst2|Mux3~0_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28~portbdataout ;
wire \inst2|Mux3~1_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16~portbdataout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4~portbdataout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0~portbdataout ;
wire \inst2|Mux3~2_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20~portbdataout ;
wire \inst2|Mux3~3_combout ;
wire \inst2|Mux3~4_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25~portbdataout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13~portbdataout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9~portbdataout ;
wire \inst2|Mux2~0_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29~portbdataout ;
wire \inst2|Mux2~1_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17~portbdataout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5~portbdataout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1~portbdataout ;
wire \inst2|Mux2~2_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21~portbdataout ;
wire \inst2|Mux2~3_combout ;
wire \inst2|Mux2~4_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14~portbdataout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26~portbdataout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10~portbdataout ;
wire \inst2|Mux1~0_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30~portbdataout ;
wire \inst2|Mux1~1_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18~portbdataout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6~portbdataout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2~portbdataout ;
wire \inst2|Mux1~2_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22~portbdataout ;
wire \inst2|Mux1~3_combout ;
wire \inst2|Mux1~4_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15~portbdataout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27~portbdataout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11~portbdataout ;
wire \inst2|Mux0~0_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31~portbdataout ;
wire \inst2|Mux0~1_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19~portbdataout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7~portbdataout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3~portbdataout ;
wire \inst2|Mux0~2_combout ;
wire \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23~portbdataout ;
wire \inst2|Mux0~3_combout ;
wire \inst2|Mux0~4_combout ;
wire \inst2|WideOr0~0_combout ;
wire \inst2|WideOr1~0_combout ;
wire \inst2|WideOr2~0_combout ;
wire \inst2|WideOr3~0_combout ;
wire \inst2|WideOr4~0_combout ;
wire \inst2|WideOr5~0_combout ;
wire \inst2|WideOr6~0_combout ;
wire [15:0] \inst10|count ;
wire [15:0] \acc|dffs ;
wire [15:0] \IR1|dffs ;
wire [15:0] \inst6|count ;
wire [17:0] \inst2|regN ;
wire [15:0] \RAM|altsyncram_component|auto_generated|q_a ;
wire [11:0] \PC|auto_generated|counter_reg_bit ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b ;
wire [13:0] \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [1:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node ;
wire [13:0] \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [13:0] \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;

wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23~portbdataout  = \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [14] = \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [15] = \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [13] = \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [12] = \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [11] = \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [10] = \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [9] = \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [8] = \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [7] = \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [6] = \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [5] = \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [4] = \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [3] = \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [2] = \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [1] = \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [0] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cyclone10lp_io_obuf \rdreq~output (
	.i(\inst6|tick~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rdreq~output_o ),
	.obar());
// synopsys translate_off
defparam \rdreq~output .bus_hold = "false";
defparam \rdreq~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \wrreq~output (
	.i(\inst10|tick~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wrreq~output_o ),
	.obar());
// synopsys translate_off
defparam \wrreq~output .bus_hold = "false";
defparam \wrreq~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \ACC_output[15]~output (
	.i(\acc|dffs [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[15]~output .bus_hold = "false";
defparam \ACC_output[15]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \ACC_output[14]~output (
	.i(\acc|dffs [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[14]~output .bus_hold = "false";
defparam \ACC_output[14]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \ACC_output[13]~output (
	.i(\acc|dffs [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[13]~output .bus_hold = "false";
defparam \ACC_output[13]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \ACC_output[12]~output (
	.i(\acc|dffs [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[12]~output .bus_hold = "false";
defparam \ACC_output[12]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \ACC_output[11]~output (
	.i(\acc|dffs [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[11]~output .bus_hold = "false";
defparam \ACC_output[11]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \ACC_output[10]~output (
	.i(\acc|dffs [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[10]~output .bus_hold = "false";
defparam \ACC_output[10]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \ACC_output[9]~output (
	.i(\acc|dffs [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[9]~output .bus_hold = "false";
defparam \ACC_output[9]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \ACC_output[8]~output (
	.i(\acc|dffs [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[8]~output .bus_hold = "false";
defparam \ACC_output[8]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \ACC_output[7]~output (
	.i(\acc|dffs [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[7]~output .bus_hold = "false";
defparam \ACC_output[7]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \ACC_output[6]~output (
	.i(\acc|dffs [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[6]~output .bus_hold = "false";
defparam \ACC_output[6]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \ACC_output[5]~output (
	.i(\acc|dffs [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[5]~output .bus_hold = "false";
defparam \ACC_output[5]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \ACC_output[4]~output (
	.i(\acc|dffs [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[4]~output .bus_hold = "false";
defparam \ACC_output[4]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \ACC_output[3]~output (
	.i(\acc|dffs [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[3]~output .bus_hold = "false";
defparam \ACC_output[3]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \ACC_output[2]~output (
	.i(\acc|dffs [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[2]~output .bus_hold = "false";
defparam \ACC_output[2]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \ACC_output[1]~output (
	.i(\acc|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[1]~output .bus_hold = "false";
defparam \ACC_output[1]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \ACC_output[0]~output (
	.i(\acc|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[0]~output .bus_hold = "false";
defparam \ACC_output[0]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \an[3]~output (
	.i(\inst2|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\an[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \an[3]~output .bus_hold = "false";
defparam \an[3]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \an[2]~output (
	.i(\inst2|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\an[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \an[2]~output .bus_hold = "false";
defparam \an[2]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \an[1]~output (
	.i(\inst2|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\an[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \an[1]~output .bus_hold = "false";
defparam \an[1]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \an[0]~output (
	.i(!\inst2|Decoder0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\an[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \an[0]~output .bus_hold = "false";
defparam \an[0]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \sseg[6]~output (
	.i(!\inst2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sseg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sseg[6]~output .bus_hold = "false";
defparam \sseg[6]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \sseg[5]~output (
	.i(\inst2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sseg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sseg[5]~output .bus_hold = "false";
defparam \sseg[5]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \sseg[4]~output (
	.i(\inst2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sseg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sseg[4]~output .bus_hold = "false";
defparam \sseg[4]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \sseg[3]~output (
	.i(\inst2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sseg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sseg[3]~output .bus_hold = "false";
defparam \sseg[3]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \sseg[2]~output (
	.i(\inst2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sseg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sseg[2]~output .bus_hold = "false";
defparam \sseg[2]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \sseg[1]~output (
	.i(\inst2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sseg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sseg[1]~output .bus_hold = "false";
defparam \sseg[1]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_obuf \sseg[0]~output (
	.i(\inst2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sseg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sseg[0]~output .bus_hold = "false";
defparam \sseg[0]~output .open_drain_output = "false";
// synopsys translate_on

cyclone10lp_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Add0~0 (
// Equation(s):
// \inst6|Add0~0_combout  = \inst6|count [0] $ (VCC)
// \inst6|Add0~1  = CARRY(\inst6|count [0])

	.dataa(\inst6|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst6|Add0~0_combout ),
	.cout(\inst6|Add0~1 ));
// synopsys translate_off
defparam \inst6|Add0~0 .lut_mask = 16'h55AA;
defparam \inst6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|count~0 (
// Equation(s):
// \inst6|count~0_combout  = (\inst6|Add0~0_combout  & !\inst6|Equal0~4_combout )

	.dataa(\inst6|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|count~0 .lut_mask = 16'h00AA;
defparam \inst6|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|count[0] (
	.clk(\Clock~input_o ),
	.d(\inst6|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[0] .is_wysiwyg = "true";
defparam \inst6|count[0] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Add0~2 (
// Equation(s):
// \inst6|Add0~2_combout  = (\inst6|count [1] & (\inst6|Add0~1  & VCC)) # (!\inst6|count [1] & (!\inst6|Add0~1 ))
// \inst6|Add0~3  = CARRY((!\inst6|count [1] & !\inst6|Add0~1 ))

	.dataa(\inst6|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~1 ),
	.combout(\inst6|Add0~2_combout ),
	.cout(\inst6|Add0~3 ));
// synopsys translate_off
defparam \inst6|Add0~2 .lut_mask = 16'hA505;
defparam \inst6|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|count~1 (
// Equation(s):
// \inst6|count~1_combout  = (\inst6|Add0~2_combout  & !\inst6|Equal0~4_combout )

	.dataa(\inst6|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|count~1 .lut_mask = 16'h00AA;
defparam \inst6|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|count[1] (
	.clk(\Clock~input_o ),
	.d(\inst6|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[1] .is_wysiwyg = "true";
defparam \inst6|count[1] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Add0~4 (
// Equation(s):
// \inst6|Add0~4_combout  = (\inst6|count [2] & ((GND) # (!\inst6|Add0~3 ))) # (!\inst6|count [2] & (\inst6|Add0~3  $ (GND)))
// \inst6|Add0~5  = CARRY((\inst6|count [2]) # (!\inst6|Add0~3 ))

	.dataa(\inst6|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~3 ),
	.combout(\inst6|Add0~4_combout ),
	.cout(\inst6|Add0~5 ));
// synopsys translate_off
defparam \inst6|Add0~4 .lut_mask = 16'h5AAF;
defparam \inst6|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst6|count[2] (
	.clk(\Clock~input_o ),
	.d(\inst6|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[2] .is_wysiwyg = "true";
defparam \inst6|count[2] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Add0~6 (
// Equation(s):
// \inst6|Add0~6_combout  = (\inst6|count [3] & (\inst6|Add0~5  & VCC)) # (!\inst6|count [3] & (!\inst6|Add0~5 ))
// \inst6|Add0~7  = CARRY((!\inst6|count [3] & !\inst6|Add0~5 ))

	.dataa(\inst6|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~5 ),
	.combout(\inst6|Add0~6_combout ),
	.cout(\inst6|Add0~7 ));
// synopsys translate_off
defparam \inst6|Add0~6 .lut_mask = 16'hA505;
defparam \inst6|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|count~2 (
// Equation(s):
// \inst6|count~2_combout  = (\inst6|Add0~6_combout  & !\inst6|Equal0~4_combout )

	.dataa(\inst6|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|count~2 .lut_mask = 16'h00AA;
defparam \inst6|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|count[3] (
	.clk(\Clock~input_o ),
	.d(\inst6|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[3] .is_wysiwyg = "true";
defparam \inst6|count[3] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Equal0~0 (
// Equation(s):
// \inst6|Equal0~0_combout  = (!\inst6|count [0] & (!\inst6|count [1] & (!\inst6|count [2] & !\inst6|count [3])))

	.dataa(\inst6|count [0]),
	.datab(\inst6|count [1]),
	.datac(\inst6|count [2]),
	.datad(\inst6|count [3]),
	.cin(gnd),
	.combout(\inst6|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~0 .lut_mask = 16'h0001;
defparam \inst6|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Add0~8 (
// Equation(s):
// \inst6|Add0~8_combout  = (\inst6|count [4] & ((GND) # (!\inst6|Add0~7 ))) # (!\inst6|count [4] & (\inst6|Add0~7  $ (GND)))
// \inst6|Add0~9  = CARRY((\inst6|count [4]) # (!\inst6|Add0~7 ))

	.dataa(\inst6|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~7 ),
	.combout(\inst6|Add0~8_combout ),
	.cout(\inst6|Add0~9 ));
// synopsys translate_off
defparam \inst6|Add0~8 .lut_mask = 16'h5AAF;
defparam \inst6|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst6|count[4] (
	.clk(\Clock~input_o ),
	.d(\inst6|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[4] .is_wysiwyg = "true";
defparam \inst6|count[4] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Add0~10 (
// Equation(s):
// \inst6|Add0~10_combout  = (\inst6|count [5] & (\inst6|Add0~9  & VCC)) # (!\inst6|count [5] & (!\inst6|Add0~9 ))
// \inst6|Add0~11  = CARRY((!\inst6|count [5] & !\inst6|Add0~9 ))

	.dataa(\inst6|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~9 ),
	.combout(\inst6|Add0~10_combout ),
	.cout(\inst6|Add0~11 ));
// synopsys translate_off
defparam \inst6|Add0~10 .lut_mask = 16'hA505;
defparam \inst6|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst6|count[5] (
	.clk(\Clock~input_o ),
	.d(\inst6|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[5] .is_wysiwyg = "true";
defparam \inst6|count[5] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Add0~12 (
// Equation(s):
// \inst6|Add0~12_combout  = (\inst6|count [6] & ((GND) # (!\inst6|Add0~11 ))) # (!\inst6|count [6] & (\inst6|Add0~11  $ (GND)))
// \inst6|Add0~13  = CARRY((\inst6|count [6]) # (!\inst6|Add0~11 ))

	.dataa(\inst6|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~11 ),
	.combout(\inst6|Add0~12_combout ),
	.cout(\inst6|Add0~13 ));
// synopsys translate_off
defparam \inst6|Add0~12 .lut_mask = 16'h5AAF;
defparam \inst6|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst6|count[6] (
	.clk(\Clock~input_o ),
	.d(\inst6|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[6] .is_wysiwyg = "true";
defparam \inst6|count[6] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Add0~14 (
// Equation(s):
// \inst6|Add0~14_combout  = (\inst6|count [7] & (\inst6|Add0~13  & VCC)) # (!\inst6|count [7] & (!\inst6|Add0~13 ))
// \inst6|Add0~15  = CARRY((!\inst6|count [7] & !\inst6|Add0~13 ))

	.dataa(\inst6|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~13 ),
	.combout(\inst6|Add0~14_combout ),
	.cout(\inst6|Add0~15 ));
// synopsys translate_off
defparam \inst6|Add0~14 .lut_mask = 16'hA505;
defparam \inst6|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst6|count[7] (
	.clk(\Clock~input_o ),
	.d(\inst6|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[7] .is_wysiwyg = "true";
defparam \inst6|count[7] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Equal0~1 (
// Equation(s):
// \inst6|Equal0~1_combout  = (!\inst6|count [4] & (!\inst6|count [5] & (!\inst6|count [6] & !\inst6|count [7])))

	.dataa(\inst6|count [4]),
	.datab(\inst6|count [5]),
	.datac(\inst6|count [6]),
	.datad(\inst6|count [7]),
	.cin(gnd),
	.combout(\inst6|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~1 .lut_mask = 16'h0001;
defparam \inst6|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Add0~16 (
// Equation(s):
// \inst6|Add0~16_combout  = (\inst6|count [8] & ((GND) # (!\inst6|Add0~15 ))) # (!\inst6|count [8] & (\inst6|Add0~15  $ (GND)))
// \inst6|Add0~17  = CARRY((\inst6|count [8]) # (!\inst6|Add0~15 ))

	.dataa(\inst6|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~15 ),
	.combout(\inst6|Add0~16_combout ),
	.cout(\inst6|Add0~17 ));
// synopsys translate_off
defparam \inst6|Add0~16 .lut_mask = 16'h5AAF;
defparam \inst6|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst6|count[8] (
	.clk(\Clock~input_o ),
	.d(\inst6|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[8] .is_wysiwyg = "true";
defparam \inst6|count[8] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Add0~18 (
// Equation(s):
// \inst6|Add0~18_combout  = (\inst6|count [9] & (\inst6|Add0~17  & VCC)) # (!\inst6|count [9] & (!\inst6|Add0~17 ))
// \inst6|Add0~19  = CARRY((!\inst6|count [9] & !\inst6|Add0~17 ))

	.dataa(\inst6|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~17 ),
	.combout(\inst6|Add0~18_combout ),
	.cout(\inst6|Add0~19 ));
// synopsys translate_off
defparam \inst6|Add0~18 .lut_mask = 16'hA505;
defparam \inst6|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|count~3 (
// Equation(s):
// \inst6|count~3_combout  = (\inst6|Add0~18_combout  & !\inst6|Equal0~4_combout )

	.dataa(\inst6|Add0~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|count~3 .lut_mask = 16'h00AA;
defparam \inst6|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|count[9] (
	.clk(\Clock~input_o ),
	.d(\inst6|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[9] .is_wysiwyg = "true";
defparam \inst6|count[9] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Add0~20 (
// Equation(s):
// \inst6|Add0~20_combout  = (\inst6|count [10] & ((GND) # (!\inst6|Add0~19 ))) # (!\inst6|count [10] & (\inst6|Add0~19  $ (GND)))
// \inst6|Add0~21  = CARRY((\inst6|count [10]) # (!\inst6|Add0~19 ))

	.dataa(\inst6|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~19 ),
	.combout(\inst6|Add0~20_combout ),
	.cout(\inst6|Add0~21 ));
// synopsys translate_off
defparam \inst6|Add0~20 .lut_mask = 16'h5AAF;
defparam \inst6|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|count~4 (
// Equation(s):
// \inst6|count~4_combout  = (\inst6|Add0~20_combout  & !\inst6|Equal0~4_combout )

	.dataa(\inst6|Add0~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|count~4 .lut_mask = 16'h00AA;
defparam \inst6|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|count[10] (
	.clk(\Clock~input_o ),
	.d(\inst6|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[10] .is_wysiwyg = "true";
defparam \inst6|count[10] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Add0~22 (
// Equation(s):
// \inst6|Add0~22_combout  = (\inst6|count [11] & (\inst6|Add0~21  & VCC)) # (!\inst6|count [11] & (!\inst6|Add0~21 ))
// \inst6|Add0~23  = CARRY((!\inst6|count [11] & !\inst6|Add0~21 ))

	.dataa(\inst6|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~21 ),
	.combout(\inst6|Add0~22_combout ),
	.cout(\inst6|Add0~23 ));
// synopsys translate_off
defparam \inst6|Add0~22 .lut_mask = 16'hA505;
defparam \inst6|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|count~5 (
// Equation(s):
// \inst6|count~5_combout  = (\inst6|Add0~22_combout  & !\inst6|Equal0~4_combout )

	.dataa(\inst6|Add0~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|count~5 .lut_mask = 16'h00AA;
defparam \inst6|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|count[11] (
	.clk(\Clock~input_o ),
	.d(\inst6|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[11] .is_wysiwyg = "true";
defparam \inst6|count[11] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Equal0~2 (
// Equation(s):
// \inst6|Equal0~2_combout  = (!\inst6|count [8] & (!\inst6|count [9] & (!\inst6|count [10] & !\inst6|count [11])))

	.dataa(\inst6|count [8]),
	.datab(\inst6|count [9]),
	.datac(\inst6|count [10]),
	.datad(\inst6|count [11]),
	.cin(gnd),
	.combout(\inst6|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~2 .lut_mask = 16'h0001;
defparam \inst6|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Add0~24 (
// Equation(s):
// \inst6|Add0~24_combout  = (\inst6|count [12] & ((GND) # (!\inst6|Add0~23 ))) # (!\inst6|count [12] & (\inst6|Add0~23  $ (GND)))
// \inst6|Add0~25  = CARRY((\inst6|count [12]) # (!\inst6|Add0~23 ))

	.dataa(\inst6|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~23 ),
	.combout(\inst6|Add0~24_combout ),
	.cout(\inst6|Add0~25 ));
// synopsys translate_off
defparam \inst6|Add0~24 .lut_mask = 16'h5AAF;
defparam \inst6|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|count~6 (
// Equation(s):
// \inst6|count~6_combout  = (\inst6|Add0~24_combout  & !\inst6|Equal0~4_combout )

	.dataa(\inst6|Add0~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|count~6 .lut_mask = 16'h00AA;
defparam \inst6|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|count[12] (
	.clk(\Clock~input_o ),
	.d(\inst6|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[12] .is_wysiwyg = "true";
defparam \inst6|count[12] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Add0~26 (
// Equation(s):
// \inst6|Add0~26_combout  = (\inst6|count [13] & (\inst6|Add0~25  & VCC)) # (!\inst6|count [13] & (!\inst6|Add0~25 ))
// \inst6|Add0~27  = CARRY((!\inst6|count [13] & !\inst6|Add0~25 ))

	.dataa(\inst6|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~25 ),
	.combout(\inst6|Add0~26_combout ),
	.cout(\inst6|Add0~27 ));
// synopsys translate_off
defparam \inst6|Add0~26 .lut_mask = 16'hA505;
defparam \inst6|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|count~7 (
// Equation(s):
// \inst6|count~7_combout  = (\inst6|Add0~26_combout  & !\inst6|Equal0~4_combout )

	.dataa(\inst6|Add0~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|count~7 .lut_mask = 16'h00AA;
defparam \inst6|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|count[13] (
	.clk(\Clock~input_o ),
	.d(\inst6|count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[13] .is_wysiwyg = "true";
defparam \inst6|count[13] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Add0~28 (
// Equation(s):
// \inst6|Add0~28_combout  = (\inst6|count [14] & ((GND) # (!\inst6|Add0~27 ))) # (!\inst6|count [14] & (\inst6|Add0~27  $ (GND)))
// \inst6|Add0~29  = CARRY((\inst6|count [14]) # (!\inst6|Add0~27 ))

	.dataa(\inst6|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~27 ),
	.combout(\inst6|Add0~28_combout ),
	.cout(\inst6|Add0~29 ));
// synopsys translate_off
defparam \inst6|Add0~28 .lut_mask = 16'h5AAF;
defparam \inst6|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|count~8 (
// Equation(s):
// \inst6|count~8_combout  = (\inst6|Add0~28_combout  & !\inst6|Equal0~4_combout )

	.dataa(\inst6|Add0~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|count~8 .lut_mask = 16'h00AA;
defparam \inst6|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|count[14] (
	.clk(\Clock~input_o ),
	.d(\inst6|count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[14] .is_wysiwyg = "true";
defparam \inst6|count[14] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Add0~30 (
// Equation(s):
// \inst6|Add0~30_combout  = \inst6|count [15] $ (!\inst6|Add0~29 )

	.dataa(\inst6|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst6|Add0~29 ),
	.combout(\inst6|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~30 .lut_mask = 16'hA5A5;
defparam \inst6|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|count~9 (
// Equation(s):
// \inst6|count~9_combout  = (\inst6|Add0~30_combout  & !\inst6|Equal0~4_combout )

	.dataa(\inst6|Add0~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|count~9 .lut_mask = 16'h00AA;
defparam \inst6|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|count[15] (
	.clk(\Clock~input_o ),
	.d(\inst6|count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|count[15] .is_wysiwyg = "true";
defparam \inst6|count[15] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Equal0~3 (
// Equation(s):
// \inst6|Equal0~3_combout  = (!\inst6|count [12] & (!\inst6|count [13] & (!\inst6|count [14] & !\inst6|count [15])))

	.dataa(\inst6|count [12]),
	.datab(\inst6|count [13]),
	.datac(\inst6|count [14]),
	.datad(\inst6|count [15]),
	.cin(gnd),
	.combout(\inst6|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~3 .lut_mask = 16'h0001;
defparam \inst6|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst6|Equal0~4 (
// Equation(s):
// \inst6|Equal0~4_combout  = (\inst6|Equal0~0_combout  & (\inst6|Equal0~1_combout  & (\inst6|Equal0~2_combout  & \inst6|Equal0~3_combout )))

	.dataa(\inst6|Equal0~0_combout ),
	.datab(\inst6|Equal0~1_combout ),
	.datac(\inst6|Equal0~2_combout ),
	.datad(\inst6|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst6|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~4 .lut_mask = 16'h8000;
defparam \inst6|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst6|tick (
	.clk(\Clock~input_o ),
	.d(\inst6|Equal0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|tick .is_wysiwyg = "true";
defparam \inst6|tick .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Add0~0 (
// Equation(s):
// \inst10|Add0~0_combout  = \inst10|count [0] $ (VCC)
// \inst10|Add0~1  = CARRY(\inst10|count [0])

	.dataa(\inst10|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|Add0~0_combout ),
	.cout(\inst10|Add0~1 ));
// synopsys translate_off
defparam \inst10|Add0~0 .lut_mask = 16'h55AA;
defparam \inst10|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst10|count[0] (
	.clk(\Clock~input_o ),
	.d(\inst10|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|count[0] .is_wysiwyg = "true";
defparam \inst10|count[0] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Add0~2 (
// Equation(s):
// \inst10|Add0~2_combout  = (\inst10|count [1] & (\inst10|Add0~1  & VCC)) # (!\inst10|count [1] & (!\inst10|Add0~1 ))
// \inst10|Add0~3  = CARRY((!\inst10|count [1] & !\inst10|Add0~1 ))

	.dataa(\inst10|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~1 ),
	.combout(\inst10|Add0~2_combout ),
	.cout(\inst10|Add0~3 ));
// synopsys translate_off
defparam \inst10|Add0~2 .lut_mask = 16'hA505;
defparam \inst10|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|count~0 (
// Equation(s):
// \inst10|count~0_combout  = (\inst10|Add0~2_combout  & !\inst10|Equal0~4_combout )

	.dataa(\inst10|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst10|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|count~0 .lut_mask = 16'h00AA;
defparam \inst10|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst10|count[1] (
	.clk(\Clock~input_o ),
	.d(\inst10|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|count[1] .is_wysiwyg = "true";
defparam \inst10|count[1] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Add0~4 (
// Equation(s):
// \inst10|Add0~4_combout  = (\inst10|count [2] & ((GND) # (!\inst10|Add0~3 ))) # (!\inst10|count [2] & (\inst10|Add0~3  $ (GND)))
// \inst10|Add0~5  = CARRY((\inst10|count [2]) # (!\inst10|Add0~3 ))

	.dataa(\inst10|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~3 ),
	.combout(\inst10|Add0~4_combout ),
	.cout(\inst10|Add0~5 ));
// synopsys translate_off
defparam \inst10|Add0~4 .lut_mask = 16'h5AAF;
defparam \inst10|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst10|count[2] (
	.clk(\Clock~input_o ),
	.d(\inst10|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|count[2] .is_wysiwyg = "true";
defparam \inst10|count[2] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Add0~6 (
// Equation(s):
// \inst10|Add0~6_combout  = (\inst10|count [3] & (\inst10|Add0~5  & VCC)) # (!\inst10|count [3] & (!\inst10|Add0~5 ))
// \inst10|Add0~7  = CARRY((!\inst10|count [3] & !\inst10|Add0~5 ))

	.dataa(\inst10|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~5 ),
	.combout(\inst10|Add0~6_combout ),
	.cout(\inst10|Add0~7 ));
// synopsys translate_off
defparam \inst10|Add0~6 .lut_mask = 16'hA505;
defparam \inst10|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|count~1 (
// Equation(s):
// \inst10|count~1_combout  = (\inst10|Add0~6_combout  & !\inst10|Equal0~4_combout )

	.dataa(\inst10|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst10|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|count~1 .lut_mask = 16'h00AA;
defparam \inst10|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst10|count[3] (
	.clk(\Clock~input_o ),
	.d(\inst10|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|count[3] .is_wysiwyg = "true";
defparam \inst10|count[3] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Equal0~0 (
// Equation(s):
// \inst10|Equal0~0_combout  = (!\inst10|count [0] & (!\inst10|count [1] & (!\inst10|count [2] & !\inst10|count [3])))

	.dataa(\inst10|count [0]),
	.datab(\inst10|count [1]),
	.datac(\inst10|count [2]),
	.datad(\inst10|count [3]),
	.cin(gnd),
	.combout(\inst10|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~0 .lut_mask = 16'h0001;
defparam \inst10|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Add0~8 (
// Equation(s):
// \inst10|Add0~8_combout  = (\inst10|count [4] & ((GND) # (!\inst10|Add0~7 ))) # (!\inst10|count [4] & (\inst10|Add0~7  $ (GND)))
// \inst10|Add0~9  = CARRY((\inst10|count [4]) # (!\inst10|Add0~7 ))

	.dataa(\inst10|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~7 ),
	.combout(\inst10|Add0~8_combout ),
	.cout(\inst10|Add0~9 ));
// synopsys translate_off
defparam \inst10|Add0~8 .lut_mask = 16'h5AAF;
defparam \inst10|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|count~2 (
// Equation(s):
// \inst10|count~2_combout  = (\inst10|Add0~8_combout  & !\inst10|Equal0~4_combout )

	.dataa(\inst10|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst10|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|count~2 .lut_mask = 16'h00AA;
defparam \inst10|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst10|count[4] (
	.clk(\Clock~input_o ),
	.d(\inst10|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|count[4] .is_wysiwyg = "true";
defparam \inst10|count[4] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Add0~10 (
// Equation(s):
// \inst10|Add0~10_combout  = (\inst10|count [5] & (\inst10|Add0~9  & VCC)) # (!\inst10|count [5] & (!\inst10|Add0~9 ))
// \inst10|Add0~11  = CARRY((!\inst10|count [5] & !\inst10|Add0~9 ))

	.dataa(\inst10|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~9 ),
	.combout(\inst10|Add0~10_combout ),
	.cout(\inst10|Add0~11 ));
// synopsys translate_off
defparam \inst10|Add0~10 .lut_mask = 16'hA505;
defparam \inst10|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|count~3 (
// Equation(s):
// \inst10|count~3_combout  = (\inst10|Add0~10_combout  & !\inst10|Equal0~4_combout )

	.dataa(\inst10|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst10|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|count~3 .lut_mask = 16'h00AA;
defparam \inst10|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst10|count[5] (
	.clk(\Clock~input_o ),
	.d(\inst10|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|count[5] .is_wysiwyg = "true";
defparam \inst10|count[5] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Add0~12 (
// Equation(s):
// \inst10|Add0~12_combout  = (\inst10|count [6] & ((GND) # (!\inst10|Add0~11 ))) # (!\inst10|count [6] & (\inst10|Add0~11  $ (GND)))
// \inst10|Add0~13  = CARRY((\inst10|count [6]) # (!\inst10|Add0~11 ))

	.dataa(\inst10|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~11 ),
	.combout(\inst10|Add0~12_combout ),
	.cout(\inst10|Add0~13 ));
// synopsys translate_off
defparam \inst10|Add0~12 .lut_mask = 16'h5AAF;
defparam \inst10|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|count~4 (
// Equation(s):
// \inst10|count~4_combout  = (\inst10|Add0~12_combout  & !\inst10|Equal0~4_combout )

	.dataa(\inst10|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst10|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|count~4 .lut_mask = 16'h00AA;
defparam \inst10|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst10|count[6] (
	.clk(\Clock~input_o ),
	.d(\inst10|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|count[6] .is_wysiwyg = "true";
defparam \inst10|count[6] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Add0~14 (
// Equation(s):
// \inst10|Add0~14_combout  = (\inst10|count [7] & (\inst10|Add0~13  & VCC)) # (!\inst10|count [7] & (!\inst10|Add0~13 ))
// \inst10|Add0~15  = CARRY((!\inst10|count [7] & !\inst10|Add0~13 ))

	.dataa(\inst10|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~13 ),
	.combout(\inst10|Add0~14_combout ),
	.cout(\inst10|Add0~15 ));
// synopsys translate_off
defparam \inst10|Add0~14 .lut_mask = 16'hA505;
defparam \inst10|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|count~5 (
// Equation(s):
// \inst10|count~5_combout  = (\inst10|Add0~14_combout  & !\inst10|Equal0~4_combout )

	.dataa(\inst10|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst10|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|count~5 .lut_mask = 16'h00AA;
defparam \inst10|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst10|count[7] (
	.clk(\Clock~input_o ),
	.d(\inst10|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|count[7] .is_wysiwyg = "true";
defparam \inst10|count[7] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Equal0~1 (
// Equation(s):
// \inst10|Equal0~1_combout  = (!\inst10|count [4] & (!\inst10|count [5] & (!\inst10|count [6] & !\inst10|count [7])))

	.dataa(\inst10|count [4]),
	.datab(\inst10|count [5]),
	.datac(\inst10|count [6]),
	.datad(\inst10|count [7]),
	.cin(gnd),
	.combout(\inst10|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~1 .lut_mask = 16'h0001;
defparam \inst10|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Add0~16 (
// Equation(s):
// \inst10|Add0~16_combout  = (\inst10|count [8] & ((GND) # (!\inst10|Add0~15 ))) # (!\inst10|count [8] & (\inst10|Add0~15  $ (GND)))
// \inst10|Add0~17  = CARRY((\inst10|count [8]) # (!\inst10|Add0~15 ))

	.dataa(\inst10|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~15 ),
	.combout(\inst10|Add0~16_combout ),
	.cout(\inst10|Add0~17 ));
// synopsys translate_off
defparam \inst10|Add0~16 .lut_mask = 16'h5AAF;
defparam \inst10|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|count~6 (
// Equation(s):
// \inst10|count~6_combout  = (\inst10|Add0~16_combout  & !\inst10|Equal0~4_combout )

	.dataa(\inst10|Add0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst10|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|count~6 .lut_mask = 16'h00AA;
defparam \inst10|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst10|count[8] (
	.clk(\Clock~input_o ),
	.d(\inst10|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|count[8] .is_wysiwyg = "true";
defparam \inst10|count[8] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Add0~18 (
// Equation(s):
// \inst10|Add0~18_combout  = (\inst10|count [9] & (\inst10|Add0~17  & VCC)) # (!\inst10|count [9] & (!\inst10|Add0~17 ))
// \inst10|Add0~19  = CARRY((!\inst10|count [9] & !\inst10|Add0~17 ))

	.dataa(\inst10|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~17 ),
	.combout(\inst10|Add0~18_combout ),
	.cout(\inst10|Add0~19 ));
// synopsys translate_off
defparam \inst10|Add0~18 .lut_mask = 16'hA505;
defparam \inst10|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|count~7 (
// Equation(s):
// \inst10|count~7_combout  = (\inst10|Add0~18_combout  & !\inst10|Equal0~4_combout )

	.dataa(\inst10|Add0~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst10|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|count~7 .lut_mask = 16'h00AA;
defparam \inst10|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst10|count[9] (
	.clk(\Clock~input_o ),
	.d(\inst10|count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|count[9] .is_wysiwyg = "true";
defparam \inst10|count[9] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Add0~20 (
// Equation(s):
// \inst10|Add0~20_combout  = (\inst10|count [10] & ((GND) # (!\inst10|Add0~19 ))) # (!\inst10|count [10] & (\inst10|Add0~19  $ (GND)))
// \inst10|Add0~21  = CARRY((\inst10|count [10]) # (!\inst10|Add0~19 ))

	.dataa(\inst10|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~19 ),
	.combout(\inst10|Add0~20_combout ),
	.cout(\inst10|Add0~21 ));
// synopsys translate_off
defparam \inst10|Add0~20 .lut_mask = 16'h5AAF;
defparam \inst10|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|count~8 (
// Equation(s):
// \inst10|count~8_combout  = (\inst10|Add0~20_combout  & !\inst10|Equal0~4_combout )

	.dataa(\inst10|Add0~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst10|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|count~8 .lut_mask = 16'h00AA;
defparam \inst10|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst10|count[10] (
	.clk(\Clock~input_o ),
	.d(\inst10|count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|count[10] .is_wysiwyg = "true";
defparam \inst10|count[10] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Add0~22 (
// Equation(s):
// \inst10|Add0~22_combout  = (\inst10|count [11] & (\inst10|Add0~21  & VCC)) # (!\inst10|count [11] & (!\inst10|Add0~21 ))
// \inst10|Add0~23  = CARRY((!\inst10|count [11] & !\inst10|Add0~21 ))

	.dataa(\inst10|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~21 ),
	.combout(\inst10|Add0~22_combout ),
	.cout(\inst10|Add0~23 ));
// synopsys translate_off
defparam \inst10|Add0~22 .lut_mask = 16'hA505;
defparam \inst10|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|count~9 (
// Equation(s):
// \inst10|count~9_combout  = (\inst10|Add0~22_combout  & !\inst10|Equal0~4_combout )

	.dataa(\inst10|Add0~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst10|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|count~9 .lut_mask = 16'h00AA;
defparam \inst10|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst10|count[11] (
	.clk(\Clock~input_o ),
	.d(\inst10|count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|count[11] .is_wysiwyg = "true";
defparam \inst10|count[11] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Equal0~2 (
// Equation(s):
// \inst10|Equal0~2_combout  = (!\inst10|count [8] & (!\inst10|count [9] & (!\inst10|count [10] & !\inst10|count [11])))

	.dataa(\inst10|count [8]),
	.datab(\inst10|count [9]),
	.datac(\inst10|count [10]),
	.datad(\inst10|count [11]),
	.cin(gnd),
	.combout(\inst10|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~2 .lut_mask = 16'h0001;
defparam \inst10|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Add0~24 (
// Equation(s):
// \inst10|Add0~24_combout  = (\inst10|count [12] & ((GND) # (!\inst10|Add0~23 ))) # (!\inst10|count [12] & (\inst10|Add0~23  $ (GND)))
// \inst10|Add0~25  = CARRY((\inst10|count [12]) # (!\inst10|Add0~23 ))

	.dataa(\inst10|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~23 ),
	.combout(\inst10|Add0~24_combout ),
	.cout(\inst10|Add0~25 ));
// synopsys translate_off
defparam \inst10|Add0~24 .lut_mask = 16'h5AAF;
defparam \inst10|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|count~10 (
// Equation(s):
// \inst10|count~10_combout  = (\inst10|Add0~24_combout  & !\inst10|Equal0~4_combout )

	.dataa(\inst10|Add0~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst10|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|count~10 .lut_mask = 16'h00AA;
defparam \inst10|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst10|count[12] (
	.clk(\Clock~input_o ),
	.d(\inst10|count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|count[12] .is_wysiwyg = "true";
defparam \inst10|count[12] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Add0~26 (
// Equation(s):
// \inst10|Add0~26_combout  = (\inst10|count [13] & (\inst10|Add0~25  & VCC)) # (!\inst10|count [13] & (!\inst10|Add0~25 ))
// \inst10|Add0~27  = CARRY((!\inst10|count [13] & !\inst10|Add0~25 ))

	.dataa(\inst10|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~25 ),
	.combout(\inst10|Add0~26_combout ),
	.cout(\inst10|Add0~27 ));
// synopsys translate_off
defparam \inst10|Add0~26 .lut_mask = 16'hA505;
defparam \inst10|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|count~11 (
// Equation(s):
// \inst10|count~11_combout  = (\inst10|Add0~26_combout  & !\inst10|Equal0~4_combout )

	.dataa(\inst10|Add0~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst10|count~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|count~11 .lut_mask = 16'h00AA;
defparam \inst10|count~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst10|count[13] (
	.clk(\Clock~input_o ),
	.d(\inst10|count~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|count[13] .is_wysiwyg = "true";
defparam \inst10|count[13] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Add0~28 (
// Equation(s):
// \inst10|Add0~28_combout  = (\inst10|count [14] & ((GND) # (!\inst10|Add0~27 ))) # (!\inst10|count [14] & (\inst10|Add0~27  $ (GND)))
// \inst10|Add0~29  = CARRY((\inst10|count [14]) # (!\inst10|Add0~27 ))

	.dataa(\inst10|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|Add0~27 ),
	.combout(\inst10|Add0~28_combout ),
	.cout(\inst10|Add0~29 ));
// synopsys translate_off
defparam \inst10|Add0~28 .lut_mask = 16'h5AAF;
defparam \inst10|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|count~12 (
// Equation(s):
// \inst10|count~12_combout  = (\inst10|Add0~28_combout  & !\inst10|Equal0~4_combout )

	.dataa(\inst10|Add0~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst10|count~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|count~12 .lut_mask = 16'h00AA;
defparam \inst10|count~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst10|count[14] (
	.clk(\Clock~input_o ),
	.d(\inst10|count~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|count[14] .is_wysiwyg = "true";
defparam \inst10|count[14] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Add0~30 (
// Equation(s):
// \inst10|Add0~30_combout  = \inst10|count [15] $ (!\inst10|Add0~29 )

	.dataa(\inst10|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst10|Add0~29 ),
	.combout(\inst10|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Add0~30 .lut_mask = 16'hA5A5;
defparam \inst10|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|count~13 (
// Equation(s):
// \inst10|count~13_combout  = (\inst10|Add0~30_combout  & !\inst10|Equal0~4_combout )

	.dataa(\inst10|Add0~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst10|count~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|count~13 .lut_mask = 16'h00AA;
defparam \inst10|count~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst10|count[15] (
	.clk(\Clock~input_o ),
	.d(\inst10|count~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|count[15] .is_wysiwyg = "true";
defparam \inst10|count[15] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Equal0~3 (
// Equation(s):
// \inst10|Equal0~3_combout  = (!\inst10|count [12] & (!\inst10|count [13] & (!\inst10|count [14] & !\inst10|count [15])))

	.dataa(\inst10|count [12]),
	.datab(\inst10|count [13]),
	.datac(\inst10|count [14]),
	.datad(\inst10|count [15]),
	.cin(gnd),
	.combout(\inst10|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~3 .lut_mask = 16'h0001;
defparam \inst10|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst10|Equal0~4 (
// Equation(s):
// \inst10|Equal0~4_combout  = (\inst10|Equal0~0_combout  & (\inst10|Equal0~1_combout  & (\inst10|Equal0~2_combout  & \inst10|Equal0~3_combout )))

	.dataa(\inst10|Equal0~0_combout ),
	.datab(\inst10|Equal0~1_combout ),
	.datac(\inst10|Equal0~2_combout ),
	.datad(\inst10|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst10|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~4 .lut_mask = 16'h8000;
defparam \inst10|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst10|tick (
	.clk(\Clock~input_o ),
	.d(\inst10|Equal0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|tick .is_wysiwyg = "true";
defparam \inst10|tick .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \statemachine|FETCH~0 (
// Equation(s):
// \statemachine|FETCH~0_combout  = (!\inst|inst1~q  & !\inst|inst~q )

	.dataa(\inst|inst1~q ),
	.datab(\inst|inst~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\statemachine|FETCH~0_combout ),
	.cout());
// synopsys translate_off
defparam \statemachine|FETCH~0 .lut_mask = 16'h1111;
defparam \statemachine|FETCH~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|inst (
	.clk(\Clock~input_o ),
	.d(\statemachine|FETCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst .is_wysiwyg = "true";
defparam \inst|inst .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|_~2 (
// Equation(s):
// \ALU|auto_generated|_~2_combout  = \RAM|altsyncram_component|auto_generated|q_a [13] $ (((\inst|inst1~q  & \inst7|ADD~0_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datac(\inst|inst1~q ),
	.datad(\inst7|ADD~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~2 .lut_mask = 16'h3CCC;
defparam \ALU|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|result_int[0]~1 (
// Equation(s):
// \ALU|auto_generated|result_int[0]~1_cout  = CARRY((!\inst|inst1~q ) # (!\inst7|ADD~0_combout ))

	.dataa(\inst7|ADD~0_combout ),
	.datab(\inst|inst1~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|auto_generated|result_int[0]~1_cout ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[0]~1 .lut_mask = 16'h0077;
defparam \ALU|auto_generated|result_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|result_int[1]~2 (
// Equation(s):
// \ALU|auto_generated|result_int[1]~2_combout  = (\ALU|auto_generated|_~15_combout  & ((\acc|dffs [0] & (!\ALU|auto_generated|result_int[0]~1_cout )) # (!\acc|dffs [0] & ((\ALU|auto_generated|result_int[0]~1_cout ) # (GND))))) # 
// (!\ALU|auto_generated|_~15_combout  & ((\acc|dffs [0] & (\ALU|auto_generated|result_int[0]~1_cout  & VCC)) # (!\acc|dffs [0] & (!\ALU|auto_generated|result_int[0]~1_cout ))))
// \ALU|auto_generated|result_int[1]~3  = CARRY((\ALU|auto_generated|_~15_combout  & ((!\ALU|auto_generated|result_int[0]~1_cout ) # (!\acc|dffs [0]))) # (!\ALU|auto_generated|_~15_combout  & (!\acc|dffs [0] & !\ALU|auto_generated|result_int[0]~1_cout )))

	.dataa(\ALU|auto_generated|_~15_combout ),
	.datab(\acc|dffs [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[0]~1_cout ),
	.combout(\ALU|auto_generated|result_int[1]~2_combout ),
	.cout(\ALU|auto_generated|result_int[1]~3 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[1]~2 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \IR1|dffs[14] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[14] .is_wysiwyg = "true";
defparam \IR1|dffs[14] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[14]~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[14]~0_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [14])) # (!\inst|inst~q  & ((\IR1|dffs [14])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datab(\IR1|dffs [14]),
	.datac(gnd),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[14]~0 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IR1|dffs[0] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[0] .is_wysiwyg = "true";
defparam \IR1|dffs[0] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[0]~4 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[0]~4_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [0])) # (!\inst|inst~q  & ((\IR1|dffs [0])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\IR1|dffs [0]),
	.datac(gnd),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[0]~4 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita0 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita0~combout  = \PC|auto_generated|counter_reg_bit [0] $ (VCC)
// \PC|auto_generated|counter_comb_bita0~COUT  = CARRY(\PC|auto_generated|counter_reg_bit [0])

	.dataa(\PC|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|auto_generated|counter_comb_bita0~combout ),
	.cout(\PC|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \PC|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|_~1 (
// Equation(s):
// \ALU|auto_generated|_~1_combout  = \RAM|altsyncram_component|auto_generated|q_a [14] $ (((\inst|inst1~q  & \inst7|ADD~0_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(\inst|inst1~q ),
	.datad(\inst7|ADD~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~1 .lut_mask = 16'h3CCC;
defparam \ALU|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|result_int[14]~28 (
// Equation(s):
// \ALU|auto_generated|result_int[14]~28_combout  = ((\ALU|auto_generated|_~2_combout  $ (\acc|dffs [13] $ (\ALU|auto_generated|result_int[13]~27 )))) # (GND)
// \ALU|auto_generated|result_int[14]~29  = CARRY((\ALU|auto_generated|_~2_combout  & (\acc|dffs [13] & !\ALU|auto_generated|result_int[13]~27 )) # (!\ALU|auto_generated|_~2_combout  & ((\acc|dffs [13]) # (!\ALU|auto_generated|result_int[13]~27 ))))

	.dataa(\ALU|auto_generated|_~2_combout ),
	.datab(\acc|dffs [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[13]~27 ),
	.combout(\ALU|auto_generated|result_int[14]~28_combout ),
	.cout(\ALU|auto_generated|result_int[14]~29 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[14]~28 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|result_int[15]~30 (
// Equation(s):
// \ALU|auto_generated|result_int[15]~30_combout  = (\ALU|auto_generated|_~1_combout  & ((\acc|dffs [14] & (!\ALU|auto_generated|result_int[14]~29 )) # (!\acc|dffs [14] & ((\ALU|auto_generated|result_int[14]~29 ) # (GND))))) # 
// (!\ALU|auto_generated|_~1_combout  & ((\acc|dffs [14] & (\ALU|auto_generated|result_int[14]~29  & VCC)) # (!\acc|dffs [14] & (!\ALU|auto_generated|result_int[14]~29 ))))
// \ALU|auto_generated|result_int[15]~31  = CARRY((\ALU|auto_generated|_~1_combout  & ((!\ALU|auto_generated|result_int[14]~29 ) # (!\acc|dffs [14]))) # (!\ALU|auto_generated|_~1_combout  & (!\acc|dffs [14] & !\ALU|auto_generated|result_int[14]~29 )))

	.dataa(\ALU|auto_generated|_~1_combout ),
	.datab(\acc|dffs [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[14]~29 ),
	.combout(\ALU|auto_generated|result_int[15]~30_combout ),
	.cout(\ALU|auto_generated|result_int[15]~31 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[15]~30 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \acc|dffs[14]~0 (
// Equation(s):
// \acc|dffs[14]~0_combout  = (\inst7|sel3~1_combout  & (\ALU|auto_generated|result_int[15]~30_combout )) # (!\inst7|sel3~1_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\ALU|auto_generated|result_int[15]~30_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\acc|dffs[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[14]~0 .lut_mask = 16'hAACC;
defparam \acc|dffs[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst7|acc_en~0 (
// Equation(s):
// \inst7|acc_en~0_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [15] & (!\RAM|altsyncram_component|auto_generated|q_a [14] & !\RAM|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\inst|inst~q ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst7|acc_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|acc_en~0 .lut_mask = 16'h0008;
defparam \inst7|acc_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IR1|dffs[13] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[13] .is_wysiwyg = "true";
defparam \IR1|dffs[13] .power_up = "low";
// synopsys translate_on

dffeas \IR1|dffs[12] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[12] .is_wysiwyg = "true";
defparam \IR1|dffs[12] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[12]~3 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[12]~3_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [12])) # (!\inst|inst~q  & ((\IR1|dffs [12])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datab(\IR1|dffs [12]),
	.datac(gnd),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[12]~3 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst7|acc_sload~5 (
// Equation(s):
// \inst7|acc_sload~5_combout  = ((\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [13])) # (!\inst|inst~q  & ((\IR1|dffs [13])))) # (!\MUX2|$00000|auto_generated|result_node[12]~3_combout )

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datab(\IR1|dffs [13]),
	.datac(\inst|inst~q ),
	.datad(\MUX2|$00000|auto_generated|result_node[12]~3_combout ),
	.cin(gnd),
	.combout(\inst7|acc_sload~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|acc_sload~5 .lut_mask = 16'hACFF;
defparam \inst7|acc_sload~5 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst7|acc_en (
// Equation(s):
// \inst7|acc_en~combout  = (\inst7|acc_en~0_combout ) # ((\inst7|sel3~0_combout  & \inst7|acc_sload~5_combout ))

	.dataa(\inst7|acc_en~0_combout ),
	.datab(\inst7|sel3~0_combout ),
	.datac(\inst7|acc_sload~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|acc_en~combout ),
	.cout());
// synopsys translate_off
defparam \inst7|acc_en .lut_mask = 16'hEAEA;
defparam \inst7|acc_en .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \acc|dffs[14] (
	.clk(\Clock~input_o ),
	.d(\acc|dffs[14]~0_combout ),
	.asdata(\acc|dffs [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[14] .is_wysiwyg = "true";
defparam \acc|dffs[14] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst1|EQ~0 (
// Equation(s):
// \inst1|EQ~0_combout  = (\acc|dffs [15]) # ((\acc|dffs [14]) # ((\acc|dffs [13]) # (\acc|dffs [12])))

	.dataa(\acc|dffs [15]),
	.datab(\acc|dffs [14]),
	.datac(\acc|dffs [13]),
	.datad(\acc|dffs [12]),
	.cin(gnd),
	.combout(\inst1|EQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|EQ~0 .lut_mask = 16'hFFFE;
defparam \inst1|EQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst1|EQ~1 (
// Equation(s):
// \inst1|EQ~1_combout  = (\acc|dffs [11]) # ((\acc|dffs [10]) # ((\acc|dffs [9]) # (\acc|dffs [8])))

	.dataa(\acc|dffs [11]),
	.datab(\acc|dffs [10]),
	.datac(\acc|dffs [9]),
	.datad(\acc|dffs [8]),
	.cin(gnd),
	.combout(\inst1|EQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|EQ~1 .lut_mask = 16'hFFFE;
defparam \inst1|EQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst1|EQ~2 (
// Equation(s):
// \inst1|EQ~2_combout  = (\acc|dffs [7]) # ((\acc|dffs [6]) # ((\acc|dffs [5]) # (\acc|dffs [4])))

	.dataa(\acc|dffs [7]),
	.datab(\acc|dffs [6]),
	.datac(\acc|dffs [5]),
	.datad(\acc|dffs [4]),
	.cin(gnd),
	.combout(\inst1|EQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|EQ~2 .lut_mask = 16'hFFFE;
defparam \inst1|EQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst1|EQ~3 (
// Equation(s):
// \inst1|EQ~3_combout  = (\acc|dffs [3]) # ((\acc|dffs [2]) # ((\acc|dffs [1]) # (\acc|dffs [0])))

	.dataa(\acc|dffs [3]),
	.datab(\acc|dffs [2]),
	.datac(\acc|dffs [1]),
	.datad(\acc|dffs [0]),
	.cin(gnd),
	.combout(\inst1|EQ~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|EQ~3 .lut_mask = 16'hFFFE;
defparam \inst1|EQ~3 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst1|EQ~4 (
// Equation(s):
// \inst1|EQ~4_combout  = (\inst1|EQ~0_combout ) # ((\inst1|EQ~1_combout ) # ((\inst1|EQ~2_combout ) # (\inst1|EQ~3_combout )))

	.dataa(\inst1|EQ~0_combout ),
	.datab(\inst1|EQ~1_combout ),
	.datac(\inst1|EQ~2_combout ),
	.datad(\inst1|EQ~3_combout ),
	.cin(gnd),
	.combout(\inst1|EQ~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|EQ~4 .lut_mask = 16'hFFFE;
defparam \inst1|EQ~4 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst7|cnt_en~0 (
// Equation(s):
// \inst7|cnt_en~0_combout  = (!\acc|dffs [15] & ((\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [12])) # (!\inst|inst~q  & ((\IR1|dffs [12])))))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datab(\IR1|dffs [12]),
	.datac(\inst|inst~q ),
	.datad(\acc|dffs [15]),
	.cin(gnd),
	.combout(\inst7|cnt_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|cnt_en~0 .lut_mask = 16'h00AC;
defparam \inst7|cnt_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst7|PC_sload~0 (
// Equation(s):
// \inst7|PC_sload~0_combout  = (\MUX2|$00000|auto_generated|result_node[15]~1_combout  & (\MUX2|$00000|auto_generated|result_node[13]~2_combout  & (\inst1|EQ~4_combout  & \inst7|cnt_en~0_combout )))

	.dataa(\MUX2|$00000|auto_generated|result_node[15]~1_combout ),
	.datab(\MUX2|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\inst1|EQ~4_combout ),
	.datad(\inst7|cnt_en~0_combout ),
	.cin(gnd),
	.combout(\inst7|PC_sload~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_sload~0 .lut_mask = 16'h8000;
defparam \inst7|PC_sload~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst7|PC_sload~1 (
// Equation(s):
// \inst7|PC_sload~1_combout  = (\MUX2|$00000|auto_generated|result_node[13]~2_combout  & (!\MUX2|$00000|auto_generated|result_node[12]~3_combout  & (!\inst1|EQ~4_combout ))) # (!\MUX2|$00000|auto_generated|result_node[13]~2_combout  & 
// (((!\MUX2|$00000|auto_generated|result_node[12]~3_combout  & !\inst1|EQ~4_combout )) # (!\inst7|cnt_en~0_combout )))

	.dataa(\MUX2|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\MUX2|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(\inst1|EQ~4_combout ),
	.datad(\inst7|cnt_en~0_combout ),
	.cin(gnd),
	.combout(\inst7|PC_sload~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_sload~1 .lut_mask = 16'h0357;
defparam \inst7|PC_sload~1 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst7|PC_sload~2 (
// Equation(s):
// \inst7|PC_sload~2_combout  = (\MUX2|$00000|auto_generated|result_node[14]~0_combout  & (((\inst7|PC_sload~1_combout  & !\MUX2|$00000|auto_generated|result_node[15]~1_combout )))) # (!\MUX2|$00000|auto_generated|result_node[14]~0_combout  & 
// (\inst7|PC_sload~0_combout ))

	.dataa(\inst7|PC_sload~0_combout ),
	.datab(\inst7|PC_sload~1_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[14]~0_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[15]~1_combout ),
	.cin(gnd),
	.combout(\inst7|PC_sload~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_sload~2 .lut_mask = 16'h0ACA;
defparam \inst7|PC_sload~2 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst7|PC_sload~3 (
// Equation(s):
// \inst7|PC_sload~3_combout  = (\inst|inst~q  & \inst7|PC_sload~2_combout )

	.dataa(\inst|inst~q ),
	.datab(\inst7|PC_sload~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|PC_sload~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|PC_sload~3 .lut_mask = 16'h8888;
defparam \inst7|PC_sload~3 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst7|cnt_en~1 (
// Equation(s):
// \inst7|cnt_en~1_combout  = (\MUX2|$00000|auto_generated|result_node[13]~2_combout  & (((\inst1|EQ~4_combout  & !\MUX2|$00000|auto_generated|result_node[12]~3_combout )))) # (!\MUX2|$00000|auto_generated|result_node[13]~2_combout  & 
// (\inst7|cnt_en~0_combout ))

	.dataa(\inst7|cnt_en~0_combout ),
	.datab(\inst1|EQ~4_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[13]~2_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[12]~3_combout ),
	.cin(gnd),
	.combout(\inst7|cnt_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|cnt_en~1 .lut_mask = 16'h0ACA;
defparam \inst7|cnt_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst7|cnt_en~2 (
// Equation(s):
// \inst7|cnt_en~2_combout  = (\inst7|cnt_en~1_combout  & (((!\MUX2|$00000|auto_generated|result_node[14]~0_combout  & !\inst7|PC_sload~0_combout )) # (!\MUX2|$00000|auto_generated|result_node[15]~1_combout ))) # (!\inst7|cnt_en~1_combout  & 
// (!\MUX2|$00000|auto_generated|result_node[14]~0_combout  & (!\inst7|PC_sload~0_combout )))

	.dataa(\inst7|cnt_en~1_combout ),
	.datab(\MUX2|$00000|auto_generated|result_node[14]~0_combout ),
	.datac(\inst7|PC_sload~0_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[15]~1_combout ),
	.cin(gnd),
	.combout(\inst7|cnt_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|cnt_en~2 .lut_mask = 16'h03AB;
defparam \inst7|cnt_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \PC|auto_generated|_~0 (
// Equation(s):
// \PC|auto_generated|_~0_combout  = (\inst|inst~q  & ((\inst7|PC_sload~2_combout ) # (\inst7|cnt_en~2_combout )))

	.dataa(\inst|inst~q ),
	.datab(\inst7|PC_sload~2_combout ),
	.datac(\inst7|cnt_en~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|auto_generated|_~0 .lut_mask = 16'hA8A8;
defparam \PC|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[0] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita0~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[0]~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[0]~0_combout  = (\statemachine|NS[1]~0_combout  & (\MUX2|$00000|auto_generated|result_node[0]~4_combout )) # (!\statemachine|NS[1]~0_combout  & ((\PC|auto_generated|counter_reg_bit [0])))

	.dataa(\MUX2|$00000|auto_generated|result_node[0]~4_combout ),
	.datab(\PC|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[0]~0 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IR1|dffs[1] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[1] .is_wysiwyg = "true";
defparam \IR1|dffs[1] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[1]~5 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[1]~5_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [1])) # (!\inst|inst~q  & ((\IR1|dffs [1])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datab(\IR1|dffs [1]),
	.datac(gnd),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[1]~5 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita1 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita1~combout  = (\PC|auto_generated|counter_reg_bit [1] & (!\PC|auto_generated|counter_comb_bita0~COUT )) # (!\PC|auto_generated|counter_reg_bit [1] & ((\PC|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita1~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita0~COUT ) # (!\PC|auto_generated|counter_reg_bit [1]))

	.dataa(\PC|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita0~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita1~combout ),
	.cout(\PC|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \PC|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[1] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita1~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[1]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[1]~1 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[1]~1_combout  = (\statemachine|NS[1]~0_combout  & (\MUX2|$00000|auto_generated|result_node[1]~5_combout )) # (!\statemachine|NS[1]~0_combout  & ((\PC|auto_generated|counter_reg_bit [1])))

	.dataa(\MUX2|$00000|auto_generated|result_node[1]~5_combout ),
	.datab(\PC|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[1]~1 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IR1|dffs[2] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[2] .is_wysiwyg = "true";
defparam \IR1|dffs[2] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[2]~6 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[2]~6_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [2])) # (!\inst|inst~q  & ((\IR1|dffs [2])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\IR1|dffs [2]),
	.datac(gnd),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[2]~6 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita2 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita2~combout  = (\PC|auto_generated|counter_reg_bit [2] & (\PC|auto_generated|counter_comb_bita1~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [2] & (!\PC|auto_generated|counter_comb_bita1~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita2~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [2] & !\PC|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\PC|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita1~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita2~combout ),
	.cout(\PC|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \PC|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[2] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita2~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[2]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[2]~2 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[2]~2_combout  = (\statemachine|NS[1]~0_combout  & (\MUX2|$00000|auto_generated|result_node[2]~6_combout )) # (!\statemachine|NS[1]~0_combout  & ((\PC|auto_generated|counter_reg_bit [2])))

	.dataa(\MUX2|$00000|auto_generated|result_node[2]~6_combout ),
	.datab(\PC|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[2]~2 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IR1|dffs[3] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[3] .is_wysiwyg = "true";
defparam \IR1|dffs[3] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[3]~7 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[3]~7_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [3])) # (!\inst|inst~q  & ((\IR1|dffs [3])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datab(\IR1|dffs [3]),
	.datac(gnd),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[3]~7 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita3 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita3~combout  = (\PC|auto_generated|counter_reg_bit [3] & (!\PC|auto_generated|counter_comb_bita2~COUT )) # (!\PC|auto_generated|counter_reg_bit [3] & ((\PC|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita3~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita2~COUT ) # (!\PC|auto_generated|counter_reg_bit [3]))

	.dataa(\PC|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita2~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita3~combout ),
	.cout(\PC|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \PC|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[3] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita3~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[3]~3 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[3]~3_combout  = (\statemachine|NS[1]~0_combout  & (\MUX2|$00000|auto_generated|result_node[3]~7_combout )) # (!\statemachine|NS[1]~0_combout  & ((\PC|auto_generated|counter_reg_bit [3])))

	.dataa(\MUX2|$00000|auto_generated|result_node[3]~7_combout ),
	.datab(\PC|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[3]~3 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IR1|dffs[4] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[4] .is_wysiwyg = "true";
defparam \IR1|dffs[4] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[4]~8 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[4]~8_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [4])) # (!\inst|inst~q  & ((\IR1|dffs [4])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\IR1|dffs [4]),
	.datac(gnd),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[4]~8 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita4 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita4~combout  = (\PC|auto_generated|counter_reg_bit [4] & (\PC|auto_generated|counter_comb_bita3~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [4] & (!\PC|auto_generated|counter_comb_bita3~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita4~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [4] & !\PC|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\PC|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita3~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita4~combout ),
	.cout(\PC|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \PC|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[4] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita4~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[4]~4 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[4]~4_combout  = (\statemachine|NS[1]~0_combout  & (\MUX2|$00000|auto_generated|result_node[4]~8_combout )) # (!\statemachine|NS[1]~0_combout  & ((\PC|auto_generated|counter_reg_bit [4])))

	.dataa(\MUX2|$00000|auto_generated|result_node[4]~8_combout ),
	.datab(\PC|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[4]~4 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IR1|dffs[5] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[5] .is_wysiwyg = "true";
defparam \IR1|dffs[5] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[5]~9 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[5]~9_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [5])) # (!\inst|inst~q  & ((\IR1|dffs [5])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datab(\IR1|dffs [5]),
	.datac(gnd),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[5]~9 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita5 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita5~combout  = (\PC|auto_generated|counter_reg_bit [5] & (!\PC|auto_generated|counter_comb_bita4~COUT )) # (!\PC|auto_generated|counter_reg_bit [5] & ((\PC|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita5~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita4~COUT ) # (!\PC|auto_generated|counter_reg_bit [5]))

	.dataa(\PC|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita4~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita5~combout ),
	.cout(\PC|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \PC|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[5] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita5~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[5]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[5]~5 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[5]~5_combout  = (\statemachine|NS[1]~0_combout  & (\MUX2|$00000|auto_generated|result_node[5]~9_combout )) # (!\statemachine|NS[1]~0_combout  & ((\PC|auto_generated|counter_reg_bit [5])))

	.dataa(\MUX2|$00000|auto_generated|result_node[5]~9_combout ),
	.datab(\PC|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[5]~5 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IR1|dffs[6] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[6] .is_wysiwyg = "true";
defparam \IR1|dffs[6] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[6]~10 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[6]~10_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [6])) # (!\inst|inst~q  & ((\IR1|dffs [6])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datab(\IR1|dffs [6]),
	.datac(gnd),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[6]~10 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita6 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita6~combout  = (\PC|auto_generated|counter_reg_bit [6] & (\PC|auto_generated|counter_comb_bita5~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [6] & (!\PC|auto_generated|counter_comb_bita5~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita6~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [6] & !\PC|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\PC|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita5~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita6~combout ),
	.cout(\PC|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \PC|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[6] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita6~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[6]~6 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[6]~6_combout  = (\statemachine|NS[1]~0_combout  & (\MUX2|$00000|auto_generated|result_node[6]~10_combout )) # (!\statemachine|NS[1]~0_combout  & ((\PC|auto_generated|counter_reg_bit [6])))

	.dataa(\MUX2|$00000|auto_generated|result_node[6]~10_combout ),
	.datab(\PC|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[6]~6 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IR1|dffs[7] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[7] .is_wysiwyg = "true";
defparam \IR1|dffs[7] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[7]~11 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[7]~11_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [7])) # (!\inst|inst~q  & ((\IR1|dffs [7])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.datab(\IR1|dffs [7]),
	.datac(gnd),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[7]~11 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita7 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita7~combout  = (\PC|auto_generated|counter_reg_bit [7] & (!\PC|auto_generated|counter_comb_bita6~COUT )) # (!\PC|auto_generated|counter_reg_bit [7] & ((\PC|auto_generated|counter_comb_bita6~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita7~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita6~COUT ) # (!\PC|auto_generated|counter_reg_bit [7]))

	.dataa(\PC|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita6~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita7~combout ),
	.cout(\PC|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \PC|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[7] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita7~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[7]~7 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[7]~7_combout  = (\statemachine|NS[1]~0_combout  & (\MUX2|$00000|auto_generated|result_node[7]~11_combout )) # (!\statemachine|NS[1]~0_combout  & ((\PC|auto_generated|counter_reg_bit [7])))

	.dataa(\MUX2|$00000|auto_generated|result_node[7]~11_combout ),
	.datab(\PC|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[7]~7 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IR1|dffs[8] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[8] .is_wysiwyg = "true";
defparam \IR1|dffs[8] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[8]~12 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[8]~12_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [8])) # (!\inst|inst~q  & ((\IR1|dffs [8])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.datab(\IR1|dffs [8]),
	.datac(gnd),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[8]~12 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita8 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita8~combout  = (\PC|auto_generated|counter_reg_bit [8] & (\PC|auto_generated|counter_comb_bita7~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [8] & (!\PC|auto_generated|counter_comb_bita7~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita8~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [8] & !\PC|auto_generated|counter_comb_bita7~COUT ))

	.dataa(\PC|auto_generated|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita7~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita8~combout ),
	.cout(\PC|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \PC|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[8] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita8~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[8]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[8]~8 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[8]~8_combout  = (\statemachine|NS[1]~0_combout  & (\MUX2|$00000|auto_generated|result_node[8]~12_combout )) # (!\statemachine|NS[1]~0_combout  & ((\PC|auto_generated|counter_reg_bit [8])))

	.dataa(\MUX2|$00000|auto_generated|result_node[8]~12_combout ),
	.datab(\PC|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[8]~8 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IR1|dffs[9] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[9] .is_wysiwyg = "true";
defparam \IR1|dffs[9] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[9]~13 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[9]~13_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [9])) # (!\inst|inst~q  & ((\IR1|dffs [9])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.datab(\IR1|dffs [9]),
	.datac(gnd),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[9]~13 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita9 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita9~combout  = (\PC|auto_generated|counter_reg_bit [9] & (!\PC|auto_generated|counter_comb_bita8~COUT )) # (!\PC|auto_generated|counter_reg_bit [9] & ((\PC|auto_generated|counter_comb_bita8~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita9~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita8~COUT ) # (!\PC|auto_generated|counter_reg_bit [9]))

	.dataa(\PC|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita8~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita9~combout ),
	.cout(\PC|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \PC|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[9] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita9~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[9]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[9]~9 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[9]~9_combout  = (\statemachine|NS[1]~0_combout  & (\MUX2|$00000|auto_generated|result_node[9]~13_combout )) # (!\statemachine|NS[1]~0_combout  & ((\PC|auto_generated|counter_reg_bit [9])))

	.dataa(\MUX2|$00000|auto_generated|result_node[9]~13_combout ),
	.datab(\PC|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[9]~9 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IR1|dffs[10] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[10] .is_wysiwyg = "true";
defparam \IR1|dffs[10] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[10]~14 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[10]~14_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [10])) # (!\inst|inst~q  & ((\IR1|dffs [10])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.datab(\IR1|dffs [10]),
	.datac(gnd),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[10]~14 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita10 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita10~combout  = (\PC|auto_generated|counter_reg_bit [10] & (\PC|auto_generated|counter_comb_bita9~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [10] & (!\PC|auto_generated|counter_comb_bita9~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita10~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [10] & !\PC|auto_generated|counter_comb_bita9~COUT ))

	.dataa(\PC|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita9~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita10~combout ),
	.cout(\PC|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita10 .lut_mask = 16'hA50A;
defparam \PC|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[10] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita10~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[10]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[10]~10 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[10]~10_combout  = (\statemachine|NS[1]~0_combout  & (\MUX2|$00000|auto_generated|result_node[10]~14_combout )) # (!\statemachine|NS[1]~0_combout  & ((\PC|auto_generated|counter_reg_bit [10])))

	.dataa(\MUX2|$00000|auto_generated|result_node[10]~14_combout ),
	.datab(\PC|auto_generated|counter_reg_bit [10]),
	.datac(gnd),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[10]~10 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \IR1|dffs[11] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[11] .is_wysiwyg = "true";
defparam \IR1|dffs[11] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[11]~15 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[11]~15_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [11])) # (!\inst|inst~q  & ((\IR1|dffs [11])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.datab(\IR1|dffs [11]),
	.datac(gnd),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[11]~15 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \PC|auto_generated|counter_comb_bita11 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita11~combout  = \PC|auto_generated|counter_reg_bit [11] $ (\PC|auto_generated|counter_comb_bita10~COUT )

	.dataa(\PC|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\PC|auto_generated|counter_comb_bita10~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita11~combout ),
	.cout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita11 .lut_mask = 16'h5A5A;
defparam \PC|auto_generated|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[11] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita11~combout ),
	.asdata(\MUX2|$00000|auto_generated|result_node[11]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~3_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX1|$00000|auto_generated|result_node[11]~11 (
// Equation(s):
// \MUX1|$00000|auto_generated|result_node[11]~11_combout  = (\statemachine|NS[1]~0_combout  & (\MUX2|$00000|auto_generated|result_node[11]~15_combout )) # (!\statemachine|NS[1]~0_combout  & ((\PC|auto_generated|counter_reg_bit [11])))

	.dataa(\MUX2|$00000|auto_generated|result_node[11]~15_combout ),
	.datab(\PC|auto_generated|counter_reg_bit [11]),
	.datac(gnd),
	.datad(\statemachine|NS[1]~0_combout ),
	.cin(gnd),
	.combout(\MUX1|$00000|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|result_node[11]~11 .lut_mask = 16'hAACC;
defparam \MUX1|$00000|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [15]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \IR1|dffs[15] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[15] .is_wysiwyg = "true";
defparam \IR1|dffs[15] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[15]~1 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[15]~1_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [15])) # (!\inst|inst~q  & ((\IR1|dffs [15])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datab(\IR1|dffs [15]),
	.datac(gnd),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[15]~1 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst7|sel3~1 (
// Equation(s):
// \inst7|sel3~1_combout  = (\inst|inst1~q  & (\MUX2|$00000|auto_generated|result_node[13]~2_combout  & (!\MUX2|$00000|auto_generated|result_node[14]~0_combout  & !\MUX2|$00000|auto_generated|result_node[15]~1_combout )))

	.dataa(\inst|inst1~q ),
	.datab(\MUX2|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[14]~0_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[15]~1_combout ),
	.cin(gnd),
	.combout(\inst7|sel3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|sel3~1 .lut_mask = 16'h0008;
defparam \inst7|sel3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \acc|dffs[0]~14 (
// Equation(s):
// \acc|dffs[0]~14_combout  = (\inst7|sel3~1_combout  & (\ALU|auto_generated|result_int[1]~2_combout )) # (!\inst7|sel3~1_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\ALU|auto_generated|result_int[1]~2_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\acc|dffs[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[0]~14 .lut_mask = 16'hAACC;
defparam \acc|dffs[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \acc|dffs[0] (
	.clk(\Clock~input_o ),
	.d(\acc|dffs[0]~14_combout ),
	.asdata(\acc|dffs [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[0] .is_wysiwyg = "true";
defparam \acc|dffs[0] .power_up = "low";
// synopsys translate_on

cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [0]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000104;
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|_~15 (
// Equation(s):
// \ALU|auto_generated|_~15_combout  = \RAM|altsyncram_component|auto_generated|q_a [0] $ (((\inst|inst1~q  & \inst7|ADD~0_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datac(\inst|inst1~q ),
	.datad(\inst7|ADD~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~15 .lut_mask = 16'h3CCC;
defparam \ALU|auto_generated|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|result_int[2]~4 (
// Equation(s):
// \ALU|auto_generated|result_int[2]~4_combout  = ((\ALU|auto_generated|_~14_combout  $ (\acc|dffs [1] $ (\ALU|auto_generated|result_int[1]~3 )))) # (GND)
// \ALU|auto_generated|result_int[2]~5  = CARRY((\ALU|auto_generated|_~14_combout  & (\acc|dffs [1] & !\ALU|auto_generated|result_int[1]~3 )) # (!\ALU|auto_generated|_~14_combout  & ((\acc|dffs [1]) # (!\ALU|auto_generated|result_int[1]~3 ))))

	.dataa(\ALU|auto_generated|_~14_combout ),
	.datab(\acc|dffs [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[1]~3 ),
	.combout(\ALU|auto_generated|result_int[2]~4_combout ),
	.cout(\ALU|auto_generated|result_int[2]~5 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[2]~4 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \acc|dffs[1]~13 (
// Equation(s):
// \acc|dffs[1]~13_combout  = (\inst7|sel3~1_combout  & (\ALU|auto_generated|result_int[2]~4_combout )) # (!\inst7|sel3~1_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\ALU|auto_generated|result_int[2]~4_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\acc|dffs[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[1]~13 .lut_mask = 16'hAACC;
defparam \acc|dffs[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \acc|dffs[1] (
	.clk(\Clock~input_o ),
	.d(\acc|dffs[1]~13_combout ),
	.asdata(\acc|dffs [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[1] .is_wysiwyg = "true";
defparam \acc|dffs[1] .power_up = "low";
// synopsys translate_on

cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [1]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|_~14 (
// Equation(s):
// \ALU|auto_generated|_~14_combout  = \RAM|altsyncram_component|auto_generated|q_a [1] $ (((\inst|inst1~q  & \inst7|ADD~0_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst|inst1~q ),
	.datad(\inst7|ADD~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~14 .lut_mask = 16'h3CCC;
defparam \ALU|auto_generated|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|result_int[3]~6 (
// Equation(s):
// \ALU|auto_generated|result_int[3]~6_combout  = (\ALU|auto_generated|_~13_combout  & ((\acc|dffs [2] & (!\ALU|auto_generated|result_int[2]~5 )) # (!\acc|dffs [2] & ((\ALU|auto_generated|result_int[2]~5 ) # (GND))))) # (!\ALU|auto_generated|_~13_combout  & 
// ((\acc|dffs [2] & (\ALU|auto_generated|result_int[2]~5  & VCC)) # (!\acc|dffs [2] & (!\ALU|auto_generated|result_int[2]~5 ))))
// \ALU|auto_generated|result_int[3]~7  = CARRY((\ALU|auto_generated|_~13_combout  & ((!\ALU|auto_generated|result_int[2]~5 ) # (!\acc|dffs [2]))) # (!\ALU|auto_generated|_~13_combout  & (!\acc|dffs [2] & !\ALU|auto_generated|result_int[2]~5 )))

	.dataa(\ALU|auto_generated|_~13_combout ),
	.datab(\acc|dffs [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[2]~5 ),
	.combout(\ALU|auto_generated|result_int[3]~6_combout ),
	.cout(\ALU|auto_generated|result_int[3]~7 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[3]~6 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \acc|dffs[2]~12 (
// Equation(s):
// \acc|dffs[2]~12_combout  = (\inst7|sel3~1_combout  & (\ALU|auto_generated|result_int[3]~6_combout )) # (!\inst7|sel3~1_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\ALU|auto_generated|result_int[3]~6_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\acc|dffs[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[2]~12 .lut_mask = 16'hAACC;
defparam \acc|dffs[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \acc|dffs[2] (
	.clk(\Clock~input_o ),
	.d(\acc|dffs[2]~12_combout ),
	.asdata(\acc|dffs [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[2] .is_wysiwyg = "true";
defparam \acc|dffs[2] .power_up = "low";
// synopsys translate_on

cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [2]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|_~13 (
// Equation(s):
// \ALU|auto_generated|_~13_combout  = \RAM|altsyncram_component|auto_generated|q_a [2] $ (((\inst|inst1~q  & \inst7|ADD~0_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst|inst1~q ),
	.datad(\inst7|ADD~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~13 .lut_mask = 16'h3CCC;
defparam \ALU|auto_generated|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|result_int[4]~8 (
// Equation(s):
// \ALU|auto_generated|result_int[4]~8_combout  = ((\ALU|auto_generated|_~12_combout  $ (\acc|dffs [3] $ (\ALU|auto_generated|result_int[3]~7 )))) # (GND)
// \ALU|auto_generated|result_int[4]~9  = CARRY((\ALU|auto_generated|_~12_combout  & (\acc|dffs [3] & !\ALU|auto_generated|result_int[3]~7 )) # (!\ALU|auto_generated|_~12_combout  & ((\acc|dffs [3]) # (!\ALU|auto_generated|result_int[3]~7 ))))

	.dataa(\ALU|auto_generated|_~12_combout ),
	.datab(\acc|dffs [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[3]~7 ),
	.combout(\ALU|auto_generated|result_int[4]~8_combout ),
	.cout(\ALU|auto_generated|result_int[4]~9 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[4]~8 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \acc|dffs[3]~11 (
// Equation(s):
// \acc|dffs[3]~11_combout  = (\inst7|sel3~1_combout  & (\ALU|auto_generated|result_int[4]~8_combout )) # (!\inst7|sel3~1_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\ALU|auto_generated|result_int[4]~8_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\acc|dffs[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[3]~11 .lut_mask = 16'hAACC;
defparam \acc|dffs[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \acc|dffs[3] (
	.clk(\Clock~input_o ),
	.d(\acc|dffs[3]~11_combout ),
	.asdata(\acc|dffs [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[3] .is_wysiwyg = "true";
defparam \acc|dffs[3] .power_up = "low";
// synopsys translate_on

cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [3]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|_~12 (
// Equation(s):
// \ALU|auto_generated|_~12_combout  = \RAM|altsyncram_component|auto_generated|q_a [3] $ (((\inst|inst1~q  & \inst7|ADD~0_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst|inst1~q ),
	.datad(\inst7|ADD~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~12 .lut_mask = 16'h3CCC;
defparam \ALU|auto_generated|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|result_int[5]~10 (
// Equation(s):
// \ALU|auto_generated|result_int[5]~10_combout  = (\ALU|auto_generated|_~11_combout  & ((\acc|dffs [4] & (!\ALU|auto_generated|result_int[4]~9 )) # (!\acc|dffs [4] & ((\ALU|auto_generated|result_int[4]~9 ) # (GND))))) # (!\ALU|auto_generated|_~11_combout  & 
// ((\acc|dffs [4] & (\ALU|auto_generated|result_int[4]~9  & VCC)) # (!\acc|dffs [4] & (!\ALU|auto_generated|result_int[4]~9 ))))
// \ALU|auto_generated|result_int[5]~11  = CARRY((\ALU|auto_generated|_~11_combout  & ((!\ALU|auto_generated|result_int[4]~9 ) # (!\acc|dffs [4]))) # (!\ALU|auto_generated|_~11_combout  & (!\acc|dffs [4] & !\ALU|auto_generated|result_int[4]~9 )))

	.dataa(\ALU|auto_generated|_~11_combout ),
	.datab(\acc|dffs [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[4]~9 ),
	.combout(\ALU|auto_generated|result_int[5]~10_combout ),
	.cout(\ALU|auto_generated|result_int[5]~11 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[5]~10 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \acc|dffs[4]~10 (
// Equation(s):
// \acc|dffs[4]~10_combout  = (\inst7|sel3~1_combout  & (\ALU|auto_generated|result_int[5]~10_combout )) # (!\inst7|sel3~1_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\ALU|auto_generated|result_int[5]~10_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\acc|dffs[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[4]~10 .lut_mask = 16'hAACC;
defparam \acc|dffs[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \acc|dffs[4] (
	.clk(\Clock~input_o ),
	.d(\acc|dffs[4]~10_combout ),
	.asdata(\acc|dffs [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[4] .is_wysiwyg = "true";
defparam \acc|dffs[4] .power_up = "low";
// synopsys translate_on

cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [4]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|_~11 (
// Equation(s):
// \ALU|auto_generated|_~11_combout  = \RAM|altsyncram_component|auto_generated|q_a [4] $ (((\inst|inst1~q  & \inst7|ADD~0_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datac(\inst|inst1~q ),
	.datad(\inst7|ADD~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~11 .lut_mask = 16'h3CCC;
defparam \ALU|auto_generated|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|result_int[6]~12 (
// Equation(s):
// \ALU|auto_generated|result_int[6]~12_combout  = ((\ALU|auto_generated|_~10_combout  $ (\acc|dffs [5] $ (\ALU|auto_generated|result_int[5]~11 )))) # (GND)
// \ALU|auto_generated|result_int[6]~13  = CARRY((\ALU|auto_generated|_~10_combout  & (\acc|dffs [5] & !\ALU|auto_generated|result_int[5]~11 )) # (!\ALU|auto_generated|_~10_combout  & ((\acc|dffs [5]) # (!\ALU|auto_generated|result_int[5]~11 ))))

	.dataa(\ALU|auto_generated|_~10_combout ),
	.datab(\acc|dffs [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[5]~11 ),
	.combout(\ALU|auto_generated|result_int[6]~12_combout ),
	.cout(\ALU|auto_generated|result_int[6]~13 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[6]~12 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \acc|dffs[5]~9 (
// Equation(s):
// \acc|dffs[5]~9_combout  = (\inst7|sel3~1_combout  & (\ALU|auto_generated|result_int[6]~12_combout )) # (!\inst7|sel3~1_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\ALU|auto_generated|result_int[6]~12_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\acc|dffs[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[5]~9 .lut_mask = 16'hAACC;
defparam \acc|dffs[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \acc|dffs[5] (
	.clk(\Clock~input_o ),
	.d(\acc|dffs[5]~9_combout ),
	.asdata(\acc|dffs [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[5] .is_wysiwyg = "true";
defparam \acc|dffs[5] .power_up = "low";
// synopsys translate_on

cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [5]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|_~10 (
// Equation(s):
// \ALU|auto_generated|_~10_combout  = \RAM|altsyncram_component|auto_generated|q_a [5] $ (((\inst|inst1~q  & \inst7|ADD~0_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datac(\inst|inst1~q ),
	.datad(\inst7|ADD~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~10 .lut_mask = 16'h3CCC;
defparam \ALU|auto_generated|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|result_int[7]~14 (
// Equation(s):
// \ALU|auto_generated|result_int[7]~14_combout  = (\ALU|auto_generated|_~9_combout  & ((\acc|dffs [6] & (!\ALU|auto_generated|result_int[6]~13 )) # (!\acc|dffs [6] & ((\ALU|auto_generated|result_int[6]~13 ) # (GND))))) # (!\ALU|auto_generated|_~9_combout  & 
// ((\acc|dffs [6] & (\ALU|auto_generated|result_int[6]~13  & VCC)) # (!\acc|dffs [6] & (!\ALU|auto_generated|result_int[6]~13 ))))
// \ALU|auto_generated|result_int[7]~15  = CARRY((\ALU|auto_generated|_~9_combout  & ((!\ALU|auto_generated|result_int[6]~13 ) # (!\acc|dffs [6]))) # (!\ALU|auto_generated|_~9_combout  & (!\acc|dffs [6] & !\ALU|auto_generated|result_int[6]~13 )))

	.dataa(\ALU|auto_generated|_~9_combout ),
	.datab(\acc|dffs [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[6]~13 ),
	.combout(\ALU|auto_generated|result_int[7]~14_combout ),
	.cout(\ALU|auto_generated|result_int[7]~15 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[7]~14 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \acc|dffs[6]~8 (
// Equation(s):
// \acc|dffs[6]~8_combout  = (\inst7|sel3~1_combout  & (\ALU|auto_generated|result_int[7]~14_combout )) # (!\inst7|sel3~1_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\ALU|auto_generated|result_int[7]~14_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\acc|dffs[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[6]~8 .lut_mask = 16'hAACC;
defparam \acc|dffs[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \acc|dffs[6] (
	.clk(\Clock~input_o ),
	.d(\acc|dffs[6]~8_combout ),
	.asdata(\acc|dffs [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[6] .is_wysiwyg = "true";
defparam \acc|dffs[6] .power_up = "low";
// synopsys translate_on

cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [6]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|_~9 (
// Equation(s):
// \ALU|auto_generated|_~9_combout  = \RAM|altsyncram_component|auto_generated|q_a [6] $ (((\inst|inst1~q  & \inst7|ADD~0_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datac(\inst|inst1~q ),
	.datad(\inst7|ADD~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~9 .lut_mask = 16'h3CCC;
defparam \ALU|auto_generated|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|result_int[8]~16 (
// Equation(s):
// \ALU|auto_generated|result_int[8]~16_combout  = ((\ALU|auto_generated|_~8_combout  $ (\acc|dffs [7] $ (\ALU|auto_generated|result_int[7]~15 )))) # (GND)
// \ALU|auto_generated|result_int[8]~17  = CARRY((\ALU|auto_generated|_~8_combout  & (\acc|dffs [7] & !\ALU|auto_generated|result_int[7]~15 )) # (!\ALU|auto_generated|_~8_combout  & ((\acc|dffs [7]) # (!\ALU|auto_generated|result_int[7]~15 ))))

	.dataa(\ALU|auto_generated|_~8_combout ),
	.datab(\acc|dffs [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[7]~15 ),
	.combout(\ALU|auto_generated|result_int[8]~16_combout ),
	.cout(\ALU|auto_generated|result_int[8]~17 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[8]~16 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \acc|dffs[7]~7 (
// Equation(s):
// \acc|dffs[7]~7_combout  = (\inst7|sel3~1_combout  & (\ALU|auto_generated|result_int[8]~16_combout )) # (!\inst7|sel3~1_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\ALU|auto_generated|result_int[8]~16_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\acc|dffs[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[7]~7 .lut_mask = 16'hAACC;
defparam \acc|dffs[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \acc|dffs[7] (
	.clk(\Clock~input_o ),
	.d(\acc|dffs[7]~7_combout ),
	.asdata(\acc|dffs [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[7] .is_wysiwyg = "true";
defparam \acc|dffs[7] .power_up = "low";
// synopsys translate_on

cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [7]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|_~8 (
// Equation(s):
// \ALU|auto_generated|_~8_combout  = \RAM|altsyncram_component|auto_generated|q_a [7] $ (((\inst|inst1~q  & \inst7|ADD~0_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.datac(\inst|inst1~q ),
	.datad(\inst7|ADD~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~8 .lut_mask = 16'h3CCC;
defparam \ALU|auto_generated|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|result_int[9]~18 (
// Equation(s):
// \ALU|auto_generated|result_int[9]~18_combout  = (\ALU|auto_generated|_~7_combout  & ((\acc|dffs [8] & (!\ALU|auto_generated|result_int[8]~17 )) # (!\acc|dffs [8] & ((\ALU|auto_generated|result_int[8]~17 ) # (GND))))) # (!\ALU|auto_generated|_~7_combout  & 
// ((\acc|dffs [8] & (\ALU|auto_generated|result_int[8]~17  & VCC)) # (!\acc|dffs [8] & (!\ALU|auto_generated|result_int[8]~17 ))))
// \ALU|auto_generated|result_int[9]~19  = CARRY((\ALU|auto_generated|_~7_combout  & ((!\ALU|auto_generated|result_int[8]~17 ) # (!\acc|dffs [8]))) # (!\ALU|auto_generated|_~7_combout  & (!\acc|dffs [8] & !\ALU|auto_generated|result_int[8]~17 )))

	.dataa(\ALU|auto_generated|_~7_combout ),
	.datab(\acc|dffs [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[8]~17 ),
	.combout(\ALU|auto_generated|result_int[9]~18_combout ),
	.cout(\ALU|auto_generated|result_int[9]~19 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[9]~18 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \acc|dffs[8]~6 (
// Equation(s):
// \acc|dffs[8]~6_combout  = (\inst7|sel3~1_combout  & (\ALU|auto_generated|result_int[9]~18_combout )) # (!\inst7|sel3~1_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\ALU|auto_generated|result_int[9]~18_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\acc|dffs[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[8]~6 .lut_mask = 16'hAACC;
defparam \acc|dffs[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \acc|dffs[8] (
	.clk(\Clock~input_o ),
	.d(\acc|dffs[8]~6_combout ),
	.asdata(\acc|dffs [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[8] .is_wysiwyg = "true";
defparam \acc|dffs[8] .power_up = "low";
// synopsys translate_on

cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [8]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|_~7 (
// Equation(s):
// \ALU|auto_generated|_~7_combout  = \RAM|altsyncram_component|auto_generated|q_a [8] $ (((\inst|inst1~q  & \inst7|ADD~0_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst|inst1~q ),
	.datad(\inst7|ADD~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~7 .lut_mask = 16'h3CCC;
defparam \ALU|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|result_int[10]~20 (
// Equation(s):
// \ALU|auto_generated|result_int[10]~20_combout  = ((\ALU|auto_generated|_~6_combout  $ (\acc|dffs [9] $ (\ALU|auto_generated|result_int[9]~19 )))) # (GND)
// \ALU|auto_generated|result_int[10]~21  = CARRY((\ALU|auto_generated|_~6_combout  & (\acc|dffs [9] & !\ALU|auto_generated|result_int[9]~19 )) # (!\ALU|auto_generated|_~6_combout  & ((\acc|dffs [9]) # (!\ALU|auto_generated|result_int[9]~19 ))))

	.dataa(\ALU|auto_generated|_~6_combout ),
	.datab(\acc|dffs [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[9]~19 ),
	.combout(\ALU|auto_generated|result_int[10]~20_combout ),
	.cout(\ALU|auto_generated|result_int[10]~21 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[10]~20 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \acc|dffs[9]~5 (
// Equation(s):
// \acc|dffs[9]~5_combout  = (\inst7|sel3~1_combout  & (\ALU|auto_generated|result_int[10]~20_combout )) # (!\inst7|sel3~1_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\ALU|auto_generated|result_int[10]~20_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\acc|dffs[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[9]~5 .lut_mask = 16'hAACC;
defparam \acc|dffs[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \acc|dffs[9] (
	.clk(\Clock~input_o ),
	.d(\acc|dffs[9]~5_combout ),
	.asdata(\acc|dffs [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[9] .is_wysiwyg = "true";
defparam \acc|dffs[9] .power_up = "low";
// synopsys translate_on

cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [9]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|_~6 (
// Equation(s):
// \ALU|auto_generated|_~6_combout  = \RAM|altsyncram_component|auto_generated|q_a [9] $ (((\inst|inst1~q  & \inst7|ADD~0_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.datac(\inst|inst1~q ),
	.datad(\inst7|ADD~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~6 .lut_mask = 16'h3CCC;
defparam \ALU|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|result_int[11]~22 (
// Equation(s):
// \ALU|auto_generated|result_int[11]~22_combout  = (\ALU|auto_generated|_~5_combout  & ((\acc|dffs [10] & (!\ALU|auto_generated|result_int[10]~21 )) # (!\acc|dffs [10] & ((\ALU|auto_generated|result_int[10]~21 ) # (GND))))) # 
// (!\ALU|auto_generated|_~5_combout  & ((\acc|dffs [10] & (\ALU|auto_generated|result_int[10]~21  & VCC)) # (!\acc|dffs [10] & (!\ALU|auto_generated|result_int[10]~21 ))))
// \ALU|auto_generated|result_int[11]~23  = CARRY((\ALU|auto_generated|_~5_combout  & ((!\ALU|auto_generated|result_int[10]~21 ) # (!\acc|dffs [10]))) # (!\ALU|auto_generated|_~5_combout  & (!\acc|dffs [10] & !\ALU|auto_generated|result_int[10]~21 )))

	.dataa(\ALU|auto_generated|_~5_combout ),
	.datab(\acc|dffs [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[10]~21 ),
	.combout(\ALU|auto_generated|result_int[11]~22_combout ),
	.cout(\ALU|auto_generated|result_int[11]~23 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[11]~22 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \acc|dffs[10]~4 (
// Equation(s):
// \acc|dffs[10]~4_combout  = (\inst7|sel3~1_combout  & (\ALU|auto_generated|result_int[11]~22_combout )) # (!\inst7|sel3~1_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\ALU|auto_generated|result_int[11]~22_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\acc|dffs[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[10]~4 .lut_mask = 16'hAACC;
defparam \acc|dffs[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \acc|dffs[10] (
	.clk(\Clock~input_o ),
	.d(\acc|dffs[10]~4_combout ),
	.asdata(\acc|dffs [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[10] .is_wysiwyg = "true";
defparam \acc|dffs[10] .power_up = "low";
// synopsys translate_on

cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [10]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|_~5 (
// Equation(s):
// \ALU|auto_generated|_~5_combout  = \RAM|altsyncram_component|auto_generated|q_a [10] $ (((\inst|inst1~q  & \inst7|ADD~0_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(\inst|inst1~q ),
	.datad(\inst7|ADD~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~5 .lut_mask = 16'h3CCC;
defparam \ALU|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|result_int[12]~24 (
// Equation(s):
// \ALU|auto_generated|result_int[12]~24_combout  = ((\ALU|auto_generated|_~4_combout  $ (\acc|dffs [11] $ (\ALU|auto_generated|result_int[11]~23 )))) # (GND)
// \ALU|auto_generated|result_int[12]~25  = CARRY((\ALU|auto_generated|_~4_combout  & (\acc|dffs [11] & !\ALU|auto_generated|result_int[11]~23 )) # (!\ALU|auto_generated|_~4_combout  & ((\acc|dffs [11]) # (!\ALU|auto_generated|result_int[11]~23 ))))

	.dataa(\ALU|auto_generated|_~4_combout ),
	.datab(\acc|dffs [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[11]~23 ),
	.combout(\ALU|auto_generated|result_int[12]~24_combout ),
	.cout(\ALU|auto_generated|result_int[12]~25 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[12]~24 .lut_mask = 16'h964D;
defparam \ALU|auto_generated|result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \acc|dffs[11]~3 (
// Equation(s):
// \acc|dffs[11]~3_combout  = (\inst7|sel3~1_combout  & (\ALU|auto_generated|result_int[12]~24_combout )) # (!\inst7|sel3~1_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\ALU|auto_generated|result_int[12]~24_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\acc|dffs[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[11]~3 .lut_mask = 16'hAACC;
defparam \acc|dffs[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \acc|dffs[11] (
	.clk(\Clock~input_o ),
	.d(\acc|dffs[11]~3_combout ),
	.asdata(\acc|dffs [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[11] .is_wysiwyg = "true";
defparam \acc|dffs[11] .power_up = "low";
// synopsys translate_on

cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [11]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|_~4 (
// Equation(s):
// \ALU|auto_generated|_~4_combout  = \RAM|altsyncram_component|auto_generated|q_a [11] $ (((\inst|inst1~q  & \inst7|ADD~0_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.datac(\inst|inst1~q ),
	.datad(\inst7|ADD~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~4 .lut_mask = 16'h3CCC;
defparam \ALU|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|result_int[13]~26 (
// Equation(s):
// \ALU|auto_generated|result_int[13]~26_combout  = (\ALU|auto_generated|_~3_combout  & ((\acc|dffs [12] & (!\ALU|auto_generated|result_int[12]~25 )) # (!\acc|dffs [12] & ((\ALU|auto_generated|result_int[12]~25 ) # (GND))))) # 
// (!\ALU|auto_generated|_~3_combout  & ((\acc|dffs [12] & (\ALU|auto_generated|result_int[12]~25  & VCC)) # (!\acc|dffs [12] & (!\ALU|auto_generated|result_int[12]~25 ))))
// \ALU|auto_generated|result_int[13]~27  = CARRY((\ALU|auto_generated|_~3_combout  & ((!\ALU|auto_generated|result_int[12]~25 ) # (!\acc|dffs [12]))) # (!\ALU|auto_generated|_~3_combout  & (!\acc|dffs [12] & !\ALU|auto_generated|result_int[12]~25 )))

	.dataa(\ALU|auto_generated|_~3_combout ),
	.datab(\acc|dffs [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[12]~25 ),
	.combout(\ALU|auto_generated|result_int[13]~26_combout ),
	.cout(\ALU|auto_generated|result_int[13]~27 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[13]~26 .lut_mask = 16'h692B;
defparam \ALU|auto_generated|result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \acc|dffs[13]~1 (
// Equation(s):
// \acc|dffs[13]~1_combout  = (\inst7|sel3~1_combout  & (\ALU|auto_generated|result_int[14]~28_combout )) # (!\inst7|sel3~1_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\ALU|auto_generated|result_int[14]~28_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\acc|dffs[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[13]~1 .lut_mask = 16'hAACC;
defparam \acc|dffs[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \acc|dffs[13] (
	.clk(\Clock~input_o ),
	.d(\acc|dffs[13]~1_combout ),
	.asdata(\acc|dffs [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[13] .is_wysiwyg = "true";
defparam \acc|dffs[13] .power_up = "low";
// synopsys translate_on

cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [13]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cyclone10lp_lcell_comb \MUX2|$00000|auto_generated|result_node[13]~2 (
// Equation(s):
// \MUX2|$00000|auto_generated|result_node[13]~2_combout  = (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [13])) # (!\inst|inst~q  & ((\IR1|dffs [13])))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datab(\IR1|dffs [13]),
	.datac(gnd),
	.datad(\inst|inst~q ),
	.cin(gnd),
	.combout(\MUX2|$00000|auto_generated|result_node[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|result_node[13]~2 .lut_mask = 16'hAACC;
defparam \MUX2|$00000|auto_generated|result_node[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst7|ADD~0 (
// Equation(s):
// \inst7|ADD~0_combout  = (\MUX2|$00000|auto_generated|result_node[13]~2_combout  & (!\MUX2|$00000|auto_generated|result_node[14]~0_combout  & (!\MUX2|$00000|auto_generated|result_node[15]~1_combout  & !\MUX2|$00000|auto_generated|result_node[12]~3_combout 
// )))

	.dataa(\MUX2|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\MUX2|$00000|auto_generated|result_node[14]~0_combout ),
	.datac(\MUX2|$00000|auto_generated|result_node[15]~1_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[12]~3_combout ),
	.cin(gnd),
	.combout(\inst7|ADD~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|ADD~0 .lut_mask = 16'h0002;
defparam \inst7|ADD~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|_~3 (
// Equation(s):
// \ALU|auto_generated|_~3_combout  = \RAM|altsyncram_component|auto_generated|q_a [12] $ (((\inst|inst1~q  & \inst7|ADD~0_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datac(\inst|inst1~q ),
	.datad(\inst7|ADD~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~3 .lut_mask = 16'h3CCC;
defparam \ALU|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \acc|dffs[12]~2 (
// Equation(s):
// \acc|dffs[12]~2_combout  = (\inst7|sel3~1_combout  & (\ALU|auto_generated|result_int[13]~26_combout )) # (!\inst7|sel3~1_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\ALU|auto_generated|result_int[13]~26_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\acc|dffs[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \acc|dffs[12]~2 .lut_mask = 16'hAACC;
defparam \acc|dffs[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \acc|dffs[12] (
	.clk(\Clock~input_o ),
	.d(\acc|dffs[12]~2_combout ),
	.asdata(\acc|dffs [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|acc_sload~4_combout ),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[12] .is_wysiwyg = "true";
defparam \acc|dffs[12] .power_up = "low";
// synopsys translate_on

cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [12]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cyclone10lp_lcell_comb \inst7|WRen~0 (
// Equation(s):
// \inst7|WRen~0_combout  = (\RAM|altsyncram_component|auto_generated|q_a [12] & (\statemachine|NS[1]~0_combout  & !\RAM|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datab(\statemachine|NS[1]~0_combout ),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst7|WRen~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|WRen~0 .lut_mask = 16'h0088;
defparam \inst7|WRen~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [14]}),
	.portaaddr({\MUX1|$00000|auto_generated|result_node[11]~11_combout ,\MUX1|$00000|auto_generated|result_node[10]~10_combout ,\MUX1|$00000|auto_generated|result_node[9]~9_combout ,\MUX1|$00000|auto_generated|result_node[8]~8_combout ,
\MUX1|$00000|auto_generated|result_node[7]~7_combout ,\MUX1|$00000|auto_generated|result_node[6]~6_combout ,\MUX1|$00000|auto_generated|result_node[5]~5_combout ,\MUX1|$00000|auto_generated|result_node[4]~4_combout ,
\MUX1|$00000|auto_generated|result_node[3]~3_combout ,\MUX1|$00000|auto_generated|result_node[2]~2_combout ,\MUX1|$00000|auto_generated|result_node[1]~1_combout ,\MUX1|$00000|auto_generated|result_node[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .init_file = "testcontrol.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004;
// synopsys translate_on

cyclone10lp_lcell_comb \statemachine|NS[1]~0 (
// Equation(s):
// \statemachine|NS[1]~0_combout  = (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & !\RAM|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\inst|inst~q ),
	.datab(gnd),
	.datac(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\statemachine|NS[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \statemachine|NS[1]~0 .lut_mask = 16'h000A;
defparam \statemachine|NS[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \statemachine|NS[1]~1 (
// Equation(s):
// \statemachine|NS[1]~1_combout  = (\statemachine|NS[1]~0_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [13]) # (!\RAM|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\statemachine|NS[1]~0_combout ),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\statemachine|NS[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \statemachine|NS[1]~1 .lut_mask = 16'h88AA;
defparam \statemachine|NS[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|inst1 (
	.clk(\Clock~input_o ),
	.d(\statemachine|NS[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst1 .is_wysiwyg = "true";
defparam \inst|inst1 .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst7|sel3~0 (
// Equation(s):
// \inst7|sel3~0_combout  = (\inst|inst1~q  & (!\MUX2|$00000|auto_generated|result_node[14]~0_combout  & !\MUX2|$00000|auto_generated|result_node[15]~1_combout ))

	.dataa(\inst|inst1~q ),
	.datab(gnd),
	.datac(\MUX2|$00000|auto_generated|result_node[14]~0_combout ),
	.datad(\MUX2|$00000|auto_generated|result_node[15]~1_combout ),
	.cin(gnd),
	.combout(\inst7|sel3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|sel3~0 .lut_mask = 16'h000A;
defparam \inst7|sel3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst7|acc_sload~4 (
// Equation(s):
// \inst7|acc_sload~4_combout  = (\inst7|sel3~0_combout  & (!\inst7|acc_sload~5_combout  & ((\RAM|altsyncram_component|auto_generated|q_a [13]) # (!\inst7|acc_en~0_combout )))) # (!\inst7|sel3~0_combout  & (((\RAM|altsyncram_component|auto_generated|q_a 
// [13]) # (!\inst7|acc_en~0_combout ))))

	.dataa(\inst7|sel3~0_combout ),
	.datab(\inst7|acc_sload~5_combout ),
	.datac(\inst7|acc_en~0_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst7|acc_sload~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|acc_sload~4 .lut_mask = 16'h7707;
defparam \inst7|acc_sload~4 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|_~0 (
// Equation(s):
// \ALU|auto_generated|_~0_combout  = \RAM|altsyncram_component|auto_generated|q_a [15] $ (((\inst|inst1~q  & \inst7|ADD~0_combout )))

	.dataa(gnd),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datac(\inst|inst1~q ),
	.datad(\inst7|ADD~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~0 .lut_mask = 16'h3CCC;
defparam \ALU|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|result_int[16]~32 (
// Equation(s):
// \ALU|auto_generated|result_int[16]~32_combout  = \ALU|auto_generated|_~0_combout  $ (\acc|dffs [15] $ (\ALU|auto_generated|result_int[15]~31 ))

	.dataa(\ALU|auto_generated|_~0_combout ),
	.datab(\acc|dffs [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU|auto_generated|result_int[15]~31 ),
	.combout(\ALU|auto_generated|result_int[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|result_int[16]~32 .lut_mask = 16'h9696;
defparam \ALU|auto_generated|result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|op_1~0 (
// Equation(s):
// \ALU|auto_generated|op_1~0_combout  = (\RAM|altsyncram_component|auto_generated|q_a [15] & ((\RAM|altsyncram_component|auto_generated|q_a [13]) # (!\inst7|acc_en~0_combout )))

	.dataa(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datab(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(\inst7|acc_en~0_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|op_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|op_1~0 .lut_mask = 16'h88AA;
defparam \ALU|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \ALU|auto_generated|op_1~1 (
// Equation(s):
// \ALU|auto_generated|op_1~1_combout  = (!\inst7|acc_sload~4_combout  & ((\inst7|sel3~1_combout  & (\ALU|auto_generated|result_int[16]~32_combout )) # (!\inst7|sel3~1_combout  & ((\ALU|auto_generated|op_1~0_combout )))))

	.dataa(\inst7|acc_sload~4_combout ),
	.datab(\ALU|auto_generated|result_int[16]~32_combout ),
	.datac(\ALU|auto_generated|op_1~0_combout ),
	.datad(\inst7|sel3~1_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|op_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|op_1~1 .lut_mask = 16'h4450;
defparam \ALU|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \acc|dffs[15] (
	.clk(\Clock~input_o ),
	.d(\ALU|auto_generated|op_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[15] .is_wysiwyg = "true";
defparam \acc|dffs[15] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[0]~51 (
// Equation(s):
// \inst2|regN[0]~51_combout  = !\inst2|regN [0]

	.dataa(\inst2|regN [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|regN[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|regN[0]~51 .lut_mask = 16'h5555;
defparam \inst2|regN[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst2|regN[0] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[0]~51_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[0] .is_wysiwyg = "true";
defparam \inst2|regN[0] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[1]~17 (
// Equation(s):
// \inst2|regN[1]~17_combout  = (\inst2|regN [0] & (\inst2|regN [1] $ (VCC))) # (!\inst2|regN [0] & (\inst2|regN [1] & VCC))
// \inst2|regN[1]~18  = CARRY((\inst2|regN [0] & \inst2|regN [1]))

	.dataa(\inst2|regN [0]),
	.datab(\inst2|regN [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|regN[1]~17_combout ),
	.cout(\inst2|regN[1]~18 ));
// synopsys translate_off
defparam \inst2|regN[1]~17 .lut_mask = 16'h6688;
defparam \inst2|regN[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|regN[1] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[1]~17_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[1] .is_wysiwyg = "true";
defparam \inst2|regN[1] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[2]~19 (
// Equation(s):
// \inst2|regN[2]~19_combout  = (\inst2|regN [2] & (!\inst2|regN[1]~18 )) # (!\inst2|regN [2] & ((\inst2|regN[1]~18 ) # (GND)))
// \inst2|regN[2]~20  = CARRY((!\inst2|regN[1]~18 ) # (!\inst2|regN [2]))

	.dataa(\inst2|regN [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[1]~18 ),
	.combout(\inst2|regN[2]~19_combout ),
	.cout(\inst2|regN[2]~20 ));
// synopsys translate_off
defparam \inst2|regN[2]~19 .lut_mask = 16'h5A5F;
defparam \inst2|regN[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst2|regN[2] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[2]~19_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[2] .is_wysiwyg = "true";
defparam \inst2|regN[2] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[3]~21 (
// Equation(s):
// \inst2|regN[3]~21_combout  = (\inst2|regN [3] & (\inst2|regN[2]~20  $ (GND))) # (!\inst2|regN [3] & (!\inst2|regN[2]~20  & VCC))
// \inst2|regN[3]~22  = CARRY((\inst2|regN [3] & !\inst2|regN[2]~20 ))

	.dataa(\inst2|regN [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[2]~20 ),
	.combout(\inst2|regN[3]~21_combout ),
	.cout(\inst2|regN[3]~22 ));
// synopsys translate_off
defparam \inst2|regN[3]~21 .lut_mask = 16'hA50A;
defparam \inst2|regN[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst2|regN[3] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[3]~21_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[3] .is_wysiwyg = "true";
defparam \inst2|regN[3] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[4]~23 (
// Equation(s):
// \inst2|regN[4]~23_combout  = (\inst2|regN [4] & (!\inst2|regN[3]~22 )) # (!\inst2|regN [4] & ((\inst2|regN[3]~22 ) # (GND)))
// \inst2|regN[4]~24  = CARRY((!\inst2|regN[3]~22 ) # (!\inst2|regN [4]))

	.dataa(\inst2|regN [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[3]~22 ),
	.combout(\inst2|regN[4]~23_combout ),
	.cout(\inst2|regN[4]~24 ));
// synopsys translate_off
defparam \inst2|regN[4]~23 .lut_mask = 16'h5A5F;
defparam \inst2|regN[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst2|regN[4] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[4]~23_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[4] .is_wysiwyg = "true";
defparam \inst2|regN[4] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[5]~25 (
// Equation(s):
// \inst2|regN[5]~25_combout  = (\inst2|regN [5] & (\inst2|regN[4]~24  $ (GND))) # (!\inst2|regN [5] & (!\inst2|regN[4]~24  & VCC))
// \inst2|regN[5]~26  = CARRY((\inst2|regN [5] & !\inst2|regN[4]~24 ))

	.dataa(\inst2|regN [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[4]~24 ),
	.combout(\inst2|regN[5]~25_combout ),
	.cout(\inst2|regN[5]~26 ));
// synopsys translate_off
defparam \inst2|regN[5]~25 .lut_mask = 16'hA50A;
defparam \inst2|regN[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst2|regN[5] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[5]~25_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[5] .is_wysiwyg = "true";
defparam \inst2|regN[5] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[6]~27 (
// Equation(s):
// \inst2|regN[6]~27_combout  = (\inst2|regN [6] & (!\inst2|regN[5]~26 )) # (!\inst2|regN [6] & ((\inst2|regN[5]~26 ) # (GND)))
// \inst2|regN[6]~28  = CARRY((!\inst2|regN[5]~26 ) # (!\inst2|regN [6]))

	.dataa(\inst2|regN [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[5]~26 ),
	.combout(\inst2|regN[6]~27_combout ),
	.cout(\inst2|regN[6]~28 ));
// synopsys translate_off
defparam \inst2|regN[6]~27 .lut_mask = 16'h5A5F;
defparam \inst2|regN[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst2|regN[6] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[6]~27_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[6] .is_wysiwyg = "true";
defparam \inst2|regN[6] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[7]~29 (
// Equation(s):
// \inst2|regN[7]~29_combout  = (\inst2|regN [7] & (\inst2|regN[6]~28  $ (GND))) # (!\inst2|regN [7] & (!\inst2|regN[6]~28  & VCC))
// \inst2|regN[7]~30  = CARRY((\inst2|regN [7] & !\inst2|regN[6]~28 ))

	.dataa(\inst2|regN [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[6]~28 ),
	.combout(\inst2|regN[7]~29_combout ),
	.cout(\inst2|regN[7]~30 ));
// synopsys translate_off
defparam \inst2|regN[7]~29 .lut_mask = 16'hA50A;
defparam \inst2|regN[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst2|regN[7] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[7]~29_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[7] .is_wysiwyg = "true";
defparam \inst2|regN[7] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[8]~31 (
// Equation(s):
// \inst2|regN[8]~31_combout  = (\inst2|regN [8] & (!\inst2|regN[7]~30 )) # (!\inst2|regN [8] & ((\inst2|regN[7]~30 ) # (GND)))
// \inst2|regN[8]~32  = CARRY((!\inst2|regN[7]~30 ) # (!\inst2|regN [8]))

	.dataa(\inst2|regN [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[7]~30 ),
	.combout(\inst2|regN[8]~31_combout ),
	.cout(\inst2|regN[8]~32 ));
// synopsys translate_off
defparam \inst2|regN[8]~31 .lut_mask = 16'h5A5F;
defparam \inst2|regN[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst2|regN[8] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[8]~31_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[8] .is_wysiwyg = "true";
defparam \inst2|regN[8] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[9]~33 (
// Equation(s):
// \inst2|regN[9]~33_combout  = (\inst2|regN [9] & (\inst2|regN[8]~32  $ (GND))) # (!\inst2|regN [9] & (!\inst2|regN[8]~32  & VCC))
// \inst2|regN[9]~34  = CARRY((\inst2|regN [9] & !\inst2|regN[8]~32 ))

	.dataa(\inst2|regN [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[8]~32 ),
	.combout(\inst2|regN[9]~33_combout ),
	.cout(\inst2|regN[9]~34 ));
// synopsys translate_off
defparam \inst2|regN[9]~33 .lut_mask = 16'hA50A;
defparam \inst2|regN[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst2|regN[9] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[9]~33_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[9] .is_wysiwyg = "true";
defparam \inst2|regN[9] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[10]~35 (
// Equation(s):
// \inst2|regN[10]~35_combout  = (\inst2|regN [10] & (!\inst2|regN[9]~34 )) # (!\inst2|regN [10] & ((\inst2|regN[9]~34 ) # (GND)))
// \inst2|regN[10]~36  = CARRY((!\inst2|regN[9]~34 ) # (!\inst2|regN [10]))

	.dataa(\inst2|regN [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[9]~34 ),
	.combout(\inst2|regN[10]~35_combout ),
	.cout(\inst2|regN[10]~36 ));
// synopsys translate_off
defparam \inst2|regN[10]~35 .lut_mask = 16'h5A5F;
defparam \inst2|regN[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst2|regN[10] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[10]~35_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[10] .is_wysiwyg = "true";
defparam \inst2|regN[10] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[11]~37 (
// Equation(s):
// \inst2|regN[11]~37_combout  = (\inst2|regN [11] & (\inst2|regN[10]~36  $ (GND))) # (!\inst2|regN [11] & (!\inst2|regN[10]~36  & VCC))
// \inst2|regN[11]~38  = CARRY((\inst2|regN [11] & !\inst2|regN[10]~36 ))

	.dataa(\inst2|regN [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[10]~36 ),
	.combout(\inst2|regN[11]~37_combout ),
	.cout(\inst2|regN[11]~38 ));
// synopsys translate_off
defparam \inst2|regN[11]~37 .lut_mask = 16'hA50A;
defparam \inst2|regN[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst2|regN[11] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[11]~37_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[11] .is_wysiwyg = "true";
defparam \inst2|regN[11] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[12]~39 (
// Equation(s):
// \inst2|regN[12]~39_combout  = (\inst2|regN [12] & (!\inst2|regN[11]~38 )) # (!\inst2|regN [12] & ((\inst2|regN[11]~38 ) # (GND)))
// \inst2|regN[12]~40  = CARRY((!\inst2|regN[11]~38 ) # (!\inst2|regN [12]))

	.dataa(\inst2|regN [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[11]~38 ),
	.combout(\inst2|regN[12]~39_combout ),
	.cout(\inst2|regN[12]~40 ));
// synopsys translate_off
defparam \inst2|regN[12]~39 .lut_mask = 16'h5A5F;
defparam \inst2|regN[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst2|regN[12] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[12]~39_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[12] .is_wysiwyg = "true";
defparam \inst2|regN[12] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[13]~41 (
// Equation(s):
// \inst2|regN[13]~41_combout  = (\inst2|regN [13] & (\inst2|regN[12]~40  $ (GND))) # (!\inst2|regN [13] & (!\inst2|regN[12]~40  & VCC))
// \inst2|regN[13]~42  = CARRY((\inst2|regN [13] & !\inst2|regN[12]~40 ))

	.dataa(\inst2|regN [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[12]~40 ),
	.combout(\inst2|regN[13]~41_combout ),
	.cout(\inst2|regN[13]~42 ));
// synopsys translate_off
defparam \inst2|regN[13]~41 .lut_mask = 16'hA50A;
defparam \inst2|regN[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst2|regN[13] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[13]~41_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[13] .is_wysiwyg = "true";
defparam \inst2|regN[13] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[14]~43 (
// Equation(s):
// \inst2|regN[14]~43_combout  = (\inst2|regN [14] & (!\inst2|regN[13]~42 )) # (!\inst2|regN [14] & ((\inst2|regN[13]~42 ) # (GND)))
// \inst2|regN[14]~44  = CARRY((!\inst2|regN[13]~42 ) # (!\inst2|regN [14]))

	.dataa(\inst2|regN [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[13]~42 ),
	.combout(\inst2|regN[14]~43_combout ),
	.cout(\inst2|regN[14]~44 ));
// synopsys translate_off
defparam \inst2|regN[14]~43 .lut_mask = 16'h5A5F;
defparam \inst2|regN[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst2|regN[14] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[14]~43_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[14] .is_wysiwyg = "true";
defparam \inst2|regN[14] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[15]~45 (
// Equation(s):
// \inst2|regN[15]~45_combout  = (\inst2|regN [15] & (\inst2|regN[14]~44  $ (GND))) # (!\inst2|regN [15] & (!\inst2|regN[14]~44  & VCC))
// \inst2|regN[15]~46  = CARRY((\inst2|regN [15] & !\inst2|regN[14]~44 ))

	.dataa(\inst2|regN [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[14]~44 ),
	.combout(\inst2|regN[15]~45_combout ),
	.cout(\inst2|regN[15]~46 ));
// synopsys translate_off
defparam \inst2|regN[15]~45 .lut_mask = 16'hA50A;
defparam \inst2|regN[15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst2|regN[15] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[15]~45_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[15] .is_wysiwyg = "true";
defparam \inst2|regN[15] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[16]~47 (
// Equation(s):
// \inst2|regN[16]~47_combout  = (\inst2|regN [16] & (!\inst2|regN[15]~46 )) # (!\inst2|regN [16] & ((\inst2|regN[15]~46 ) # (GND)))
// \inst2|regN[16]~48  = CARRY((!\inst2|regN[15]~46 ) # (!\inst2|regN [16]))

	.dataa(\inst2|regN [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|regN[15]~46 ),
	.combout(\inst2|regN[16]~47_combout ),
	.cout(\inst2|regN[16]~48 ));
// synopsys translate_off
defparam \inst2|regN[16]~47 .lut_mask = 16'h5A5F;
defparam \inst2|regN[16]~47 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst2|regN[16] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[16]~47_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[16] .is_wysiwyg = "true";
defparam \inst2|regN[16] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|regN[17]~49 (
// Equation(s):
// \inst2|regN[17]~49_combout  = \inst2|regN [17] $ (!\inst2|regN[16]~48 )

	.dataa(\inst2|regN [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst2|regN[16]~48 ),
	.combout(\inst2|regN[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|regN[17]~49 .lut_mask = 16'hA5A5;
defparam \inst2|regN[17]~49 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst2|regN[17] (
	.clk(\Clock~input_o ),
	.d(\inst2|regN[17]~49_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|regN [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|regN[17] .is_wysiwyg = "true";
defparam \inst2|regN[17] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Decoder0~0 (
// Equation(s):
// \inst2|Decoder0~0_combout  = (\inst2|regN [16] & \inst2|regN [17])

	.dataa(\inst2|regN [16]),
	.datab(\inst2|regN [17]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~0 .lut_mask = 16'h8888;
defparam \inst2|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Decoder0~1 (
// Equation(s):
// \inst2|Decoder0~1_combout  = (\inst2|regN [17] & !\inst2|regN [16])

	.dataa(\inst2|regN [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|regN [16]),
	.cin(gnd),
	.combout(\inst2|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~1 .lut_mask = 16'h00AA;
defparam \inst2|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Decoder0~2 (
// Equation(s):
// \inst2|Decoder0~2_combout  = (\inst2|regN [16] & !\inst2|regN [17])

	.dataa(\inst2|regN [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|regN [17]),
	.cin(gnd),
	.combout(\inst2|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~2 .lut_mask = 16'h00AA;
defparam \inst2|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Decoder0~3 (
// Equation(s):
// \inst2|Decoder0~3_combout  = (\inst2|regN [16]) # (\inst2|regN [17])

	.dataa(\inst2|regN [16]),
	.datab(\inst2|regN [17]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Decoder0~3 .lut_mask = 16'hEEEE;
defparam \inst2|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (!\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (\inst6|tick~q  & (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  $ (((!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \inst10|tick~q 
// ))))) # (!\inst6|tick~q  & (((!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \inst10|tick~q ))))

	.dataa(\inst6|tick~q ),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\inst10|tick~q ),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h8788;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((GND))))
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((VCC)))) # (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (!\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((GND))))
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((VCC)))) # (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (!\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ (((\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # ((GND))))
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ 
// (\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & ((VCC)))) # (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (((VCC) # (!\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (!\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] $ (((\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # ((GND))))
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] $ 
// (\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 16'h5A6F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & ((VCC)))) # (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] $ (((VCC) # (!\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] $ (!\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 16'hA509;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] $ (((\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  & ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]) # ((GND))))
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] $ 
// (\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .lut_mask = 16'h5A6F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] & ((VCC)))) # (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] $ (((VCC) # (!\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] $ (!\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 .lut_mask = 16'hA509;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11] $ (((\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  & ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]) # ((GND))))
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11] $ 
// (\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 .lut_mask = 16'h5A6F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12] & ((VCC)))) # (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12] $ (((VCC) # (!\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12] $ (!\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 .lut_mask = 16'hA509;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout  = \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13] $ 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT )

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13 .lut_mask = 16'h5A5A;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[13] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita13~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13]) # 
// ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]) # ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]) # (!\inst6|tick~q )))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.datac(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.datad(\inst6|tick~q ),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFEFF;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]) # 
// ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]) # ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]) # 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7])))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datac(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFFE;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]) # 
// ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFFE;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .lut_mask = 16'hEEFF;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ) # 
// ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ) # (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout )))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datac(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .lut_mask = 16'hFFFE;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout  = (\inst10|tick~q ) # ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout )))

	.dataa(\inst10|tick~q ),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5 .lut_mask = 16'hFEEE;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\inst10|tick~q  & (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13] & \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12])))

	.dataa(\inst10|tick~q ),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [13]),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11] & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] & (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] & 
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8])))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datac(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h8000;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 16'h8000;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  & (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  & \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout )))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datac(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .lut_mask = 16'h8000;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout  = (!\inst6|tick~q  & ((\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # (\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout )))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.datac(gnd),
	.datad(\inst6|tick~q ),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 .lut_mask = 16'h00EE;
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\inst10|tick~q  & !\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(\inst10|tick~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00AA;
defparam \inst11|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & ((\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & !\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & ((\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & !\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & ((\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & !\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & ((\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ (GND))) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  & VCC))
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & !\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] & (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT )) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] & ((\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ) # (GND)))
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ) # (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] & (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  $ (GND))) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] & (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  & VCC))
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] & !\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .lut_mask = 16'hA50A;
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] & (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT )) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] & ((\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ) # (GND)))
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ) # (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .lut_mask = 16'h5A5F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12] & (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  $ (GND))) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12] & (!\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  & VCC))
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12] & !\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .lut_mask = 16'hA50A;
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout  = \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13] $ (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT )

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13 .lut_mask = 16'h5A5A;
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[13] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita13~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node[1] (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1] = (\inst10|tick~q  & (\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13] & !\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ))

	.dataa(\inst10|tick~q ),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13]),
	.datac(gnd),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node[1] .lut_mask = 16'h0088;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\inst6|tick~q  & \inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )

	.dataa(\inst6|tick~q ),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'h8888;
defparam \inst11|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )) # (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// ((\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # (GND)))
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  $ (GND))) # (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  & VCC))
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// !\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT )) # (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & 
// ((\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # (GND)))
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  $ (GND))) # (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  & VCC))
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// !\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] & 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT )) # (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] & 
// ((\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ) # (GND)))
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] & 
// (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  $ (GND))) # (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] & 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  & VCC))
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] & 
// !\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 .lut_mask = 16'hA50A;
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11] & 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT )) # (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11] & 
// ((\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ) # (GND)))
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT  = CARRY((!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ) # 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11]))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 .lut_mask = 16'h5A5F;
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout  = (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12] & 
// (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT  $ (GND))) # (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12] & 
// (!\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT  & VCC))
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT  = CARRY((\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12] & 
// !\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout ),
	.cout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 .lut_mask = 16'hA50A;
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [8]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_first_bit_number = 8;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_first_bit_number = 8;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13 (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout  = \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [13] $ 
// (\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT )

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~COUT ),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13 .lut_mask = 16'h5A5A;
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[13] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita13~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

dffeas \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b[0] (
	.clk(\Clock~input_o ),
	.d(\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b[0] .is_wysiwyg = "true";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b[0] .power_up = "low";
// synopsys translate_on

cyclone10lp_lcell_comb \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node[0] (
// Equation(s):
// \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0] = (\inst10|tick~q  & (!\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & !\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13]))

	.dataa(\inst10|tick~q ),
	.datab(gnd),
	.datac(\inst11|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [13]),
	.cin(gnd),
	.combout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node[0] .lut_mask = 16'h000A;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [12]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_first_bit_number = 12;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [8]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_first_bit_number = 8;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux3~0 (
// Equation(s):
// \inst2|Mux3~0_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & (((\inst2|regN [16])))) # (!\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & ((\inst2|regN [16] & 
// (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12~portbdataout )) # (!\inst2|regN [16] & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8~portbdataout )))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a12~portbdataout ),
	.datac(\inst2|regN [16]),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a8~portbdataout ),
	.cin(gnd),
	.combout(\inst2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux3~0 .lut_mask = 16'hE5E0;
defparam \inst2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [12]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_first_bit_number = 12;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_first_bit_number = 12;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux3~1 (
// Equation(s):
// \inst2|Mux3~1_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & ((\inst2|Mux3~0_combout  & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28~portbdataout ))) # (!\inst2|Mux3~0_combout  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24~portbdataout )))) # (!\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & (((\inst2|Mux3~0_combout ))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a24~portbdataout ),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0]),
	.datac(\inst2|Mux3~0_combout ),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a28~portbdataout ),
	.cin(gnd),
	.combout(\inst2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux3~1 .lut_mask = 16'hF838;
defparam \inst2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [0]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_first_bit_number = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [4]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [0]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux3~2 (
// Equation(s):
// \inst2|Mux3~2_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & (((\inst2|regN [16])))) # (!\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & ((\inst2|regN [16] & 
// (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4~portbdataout )) # (!\inst2|regN [16] & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0~portbdataout )))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4~portbdataout ),
	.datac(\inst2|regN [16]),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\inst2|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux3~2 .lut_mask = 16'hE5E0;
defparam \inst2|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [4]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_first_bit_number = 4;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_first_bit_number = 4;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux3~3 (
// Equation(s):
// \inst2|Mux3~3_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & ((\inst2|Mux3~2_combout  & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20~portbdataout ))) # (!\inst2|Mux3~2_combout  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16~portbdataout )))) # (!\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & (((\inst2|Mux3~2_combout ))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a16~portbdataout ),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0]),
	.datac(\inst2|Mux3~2_combout ),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20~portbdataout ),
	.cin(gnd),
	.combout(\inst2|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux3~3 .lut_mask = 16'hF838;
defparam \inst2|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux3~4 (
// Equation(s):
// \inst2|Mux3~4_combout  = (\inst2|regN [17] & (\inst2|Mux3~1_combout )) # (!\inst2|regN [17] & ((\inst2|Mux3~3_combout )))

	.dataa(\inst2|Mux3~1_combout ),
	.datab(\inst2|Mux3~3_combout ),
	.datac(gnd),
	.datad(\inst2|regN [17]),
	.cin(gnd),
	.combout(\inst2|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux3~4 .lut_mask = 16'hAACC;
defparam \inst2|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [9]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_first_bit_number = 9;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_first_bit_number = 9;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [13]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_first_bit_number = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [9]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_first_bit_number = 9;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux2~0 (
// Equation(s):
// \inst2|Mux2~0_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & (((\inst2|regN [16])))) # (!\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & ((\inst2|regN [16] & 
// (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13~portbdataout )) # (!\inst2|regN [16] & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9~portbdataout )))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13~portbdataout ),
	.datac(\inst2|regN [16]),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\inst2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux2~0 .lut_mask = 16'hE5E0;
defparam \inst2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [13]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_first_bit_number = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_first_bit_number = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux2~1 (
// Equation(s):
// \inst2|Mux2~1_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & ((\inst2|Mux2~0_combout  & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29~portbdataout ))) # (!\inst2|Mux2~0_combout  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25~portbdataout )))) # (!\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & (((\inst2|Mux2~0_combout ))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a25~portbdataout ),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0]),
	.datac(\inst2|Mux2~0_combout ),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a29~portbdataout ),
	.cin(gnd),
	.combout(\inst2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux2~1 .lut_mask = 16'hF838;
defparam \inst2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [1]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_first_bit_number = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_first_bit_number = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [5]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [1]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux2~2 (
// Equation(s):
// \inst2|Mux2~2_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & (((\inst2|regN [16])))) # (!\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & ((\inst2|regN [16] & 
// (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5~portbdataout )) # (!\inst2|regN [16] & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1~portbdataout )))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5~portbdataout ),
	.datac(\inst2|regN [16]),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\inst2|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux2~2 .lut_mask = 16'hE5E0;
defparam \inst2|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [5]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_first_bit_number = 5;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_first_bit_number = 5;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux2~3 (
// Equation(s):
// \inst2|Mux2~3_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & ((\inst2|Mux2~2_combout  & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21~portbdataout ))) # (!\inst2|Mux2~2_combout  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17~portbdataout )))) # (!\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & (((\inst2|Mux2~2_combout ))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a17~portbdataout ),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0]),
	.datac(\inst2|Mux2~2_combout ),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a21~portbdataout ),
	.cin(gnd),
	.combout(\inst2|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux2~3 .lut_mask = 16'hF838;
defparam \inst2|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux2~4 (
// Equation(s):
// \inst2|Mux2~4_combout  = (\inst2|regN [17] & (\inst2|Mux2~1_combout )) # (!\inst2|regN [17] & ((\inst2|Mux2~3_combout )))

	.dataa(\inst2|Mux2~1_combout ),
	.datab(\inst2|Mux2~3_combout ),
	.datac(gnd),
	.datad(\inst2|regN [17]),
	.cin(gnd),
	.combout(\inst2|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux2~4 .lut_mask = 16'hAACC;
defparam \inst2|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [14]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_first_bit_number = 14;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [10]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_first_bit_number = 10;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_first_bit_number = 10;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [10]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_first_bit_number = 10;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux1~0 (
// Equation(s):
// \inst2|Mux1~0_combout  = (\inst2|regN [16] & (((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0])))) # (!\inst2|regN [16] & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & 
// (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26~portbdataout )) # (!\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10~portbdataout )))))

	.dataa(\inst2|regN [16]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a26~portbdataout ),
	.datac(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0]),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\inst2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux1~0 .lut_mask = 16'hE5E0;
defparam \inst2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [14]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_first_bit_number = 14;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_first_bit_number = 14;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux1~1 (
// Equation(s):
// \inst2|Mux1~1_combout  = (\inst2|regN [16] & ((\inst2|Mux1~0_combout  & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30~portbdataout ))) # (!\inst2|Mux1~0_combout  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14~portbdataout )))) # (!\inst2|regN [16] & (((\inst2|Mux1~0_combout ))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14~portbdataout ),
	.datab(\inst2|regN [16]),
	.datac(\inst2|Mux1~0_combout ),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a30~portbdataout ),
	.cin(gnd),
	.combout(\inst2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux1~1 .lut_mask = 16'hF838;
defparam \inst2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [2]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_first_bit_number = 2;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_first_bit_number = 2;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [6]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [2]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux1~2 (
// Equation(s):
// \inst2|Mux1~2_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & (((\inst2|regN [16])))) # (!\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & ((\inst2|regN [16] & 
// (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6~portbdataout )) # (!\inst2|regN [16] & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2~portbdataout )))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6~portbdataout ),
	.datac(\inst2|regN [16]),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2~portbdataout ),
	.cin(gnd),
	.combout(\inst2|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux1~2 .lut_mask = 16'hE5E0;
defparam \inst2|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [6]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_first_bit_number = 6;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_first_bit_number = 6;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux1~3 (
// Equation(s):
// \inst2|Mux1~3_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & ((\inst2|Mux1~2_combout  & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22~portbdataout ))) # (!\inst2|Mux1~2_combout  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18~portbdataout )))) # (!\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & (((\inst2|Mux1~2_combout ))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18~portbdataout ),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0]),
	.datac(\inst2|Mux1~2_combout ),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\inst2|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux1~3 .lut_mask = 16'hF838;
defparam \inst2|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux1~4 (
// Equation(s):
// \inst2|Mux1~4_combout  = (\inst2|regN [17] & (\inst2|Mux1~1_combout )) # (!\inst2|regN [17] & ((\inst2|Mux1~3_combout )))

	.dataa(\inst2|Mux1~1_combout ),
	.datab(\inst2|Mux1~3_combout ),
	.datac(gnd),
	.datad(\inst2|regN [17]),
	.cin(gnd),
	.combout(\inst2|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux1~4 .lut_mask = 16'hAACC;
defparam \inst2|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [15]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_first_bit_number = 15;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [11]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_first_bit_number = 11;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_first_bit_number = 11;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [11]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_first_bit_number = 11;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux0~0 (
// Equation(s):
// \inst2|Mux0~0_combout  = (\inst2|regN [16] & (((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0])))) # (!\inst2|regN [16] & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & 
// (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27~portbdataout )) # (!\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11~portbdataout )))))

	.dataa(\inst2|regN [16]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a27~portbdataout ),
	.datac(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0]),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\inst2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~0 .lut_mask = 16'hE5E0;
defparam \inst2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [15]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_first_bit_number = 15;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_first_bit_number = 15;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux0~1 (
// Equation(s):
// \inst2|Mux0~1_combout  = (\inst2|regN [16] & ((\inst2|Mux0~0_combout  & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31~portbdataout ))) # (!\inst2|Mux0~0_combout  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15~portbdataout )))) # (!\inst2|regN [16] & (((\inst2|Mux0~0_combout ))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a15~portbdataout ),
	.datab(\inst2|regN [16]),
	.datac(\inst2|Mux0~0_combout ),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a31~portbdataout ),
	.cin(gnd),
	.combout(\inst2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~1 .lut_mask = 16'hF838;
defparam \inst2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [3]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_first_bit_number = 3;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_first_bit_number = 3;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [7]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [0]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [3]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_address = 0;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_last_address = 8191;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux0~2 (
// Equation(s):
// \inst2|Mux0~2_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & (((\inst2|regN [16])))) # (!\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & ((\inst2|regN [16] & 
// (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7~portbdataout )) # (!\inst2|regN [16] & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3~portbdataout )))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0]),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7~portbdataout ),
	.datac(\inst2|regN [16]),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\inst2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~2 .lut_mask = 16'hE5E0;
defparam \inst2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_ram_block \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 (
	.portawe(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(\Clock~input_o ),
	.ena0(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|decode2|eq_node [1]),
	.ena1(\inst11|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\acc|dffs [7]}),
	.portaaddr({\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\inst11|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .clk1_input_clock_enable = "ena1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .logical_ram_name = "fifo_add:inst11|scfifo:scfifo_component|scfifo_dn21:auto_generated|a_dpfifo_kt21:dpfifo|altsyncram_v0n1:FIFOram|ALTSYNCRAM";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .operation_mode = "dual_port";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_first_bit_number = 7;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_address_width = 13;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_out_clear = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_out_clock = "none";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_data_width = 1;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_first_address = 8192;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_first_bit_number = 7;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_last_address = 16383;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux0~3 (
// Equation(s):
// \inst2|Mux0~3_combout  = (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & ((\inst2|Mux0~2_combout  & ((\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23~portbdataout ))) # (!\inst2|Mux0~2_combout  & 
// (\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19~portbdataout )))) # (!\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0] & (((\inst2|Mux0~2_combout ))))

	.dataa(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a19~portbdataout ),
	.datab(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|address_reg_b [0]),
	.datac(\inst2|Mux0~2_combout ),
	.datad(\inst11|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a23~portbdataout ),
	.cin(gnd),
	.combout(\inst2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~3 .lut_mask = 16'hF838;
defparam \inst2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|Mux0~4 (
// Equation(s):
// \inst2|Mux0~4_combout  = (\inst2|regN [17] & (\inst2|Mux0~1_combout )) # (!\inst2|regN [17] & ((\inst2|Mux0~3_combout )))

	.dataa(\inst2|Mux0~1_combout ),
	.datab(\inst2|Mux0~3_combout ),
	.datac(gnd),
	.datad(\inst2|regN [17]),
	.cin(gnd),
	.combout(\inst2|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~4 .lut_mask = 16'hAACC;
defparam \inst2|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|WideOr0~0 (
// Equation(s):
// \inst2|WideOr0~0_combout  = (\inst2|Mux3~4_combout  & ((\inst2|Mux0~4_combout ) # (\inst2|Mux2~4_combout  $ (\inst2|Mux1~4_combout )))) # (!\inst2|Mux3~4_combout  & ((\inst2|Mux2~4_combout ) # (\inst2|Mux1~4_combout  $ (\inst2|Mux0~4_combout ))))

	.dataa(\inst2|Mux3~4_combout ),
	.datab(\inst2|Mux2~4_combout ),
	.datac(\inst2|Mux1~4_combout ),
	.datad(\inst2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr0~0 .lut_mask = 16'hEF7C;
defparam \inst2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|WideOr1~0 (
// Equation(s):
// \inst2|WideOr1~0_combout  = (\inst2|Mux3~4_combout  & (\inst2|Mux0~4_combout  $ (((\inst2|Mux2~4_combout ) # (!\inst2|Mux1~4_combout ))))) # (!\inst2|Mux3~4_combout  & (\inst2|Mux2~4_combout  & (!\inst2|Mux1~4_combout  & !\inst2|Mux0~4_combout )))

	.dataa(\inst2|Mux3~4_combout ),
	.datab(\inst2|Mux2~4_combout ),
	.datac(\inst2|Mux1~4_combout ),
	.datad(\inst2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr1~0 .lut_mask = 16'h208E;
defparam \inst2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|WideOr2~0 (
// Equation(s):
// \inst2|WideOr2~0_combout  = (\inst2|Mux2~4_combout  & (\inst2|Mux3~4_combout  & ((!\inst2|Mux0~4_combout )))) # (!\inst2|Mux2~4_combout  & ((\inst2|Mux1~4_combout  & ((!\inst2|Mux0~4_combout ))) # (!\inst2|Mux1~4_combout  & (\inst2|Mux3~4_combout ))))

	.dataa(\inst2|Mux3~4_combout ),
	.datab(\inst2|Mux2~4_combout ),
	.datac(\inst2|Mux1~4_combout ),
	.datad(\inst2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr2~0 .lut_mask = 16'h02BA;
defparam \inst2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|WideOr3~0 (
// Equation(s):
// \inst2|WideOr3~0_combout  = (\inst2|Mux3~4_combout  & (\inst2|Mux2~4_combout  $ ((!\inst2|Mux1~4_combout )))) # (!\inst2|Mux3~4_combout  & ((\inst2|Mux2~4_combout  & (!\inst2|Mux1~4_combout  & \inst2|Mux0~4_combout )) # (!\inst2|Mux2~4_combout  & 
// (\inst2|Mux1~4_combout  & !\inst2|Mux0~4_combout ))))

	.dataa(\inst2|Mux3~4_combout ),
	.datab(\inst2|Mux2~4_combout ),
	.datac(\inst2|Mux1~4_combout ),
	.datad(\inst2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr3~0 .lut_mask = 16'h8692;
defparam \inst2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|WideOr4~0 (
// Equation(s):
// \inst2|WideOr4~0_combout  = (\inst2|Mux1~4_combout  & (\inst2|Mux0~4_combout  & ((\inst2|Mux2~4_combout ) # (!\inst2|Mux3~4_combout )))) # (!\inst2|Mux1~4_combout  & (!\inst2|Mux3~4_combout  & (\inst2|Mux2~4_combout  & !\inst2|Mux0~4_combout )))

	.dataa(\inst2|Mux3~4_combout ),
	.datab(\inst2|Mux2~4_combout ),
	.datac(\inst2|Mux1~4_combout ),
	.datad(\inst2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr4~0 .lut_mask = 16'hD004;
defparam \inst2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|WideOr5~0 (
// Equation(s):
// \inst2|WideOr5~0_combout  = (\inst2|Mux2~4_combout  & ((\inst2|Mux3~4_combout  & ((\inst2|Mux0~4_combout ))) # (!\inst2|Mux3~4_combout  & (\inst2|Mux1~4_combout )))) # (!\inst2|Mux2~4_combout  & (\inst2|Mux1~4_combout  & (\inst2|Mux3~4_combout  $ 
// (\inst2|Mux0~4_combout ))))

	.dataa(\inst2|Mux3~4_combout ),
	.datab(\inst2|Mux2~4_combout ),
	.datac(\inst2|Mux1~4_combout ),
	.datad(\inst2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr5~0 .lut_mask = 16'hD860;
defparam \inst2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cyclone10lp_lcell_comb \inst2|WideOr6~0 (
// Equation(s):
// \inst2|WideOr6~0_combout  = (\inst2|Mux1~4_combout  & (!\inst2|Mux2~4_combout  & (\inst2|Mux3~4_combout  $ (!\inst2|Mux0~4_combout )))) # (!\inst2|Mux1~4_combout  & (\inst2|Mux3~4_combout  & (\inst2|Mux2~4_combout  $ (!\inst2|Mux0~4_combout ))))

	.dataa(\inst2|Mux3~4_combout ),
	.datab(\inst2|Mux2~4_combout ),
	.datac(\inst2|Mux1~4_combout ),
	.datad(\inst2|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr6~0 .lut_mask = 16'h2812;
defparam \inst2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign rdreq = \rdreq~output_o ;

assign wrreq = \wrreq~output_o ;

assign ACC_output[15] = \ACC_output[15]~output_o ;

assign ACC_output[14] = \ACC_output[14]~output_o ;

assign ACC_output[13] = \ACC_output[13]~output_o ;

assign ACC_output[12] = \ACC_output[12]~output_o ;

assign ACC_output[11] = \ACC_output[11]~output_o ;

assign ACC_output[10] = \ACC_output[10]~output_o ;

assign ACC_output[9] = \ACC_output[9]~output_o ;

assign ACC_output[8] = \ACC_output[8]~output_o ;

assign ACC_output[7] = \ACC_output[7]~output_o ;

assign ACC_output[6] = \ACC_output[6]~output_o ;

assign ACC_output[5] = \ACC_output[5]~output_o ;

assign ACC_output[4] = \ACC_output[4]~output_o ;

assign ACC_output[3] = \ACC_output[3]~output_o ;

assign ACC_output[2] = \ACC_output[2]~output_o ;

assign ACC_output[1] = \ACC_output[1]~output_o ;

assign ACC_output[0] = \ACC_output[0]~output_o ;

assign an[3] = \an[3]~output_o ;

assign an[2] = \an[2]~output_o ;

assign an[1] = \an[1]~output_o ;

assign an[0] = \an[0]~output_o ;

assign sseg[6] = \sseg[6]~output_o ;

assign sseg[5] = \sseg[5]~output_o ;

assign sseg[4] = \sseg[4]~output_o ;

assign sseg[3] = \sseg[3]~output_o ;

assign sseg[2] = \sseg[2]~output_o ;

assign sseg[1] = \sseg[1]~output_o ;

assign sseg[0] = \sseg[0]~output_o ;

endmodule
