

================================================================
== Vivado HLS Report for 'deta_LUT'
================================================================
* Date:           Tue May 22 02:47:28 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        tkmu_proj0
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.29|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     224|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      2|       0|       0|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      99|       1|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      2|      99|     225|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+---+----+
    |          Instance          |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +----------------------------+----------------------+---------+-------+---+----+
    |tkmu_simple_hw_mueOg_x_U16  |tkmu_simple_hw_mueOg  |        0|      2|  0|   0|
    +----------------------------+----------------------+---------+-------+---+----+
    |Total                       |                      |        0|      2|  0|   0|
    +----------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |deta_table8_U  |deta_LUT_deta_tabibs  |        1|  0|   0|  1024|    5|     1|         5120|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |        1|  0|   0|  1024|    5|     1|         5120|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |ret_V_fu_208_p2         |     +    |      0|  0|  14|           1|          14|
    |neg_mul_fu_118_p2       |     -    |      0|  0|  43|           1|          43|
    |neg_ti_fu_163_p2        |     -    |      0|  0|  19|           1|          19|
    |r_V_13_fu_178_p2        |     -    |      0|  0|  19|          17|          19|
    |sel_tmp2_fu_276_p2      |    and   |      0|  0|   1|           1|           1|
    |icmp_fu_260_p2          |   icmp   |      0|  0|   8|          22|           1|
    |tmp_s_fu_202_p2         |   icmp   |      0|  0|   3|           6|           1|
    |tmp_203_fu_289_p2       |    or    |      0|  0|   1|           1|           1|
    |ap_return               |  select  |      0|  0|   5|           1|           5|
    |index_fu_234_p3         |  select  |      0|  0|  32|           1|          32|
    |p_v_fu_152_p3           |  select  |      0|  0|  22|           1|          22|
    |sel_tmp_cast_fu_281_p3  |  select  |      0|  0|   4|           1|           1|
    |tmp_205_fu_171_p3       |  select  |      0|  0|  19|           1|          19|
    |tmp_208_fu_227_p3       |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_271_p2      |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 224|          57|         212|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |icmp_reg_349             |   1|   0|    1|          0|
    |p_v_reg_313              |  22|   0|   22|          0|
    |r_V_13_reg_323           |  19|   0|   19|          0|
    |ret_V_reg_338            |  14|   0|   14|          0|
    |tmp_201_reg_328          |  13|   0|   13|          0|
    |tmp_240_reg_307          |   1|   0|    1|          0|
    |tmp_243_reg_318          |  19|   0|   19|          0|
    |tmp_247_reg_343          |   1|   0|    1|          0|
    |tmp_s_reg_333            |   1|   0|    1|          0|
    |tmp_240_reg_307          |   0|   1|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  99|   1|  100|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |   deta_LUT   | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |   deta_LUT   | return value |
|ap_start     |  in |    1| ap_ctrl_hs |   deta_LUT   | return value |
|ap_done      | out |    1| ap_ctrl_hs |   deta_LUT   | return value |
|ap_idle      | out |    1| ap_ctrl_hs |   deta_LUT   | return value |
|ap_ready     | out |    1| ap_ctrl_hs |   deta_LUT   | return value |
|ap_return    | out |    5| ap_ctrl_hs |   deta_LUT   | return value |
|data_V_read  |  in |   11|   ap_none  |  data_V_read |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

