[{"name":"張耀鴻","email":"allen.y.chang@gmail.com","latestUpdate":"2008-09-12 23:10:18","objective":"本課程內容包括組合邏輯與循序邏輯元件設計及其分析與合成，Register-Transfer-Level (RTL) 設計，可規劃與標準電路元件設計多層邏輯，使用閘陣列設計，最佳化組合邏輯與循序邏輯之演算法，VHDL之設計與測試技巧，CAD軟體工具介紹。","schedule":"1 2008/09/12 Introduction\n2 2008/09/19 Combinational Logic 1 - Boolean Algebra\n3 2007/09/26 Combinational Logic 2 - Decoders and Muxes\n4 2007/10/03 Sequential Logic 1 - Finite-State Machines\n5 2007/10/10 Sequential Logic 2 - Controller Design\n6 2007/10/17 Datapath 1 - Registers/Adders/Shifters/Comparators\n7 2007/10/24 Datapath 2 - Counters/Multiplier/Subtractors\n8 2007/10/31 Datapath 3 - ALUs and Register Files\n9 2007/11/14 Midterm Exam\n10 2007/11/21 RTL Design 1 - Examples and Issues\n11 2007/11/28 RTL Design 2 - Behavioral-Level Design\n12 2007/12/05 RTL Design 3 - Hierarchy Design\n13 2007/12/12 Optimizations 1 - Combinational and Sequential\n14 2007/12/19 Optimizations 2 - Datapath and RTL Optimization\n15 2008/12/26 Physical Implementation 1 - IC Technologies\n16 2008/01/02 Physical Implementation 2 - FPGA\n17 2008/01/09 Programmable Processors\n18 2008/01/16 Final Exam","scorePolicy":"平時成績 30%\n期中考試 30%\n期末考試 40%","materials":"Textbook: Digital Design by Vahid, published by John Wiley &amp; Sons, 2007","foreignLanguageTextbooks":false}]
