=====
SETUP
2.148
14.461
16.609
clk_ibuf
0.000
4.230
init_addr_5_s1
6.644
6.876
init_rom/init_command_4_s1
7.301
7.754
n2689_s20
8.472
9.027
counter_31_s5
9.724
10.241
spi_data_4_s7
10.934
11.451
spi_data_4_s5
11.869
12.424
spi_data_5_s5
12.991
13.561
spi_data_3_s0
14.461
=====
SETUP
2.148
14.461
16.609
clk_ibuf
0.000
4.230
init_addr_5_s1
6.644
6.876
init_rom/init_command_4_s1
7.301
7.754
n2689_s20
8.472
9.027
counter_31_s5
9.724
10.241
spi_data_4_s7
10.934
11.451
spi_data_4_s5
11.869
12.424
spi_data_5_s5
12.991
13.561
spi_data_5_s0
14.461
=====
SETUP
2.166
14.443
16.609
clk_ibuf
0.000
4.230
counter_18_s1
6.644
6.876
n2600_s38
7.288
7.843
n2600_s30
8.240
8.693
n2600_s27
9.391
9.762
n2599_s13
10.919
11.436
state_0_s7
12.444
12.897
state_0_s3
13.393
13.720
state_0_s1
14.443
=====
SETUP
2.364
14.245
16.609
clk_ibuf
0.000
4.230
init_addr_5_s1
6.644
6.876
init_rom/init_command_4_s1
7.301
7.754
n2689_s20
8.472
9.027
counter_31_s5
9.724
10.241
spi_data_4_s7
10.934
11.451
spi_data_4_s5
11.869
12.424
spi_data_5_s5
12.991
13.561
spi_data_1_s0
14.245
=====
SETUP
2.364
14.245
16.609
clk_ibuf
0.000
4.230
init_addr_5_s1
6.644
6.876
init_rom/init_command_4_s1
7.301
7.754
n2689_s20
8.472
9.027
counter_31_s5
9.724
10.241
spi_data_4_s7
10.934
11.451
spi_data_4_s5
11.869
12.424
spi_data_5_s5
12.991
13.561
spi_data_2_s0
14.245
=====
SETUP
2.745
13.864
16.609
clk_ibuf
0.000
4.230
counter_18_s1
6.644
6.876
n2600_s38
7.288
7.843
n2600_s30
8.240
8.693
n2600_s27
9.391
9.762
n2599_s13
10.919
11.436
state_0_s7
12.444
12.897
state_1_s5
13.393
13.720
state_1_s1
13.864
=====
SETUP
2.805
13.804
16.609
clk_ibuf
0.000
4.230
counter_18_s1
6.644
6.876
n2600_s38
7.288
7.843
n2600_s30
8.240
8.693
n2602_s19
9.121
9.676
n2689_s16
10.122
10.639
n2633_s28
11.079
11.450
n2627_s31
11.882
12.335
n2627_s20
12.335
12.438
n2627_s29
13.342
13.804
counter_7_s1
13.804
=====
SETUP
2.931
13.678
16.609
clk_ibuf
0.000
4.230
counter_1_s1
6.644
6.876
n2631_s25
7.568
8.123
n2628_s27
8.582
9.035
n2627_s25
9.624
9.995
n2624_s27
9.999
10.370
n2622_s24
10.554
10.925
n2622_s22
11.590
12.145
n2622_s34
12.558
13.107
n2622_s32
13.108
13.678
counter_12_s1
13.678
=====
SETUP
2.933
13.676
16.609
clk_ibuf
0.000
4.230
init_addr_5_s1
6.644
6.876
init_rom/init_command_4_s1
7.301
7.754
n2689_s20
8.472
9.027
counter_31_s5
9.724
10.241
spi_data_4_s7
10.934
11.451
spi_data_4_s5
11.869
12.424
spi_data_7_s7
12.991
13.318
spi_data_7_s0
13.676
=====
SETUP
3.068
13.541
16.609
clk_ibuf
0.000
4.230
counter_1_s1
6.644
6.876
n2631_s25
7.568
8.123
n2628_s27
8.582
9.035
n2621_s24
9.709
10.080
n2618_s26
10.594
11.143
n2617_s24
11.146
11.663
n2616_s22
12.066
12.528
n2616_s26
12.529
13.078
n2616_s24
13.079
13.541
counter_18_s1
13.541
=====
SETUP
3.145
13.464
16.609
clk_ibuf
0.000
4.230
init_addr_5_s1
6.644
6.876
init_rom/init_command_4_s1
7.301
7.754
n2689_s20
8.472
9.027
counter_31_s5
9.724
10.241
spi_data_4_s7
10.934
11.451
spi_data_4_s5
11.869
12.424
spi_data_7_s7
12.991
13.318
spi_data_6_s0
13.464
=====
SETUP
3.182
13.427
16.609
clk_ibuf
0.000
4.230
counter_18_s1
6.644
6.876
n2600_s38
7.288
7.843
n2600_s30
8.240
8.693
n2602_s19
9.121
9.676
n2689_s16
10.122
10.639
n2633_s28
11.079
11.450
n2632_s33
12.660
13.209
n2632_s31
13.209
13.314
n2632_s19
13.314
13.419
counter_2_s1
13.427
=====
SETUP
3.249
13.360
16.609
clk_ibuf
0.000
4.230
counter_18_s1
6.644
6.876
n2600_s38
7.288
7.843
n2600_s30
8.240
8.693
n2600_s27
9.391
9.762
n2632_s30
10.919
11.290
n2632_s26
11.958
12.507
n2633_s37
12.681
13.143
n2633_s34
13.143
13.248
n2633_s19
13.248
13.353
counter_1_s1
13.360
=====
SETUP
3.279
13.330
16.609
clk_ibuf
0.000
4.230
counter_28_s1
6.644
6.876
n2600_s40
7.546
7.917
n2602_s18
8.345
8.862
n2622_s27
9.263
9.780
n2634_s29
10.461
10.832
n2631_s30
11.382
11.753
n2631_s20
11.753
11.856
n2631_s27
12.760
13.330
counter_3_s1
13.330
=====
SETUP
3.332
13.277
16.609
clk_ibuf
0.000
4.230
counter_28_s1
6.644
6.876
n2600_s40
7.546
7.917
n2602_s18
8.345
8.862
n2622_s27
9.263
9.780
n2634_s29
10.461
10.832
n2628_s32
11.287
11.658
n2628_s20
11.658
11.761
n2628_s29
12.815
13.277
counter_6_s1
13.277
=====
SETUP
3.339
13.270
16.609
clk_ibuf
0.000
4.230
counter_1_s1
6.644
6.876
n2631_s25
7.568
8.123
n2628_s27
8.582
9.035
n2621_s24
9.709
10.080
n2610_s26
10.291
10.846
n2609_s22
11.269
11.824
n2609_s26
12.237
12.807
n2609_s24
12.808
13.270
counter_25_s1
13.270
=====
SETUP
3.369
13.240
16.609
clk_ibuf
0.000
4.230
counter_18_s1
6.644
6.876
n2600_s38
7.288
7.843
n2600_s30
8.240
8.693
n2602_s19
9.121
9.676
n2689_s16
10.122
10.639
n2633_s28
11.079
11.450
n2623_s27
11.958
12.513
n2623_s20
12.513
12.616
n2623_s25
12.869
13.240
counter_11_s1
13.240
=====
SETUP
3.427
13.182
16.609
clk_ibuf
0.000
4.230
counter_18_s1
6.644
6.876
n2600_s38
7.288
7.843
n2600_s30
8.240
8.693
n2602_s19
9.121
9.676
n2689_s16
10.122
10.639
n2633_s28
11.079
11.450
n2634_s23
12.256
12.718
n2634_s20
12.720
13.182
counter_0_s1
13.182
=====
SETUP
3.456
13.153
16.609
clk_ibuf
0.000
4.230
counter_1_s1
6.644
6.876
n2631_s25
7.568
8.123
n2628_s27
8.582
9.035
n2621_s24
9.709
10.080
n2610_s26
10.291
10.846
n2610_s22
11.269
11.839
n2610_s29
12.011
12.581
n2610_s27
12.583
13.153
counter_24_s1
13.153
=====
SETUP
3.456
13.153
16.609
clk_ibuf
0.000
4.230
counter_18_s1
6.644
6.876
n2600_s38
7.288
7.843
n2600_s30
8.240
8.693
n2602_s19
9.121
9.676
n2689_s16
10.122
10.639
n2633_s28
11.079
11.450
n2625_s27
11.882
12.335
n2625_s20
12.335
12.438
n2625_s25
12.691
13.153
counter_9_s1
13.153
=====
SETUP
3.476
13.133
16.609
clk_ibuf
0.000
4.230
counter_1_s1
6.644
6.876
n2631_s25
7.568
8.123
n2628_s27
8.582
9.035
n2621_s24
9.709
10.080
n2608_s23
10.352
10.869
n2604_s23
11.549
12.119
n2604_s22
12.120
12.582
n2604_s27
12.584
13.133
counter_30_s1
13.133
=====
SETUP
3.482
13.127
16.609
clk_ibuf
0.000
4.230
counter_28_s1
6.644
6.876
n2600_s40
7.546
7.917
n2602_s18
8.345
8.862
n2622_s27
9.263
9.780
n2634_s29
10.461
10.832
n2624_s32
11.287
11.658
n2624_s20
11.658
11.761
n2624_s29
12.665
13.127
counter_10_s1
13.127
=====
SETUP
3.506
13.103
16.609
clk_ibuf
0.000
4.230
counter_18_s1
6.644
6.876
n2600_s38
7.288
7.843
n2600_s30
8.240
8.693
n2602_s19
9.121
9.676
n2689_s16
10.122
10.639
n2629_s31
11.079
11.634
n2629_s20
11.634
11.737
n2629_s27
12.641
13.103
counter_5_s1
13.103
=====
SETUP
3.511
13.098
16.609
clk_ibuf
0.000
4.230
counter_28_s1
6.644
6.876
n2600_s40
7.546
7.917
n2602_s18
8.345
8.862
n2622_s27
9.263
9.780
n2634_s29
10.461
10.832
n2613_s22
11.515
12.064
n2613_s28
12.065
12.635
n2613_s26
12.636
13.098
counter_21_s1
13.098
=====
SETUP
3.560
13.049
16.609
clk_ibuf
0.000
4.230
counter_1_s1
6.644
6.876
n2631_s25
7.568
8.123
n2628_s27
8.582
9.035
n2621_s24
9.709
10.080
n2618_s26
10.594
11.111
n2617_s26
11.553
12.015
n2617_s29
12.016
12.586
n2617_s27
12.587
13.049
counter_17_s1
13.049
=====
HOLD
0.425
5.200
4.775
clk_ibuf
0.000
3.126
busy_wait_inst/counter_6_s1
4.764
4.966
busy_wait_inst/n141_s4
4.968
5.200
busy_wait_inst/counter_6_s1
5.200
=====
HOLD
0.425
5.200
4.775
clk_ibuf
0.000
3.126
busy_wait_inst/counter_20_s1
4.764
4.966
busy_wait_inst/n127_s2
4.968
5.200
busy_wait_inst/counter_20_s1
5.200
=====
HOLD
0.425
5.200
4.775
clk_ibuf
0.000
3.126
busy_wait_inst/counter_25_s1
4.764
4.966
busy_wait_inst/n122_s4
4.968
5.200
busy_wait_inst/counter_25_s1
5.200
=====
HOLD
0.425
5.200
4.775
clk_ibuf
0.000
3.126
init_step_2_s1
4.764
4.966
n2680_s13
4.968
5.200
init_step_2_s1
5.200
=====
HOLD
0.425
5.200
4.775
clk_ibuf
0.000
3.126
init_step_31_s1
4.764
4.966
n2679_s14
4.968
5.200
init_step_31_s1
5.200
=====
HOLD
0.425
5.200
4.775
clk_ibuf
0.000
3.126
data_counter_1_s1
4.764
4.966
n2649_s12
4.968
5.200
data_counter_1_s1
5.200
=====
HOLD
0.425
5.200
4.775
clk_ibuf
0.000
3.126
data_counter_3_s1
4.764
4.966
n2647_s12
4.968
5.200
data_counter_3_s1
5.200
=====
HOLD
0.425
5.200
4.775
clk_ibuf
0.000
3.126
data_counter_14_s1
4.764
4.966
n2636_s12
4.968
5.200
data_counter_14_s1
5.200
=====
HOLD
0.425
5.200
4.775
clk_ibuf
0.000
3.126
spi_data_6_s0
4.764
4.966
n2698_s11
4.968
5.200
spi_data_6_s0
5.200
=====
HOLD
0.427
5.201
4.775
clk_ibuf
0.000
3.126
busy_wait_inst/counter_4_s1
4.764
4.966
busy_wait_inst/n143_s4
4.969
5.201
busy_wait_inst/counter_4_s1
5.201
=====
HOLD
0.427
5.201
4.775
clk_ibuf
0.000
3.126
busy_wait_inst/counter_17_s1
4.764
4.966
busy_wait_inst/n130_s2
4.969
5.201
busy_wait_inst/counter_17_s1
5.201
=====
HOLD
0.427
5.201
4.775
clk_ibuf
0.000
3.126
sclk_s4
4.764
4.966
n108_s6
4.969
5.201
sclk_s4
5.201
=====
HOLD
0.427
5.201
4.775
clk_ibuf
0.000
3.126
counter_24_s1
4.764
4.966
n2610_s27
4.969
5.201
counter_24_s1
5.201
=====
HOLD
0.427
5.201
4.775
clk_ibuf
0.000
3.126
data_counter_11_s1
4.764
4.966
n2639_s12
4.969
5.201
data_counter_11_s1
5.201
=====
HOLD
0.427
5.201
4.775
clk_ibuf
0.000
3.126
data_counter_12_s1
4.764
4.966
n2638_s12
4.969
5.201
data_counter_12_s1
5.201
=====
HOLD
0.428
5.202
4.775
clk_ibuf
0.000
3.126
busy_wait_inst/counter_24_s1
4.764
4.966
busy_wait_inst/n123_s2
4.970
5.202
busy_wait_inst/counter_24_s1
5.202
=====
HOLD
0.428
5.202
4.775
clk_ibuf
0.000
3.126
busy_wait_inst/counter_27_s1
4.764
4.966
busy_wait_inst/n120_s5
4.970
5.202
busy_wait_inst/counter_27_s1
5.202
=====
HOLD
0.428
5.202
4.775
clk_ibuf
0.000
3.126
busy_wait_inst/counter_29_s1
4.764
4.966
busy_wait_inst/n118_s4
4.970
5.202
busy_wait_inst/counter_29_s1
5.202
=====
HOLD
0.428
5.202
4.775
clk_ibuf
0.000
3.126
counter_28_s1
4.764
4.966
n2606_s27
4.970
5.202
counter_28_s1
5.202
=====
HOLD
0.428
5.202
4.775
clk_ibuf
0.000
3.126
state_1_s1
4.764
4.966
n2706_s22
4.970
5.202
state_1_s1
5.202
=====
HOLD
0.428
5.202
4.775
clk_ibuf
0.000
3.126
clear_step_0_s1
4.764
4.966
n2688_s14
4.970
5.202
clear_step_0_s1
5.202
=====
HOLD
0.428
5.202
4.775
clk_ibuf
0.000
3.126
clear_step_2_s1
4.764
4.966
n2686_s12
4.970
5.202
clear_step_2_s1
5.202
=====
HOLD
0.428
5.202
4.775
clk_ibuf
0.000
3.126
data_counter_5_s1
4.764
4.966
n2645_s12
4.970
5.202
data_counter_5_s1
5.202
=====
HOLD
0.428
5.202
4.775
clk_ibuf
0.000
3.126
data_counter_10_s1
4.764
4.966
n2640_s12
4.970
5.202
data_counter_10_s1
5.202
=====
HOLD
0.429
5.204
4.775
clk_ibuf
0.000
3.126
counter_21_s1
4.764
4.966
n2613_s26
4.972
5.204
counter_21_s1
5.204
