{
    "configurations": [
        {
            "name": "Linux",
            "includePath": [
                "${workspaceFolder}/**",
                "${workspaceFolder}",
                "${workspaceFolder}/mt-core/",
                "${workspaceFolder}/mt-nucleo",
                "${workspaceFolder}/mt-nucleo/cfg",
                "${workspaceFolder}/ChibiOS_21.11.1/os/license",
                "${workspaceFolder}/ChibiOS_21.11.1/os/common/portability/GCC",
                "${workspaceFolder}/ChibiOS_21.11.1/os/common/startup/ARMCMx/compilers/GCC",
                "${workspaceFolder}/ChibiOS_21.11.1/os/common/startup/ARMCMx/devices/STM32F0xx",
                "${workspaceFolder}/ChibiOS_21.11.1/os/common/ext/ARM/CMSIS/Core/Include",
                "${workspaceFolder}/ChibiOS_21.11.1/os/common/ext/ST/STM32F0xx",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/include",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/ports/common/ARMCMx",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/ports/STM32/STM32F0xx",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/ports/STM32/LLD/ADCv1",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/ports/STM32/LLD/CANv1",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/ports/STM32/LLD/DACv1",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/ports/STM32/LLD/DMAv1",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/ports/STM32/LLD/EXTIv1",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/ports/STM32/LLD/GPIOv2",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/ports/STM32/LLD/I2Cv2",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/ports/STM32/LLD/RTCv2",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/ports/STM32/LLD/SPIv2",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/ports/STM32/LLD/SYSTICKv1",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/ports/STM32/LLD/TIMv1",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/ports/STM32/LLD/USART",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/ports/STM32/LLD/USARTv2",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/ports/STM32/LLD/USBv1",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/ports/STM32/LLD/xWDGv1",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/boards/ST_NUCLEO64_F072RB",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/osal/rt-nil",
                "${workspaceFolder}/ChibiOS_21.11.1/os/rt/include",
                "${workspaceFolder}/ChibiOS_21.11.1/os/oslib/include",
                "${workspaceFolder}/ChibiOS_21.11.1/os/common/ports/ARM-common",
                "${workspaceFolder}/ChibiOS_21.11.1/os/common/ports/ARMv6-M",
                "${workspaceFolder}/ChibiOS_21.11.1/os/test/include",
                "${workspaceFolder}/ChibiOS_21.11.1/test/rt/source/test",
                "${workspaceFolder}/ChibiOS_21.11.1/test/oslib/source/test",
                "${workspaceFolder}/ChibiOS_21.11.1/os/hal/lib/streams"
            ],
            "defines": [],
            "compilerPath": "/usr/bin/arm-none-eabi-gcc",
            "cStandard": "c17",
            "cppStandard": "c++17",
            "intelliSenseMode": "linux-gcc-arm",
            "compilerArgs": [
                "-u_printf_float"
            ]
        }
    ],
    "version": 4
}