\renewcommand{\asm}[1]{~\raiseforbf{\textsf{\footnotesize{#1}}}}
\newcommand{\optype}[1]{\subsection{#1 Instructions}}

{
\setlength{\parindent}{0cm}

\newcommand{\loads}{
	\loadinst{\textit{x}}{\textit{s}}{\textit{t}}{1}
	\loadinst{B}{1}{0}{0}
	\loadinst{H}{1}{1}{0}
	\loadinst{W}{1}{2}{0}
	\loadinst{BU}{0}{0}{0}
	\loadinst{HU}{0}{1}{0}
	\loadinst{WU}{0}{2}{0}
	\loadinst{D}{0}{3}{0}
}

\newcommand{\stores}{
	\storeinst{\textit{x}}{\textit{t}}{1}
	\storeinst{B}{0}{0}
	\storeinst{H}{1}{0}
	\storeinst{W}{2}{0}
	\storeinst{D}{3}{0}
}

\chapter{CHERI-MIPS ISA Quick Reference}
\label{app:isaquick-mips}

This appendix provides a quick reference for CHERI-MIPS instruction encodings
excluding experimental instructions (see Appendix~\ref{app:experimental}).

\section{Current Encodings}

	The following encodings are correct for implementations that exist at the time of this document's publication.

	\optype{Capability-Inspection}

		\cheritwoop[header]{0x0}{rd}{cb}
		\asm{\insnmipsref{CGetPerm} rd, cb}

		\cheritwoop{0x1}{rd}{cb}
		\asm{\insnmipsref{CGetType} rd, cb}

		\cheritwoop{0x2}{rd}{cb}
		\asm{\insnmipsref{CGetBase} rd, cb}

		\cheritwoop{0x3}{rd}{cb}
		\asm{\insnmipsref{CGetLen} rd, cb}

		\cheritwoop{0x4}{rd}{cb}
		\asm{\insnmipsref{CGetTag} rd, cb}

		\cheritwoop{0x5}{rd}{cb}
		\asm{\insnmipsref{CGetSealed} rd, cb}

		\cheritwoop{0x6}{rd}{cb}
		\asm{\insnmipsref{CGetOffset} rd, cb}

		\cherioneop{0x0}{cd}
		\asm{\insnmipsref{CGetPCC} cd}

		\cheritwoop{0xf}{rd}{cb}
		\asm{\insnmipsref{CGetAddr} rd, cb}

		\cherithreeop{0x23}{rd}{cb}{rs}
		\asm{\insnmipsref{CGetAndAddr} rd, cb, rs}

		\cheritwoop[header]{0x12}{rd}{cb}
		\asm{\insnmipsref{CGetFlags} rd, cb}


	\optype{Capability-Modification}

		\cherithreeop[header]{0xb}{cd}{cs}{ct}
		\asm{\insnmipsref{CSeal} cd, cs, ct}

		\cherithreeop{0xc}{cd}{cs}{ct}
		\asm{\insnmipsref{CUnseal} cd, cs, ct}

		\cherithreeop{0xd}{cd}{cs}{rt}
		\asm{\insnmipsref{CAndPerm} cd, cs, rt}

		\cherithreeop{0xe}{cd}{cs}{rt}
		\asm{\insnmipsref{CSetFlags} cd, cs, rt}

		\cherithreeop{0xf}{cd}{cs}{rt}
		\asm{\insnmipsref{CSetOffset} cd, cs, rt}

		\cherithreeop{0x8}{cd}{cs}{rt}
		\asm{\insnmipsref{CSetBounds} cd, cs, rt}

		\cherithreeop{0x9}{cd}{cs}{rt}
		\asm{\insnmipsref{CSetBoundsExact} cd, cs, rt}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x14}
			\bitbox{5}{cd}
			\bitbox{5}{cb}
			\bitbox{11}{length}
			\end{bytefield}
		\asm{\insnmipsref{CSetBoundsImm} cd, cb, length}

		\cheritwoop{0xb}{cd}{cb}
		\asm{\insnmipsref{CClearTag} cd, cb}

		\cherithreeop{0x11}{cd}{cb}{rt}
		\asm{\insnmipsref{CIncOffset} cd, cb, rt}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x13}
			\bitbox{5}{cd}
			\bitbox{5}{cb}
			\bitbox{11}{increment}
			\end{bytefield}
		\asm{\insnmipsref{CIncOffsetImm} cd, cb, increment}

		\cherithreeop{0x1d}{cd}{cb}{ct}
		\asm{\insnmipsref{CBuildCap} cd, cb, ct}

		\cherithreeop{0x1e}{cd}{cb}{ct}
		\asm{\insnmipsref{CCopyType} cd, cb, ct}

		\cherithreeop{0x1f}{cd}{cs}{ct}
		\asm{\insnmipsref{CCSeal} cd, cs, ct}

		\cherithreeop{0x22}{cd}{cs}{rs}
		\asm{\insnmipsref{CSetAddr} cd, cs, rs}

		\cherithreeop{0x24}{cd}{cb}{rs}
		\asm{\insnmipsref{CAndAddr} cd, cb, rs}

		\cheritwoop{0x7}{cd}{rs}
		\asm{\insnmipsref{CGetPCCSetOffset} cd, rs}

		\cheritwoop{0x13}{cd}{rs}
		\asm{\insnmipsref{CGetPCCIncOffset} cd, rs}

		\cheritwoop{0x14}{cd}{rs}
		\asm{\insnmipsref{CGetPCCSetAddr} cd, rs}

		\cheritwoop{0x1d}{cd}{cs}
		\asm{\insnmipsref{CSealEntry} cd, cs}

	\optype{Pointer-Arithmetic}

		\cherithreeop[header]{0x12}{rd}{cb}{cs}
		\asm{\insnmipsref{CToPtr} rd, cb, cs}

		\cherithreeop{0x13}{cd}{cb}{rs}
		\asm{\insnmipsref{CFromPtr} cd, cb, rs}

		\cherithreeop{0xa}{rt}{cb}{cs}
		\asm{\insnmipsref{CSub} rt, cb, cs}

		\cheritwoop{0xa}{cd}{cs}
		\asm{\insnmipsref{CMove} cd, cs}

		\cherithreeop{0x1b}{cd}{cs}{rs}
		\asm{\insnmipsref{CMOVZ} cd, cs, rs}

		\cherithreeop{0x1c}{cd}{cs}{rs}
		\asm{\insnmipsref{CMOVN} cd, cs, rs}

	\optype{Pointer-Comparison}

		\newcommand{\ptrcmp}[3][NOHEADER]{
			\cherithreeop[#1]{#3}{rd}{cb}{cs}
			\asm{\insnmipsref[cptrcmp]{C#2} rd, cb, cs}

		}

		\ptrcmp[header]{EQ}{0x14}
		\ptrcmp{NE}{0x15}
		\ptrcmp{LT}{0x16}
		\ptrcmp{LE}{0x17}
		\ptrcmp{LTU}{0x18}
		\ptrcmp{LEU}{0x19}
		\ptrcmp{NEXEQ}{0x21}
		\ptrcmp{EXEQ}{0x1a}

	\optype{Exception-Handling}

		\cherioneop[header]{0x1}{rd}
		\asm{\insnmipsref{CGetCause} rd}

		\cherioneop{0x2}{rs}
		\asm{\insnmipsref{CSetCause} rs}

	\optype{Control-Flow}

		\newcommand{\cheribranch}[3][NOHEADER]{
		\begin{bytefield}{32}
			\ifthenelse{\equal{#1}{NOHEADER}}{}
			{\bitheader[endianness=big]{0,15,16,25,20,21,25,26,31}}\\
			\bitbox{6}{0x12}
			\bitbox{5}{#3}
			\bitbox{5}{cd}
			\bitbox{16}{offset}
		\end{bytefield}
		\asm{\insnmipsref{CB#2} cd, offset}

		}
		\cheribranch[header]{TU}{0x9}
		\cheribranch{TS}{0xa}
		\cheribranch{EZ}{0x11}
		\cheribranch{NZ}{0x12}

		\vspace{1.5ex}

		\cherioneop[header]{0x3}{cb}
		\asm{\insnmipsref{CJR} cb}

		\cheritwoop{0xc}{cd}{cb}
		\asm{\insnmipsref{CJALR} cd, cb}\\

		\vspace{1.5ex}

		\begin{bytefield}{32}
			\bitheader[endianness=big]{0,10,11,15,16,20,21,25,26,31}\\
			\bitbox{6}{0x12}
			\bitbox{5}{0x05}
			\bitbox{5}{cs}
			\bitbox{5}{cb}
			\bitbox{11}{0x001}
		\end{bytefield}
		\asm{\insnmipsref{CInvoke} cs, cb}

	\optype{Assertion}

		\cherioneop[header]{0x6}{cs}
		\asm{\insnmipsref{CCheckTag} cs}

		\cherithreeop{0x20}{rd}{cb}{ct}
		\asm{\insnmipsref{CTestSubset} rd, cb, ct}


	\optype{Special-Purpose Register access}

		\cheritwoop[header]{0xd}{cd}{sel}
		\asm{\insnmipsref{CReadHwr} cd, selector}

		\cheritwoop{0xe}{cb}{sel}
		\asm{\insnmipsref{CWriteHwr} cb, selector}

	\optype{Fast Register-Clearing}


		\begin{bytefield}{32}
			\bitheader[endianness=big]{0,15,16,20,21,25,26,31}\\
			\bitbox{6}{0x12}
			\bitbox{5}{0xf}
			\bitbox{5}{0x0}
			\bitbox{16}{mask}
		\end{bytefield}
		\asm{\insnmipsref{ClearLo} mask}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0xf}
			\bitbox{5}{0x1}
			\bitbox{16}{mask}
		\end{bytefield}
		\asm{\insnmipsref{ClearHi} mask}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0xf}
			\bitbox{5}{0x2}
			\bitbox{16}{mask}
		\end{bytefield}
		\asm{\insnmipsref{CClearLo} mask}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0xf}
			\bitbox{5}{0x3}
			\bitbox{16}{mask}
		\end{bytefield}
		\asm{\insnmipsref{CClearHi} mask}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0xf}
			\bitbox{5}{0x4}
			\bitbox{16}{mask}
		\end{bytefield}
		\asm{\insnmipsref{FPClearLo} mask}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0xf}
			\bitbox{5}{0x5}
			\bitbox{16}{mask}
		\end{bytefield}
		\asm{\insnmipsref{FPClearHi} mask}

	\optype{Adjusting to Compressed Capability Precision}
		\cheritwoop[header]{0x10}{rt}{rs}
		\asm{\insnmipsref{CRoundRepresentableLength} rt, rs}

		\cheritwoop{0x11}{rt}{rs}
		\asm{\insnmipsref{CRepresentableAlignmentMask} rt, rs}

	\optype{Memory-Access}

		\begin{bytefield}{32}
			\bitheader[endianness=big]{0,10,11,15,16,20,21,25,26,31}\\
			\bitbox{6}{0x3e}
			\bitbox{5}{cs}
			\bitbox{5}{cb}
			\bitbox{5}{rt}
			\bitbox{11}{offset}
		\end{bytefield}
		\asm{\insnmipsref{CSC} cs, rt, offset(cb)}

		\begin{bytefield}{32}
			\bitbox{6}{0x36}
			\bitbox{5}{cs}
			\bitbox{5}{cb}
			\bitbox{5}{rt}
			\bitbox{11}{offset}
		\end{bytefield}
		\asm{\insnmipsref{CLC} cd, rt, offset(cb)}

		\begin{bytefield}{32}
			\bitbox{6}{0x1d}
			\bitbox{5}{cs}
			\bitbox{5}{cb}
			\bitbox{16}{offset}
		\end{bytefield}
		\asm{\insnmipsref{CLCBI} cd, offset(cb)}\\

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x00}
			\bitbox{5}{cd}
			\bitbox{5}{cb}
			\bitbox{5}{rt}
			\bitbox{6}{0x38}
		\end{bytefield}
		\asm{\insnmipsref{CLCNT} cd, rt(cb)}\\

		\vspace{1.5ex}

		\providecommand{\loadinst}[4]{
			\begin{bytefield}{32}
				\ifthenelse{\equal{#4}{1}}
				{\bitheader[endianness=big]{0,1,2,3,10,11,15,16,20,21,25,26,31}}{}\\
				\bitbox{6}{0x32}
				\bitbox{5}{rd}
				\bitbox{5}{cb}
				\bitbox{5}{rt}
				\bitbox{8}{offset}
				\bitbox{1}{#2}
				\bitbox{2}{#3}
			\end{bytefield}
			\asm{\insnmipsref[clbhwd]{CL#1} rd, rt, offset(cb)}

		}

		\loads{}

		\providecommand{\storeinst}[3]{
			\begin{bytefield}{32}
				\bitbox{6}{0x3a}
				\bitbox{5}{rs}
				\bitbox{5}{cb}
				\bitbox{5}{rt}
				\bitbox{8}{offset}
				\bitbox{1}{0}
				\bitbox{2}{#2}
			\end{bytefield}
			\asm{\insnmipsref[csbhwd]{CS#1} rs, rt, offset(cb)}

		}

		\stores{}

	\optype{Atomic Memory-Access}

		\begin{bytefield}{32}
			\bitheader[endianness=big]{0,1,2,3,6,10,11,15,16,20,21,25,26,31}\\
			\bitbox{6}{0x12}
			\bitbox{5}{0x10}
			\bitbox{5}{cd}
			\bitbox{5}{cb}
			\bitbox{7}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{4}{0xf}
		\end{bytefield}
		\asm{\insnmipsref{CLLC} cd, cb}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x10}
			\bitbox{5}{cs}
			\bitbox{5}{cb}
			\bitbox{5}{rd}
			\bitbox{2}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{4}{0x7}
		\end{bytefield}
		\asm{\insnmipsref{CSCC} rd, cs, cb}

		\vspace{1.5ex}

		\renewcommand{\loadinst}[4]{
			\begin{bytefield}{32}
				\bitbox{6}{0x12}
				\bitbox{5}{0x10}
				\bitbox{5}{rd}
				\bitbox{5}{cb}
				\bitbox{7}{\color{lightgray}\rule{\width}{\height}}
				\bitbox{1}{1}
				\bitbox{1}{#2}
				\bitbox{2}{#3}
			\end{bytefield}
			\asm{\insnmipsref[cllbhwd]{CLL#1} rd, cb}

			}

		\loads{}

		\renewcommand{\storeinst}[3]{
			\begin{bytefield}{32}
				\bitbox{6}{0x12}
				\bitbox{5}{0x10}
				\bitbox{5}{rs}
				\bitbox{5}{cb}
				\bitbox{5}{rd}
				\bitbox{2}{\color{lightgray}\rule{\width}{\height}}
				\bitbox{2}{0}
				\bitbox{2}{#2}
			\end{bytefield}
			\asm{\insnmipsref[cscbhwd]{CSC#1} rd, cb}

		}

		\stores{}

	\optype{Tag-Memory Access}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x00}
			\bitbox{5}{rd}
			\bitbox{5}{cb}
			\bitbox{5}{0x1E}
			\bitbox{5}{0x3F}
		\end{bytefield}
                \asm{\insnmipsref{CLoadTags} rd, cb}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x00}
			\bitbox{5}{cb}
			\bitbox{5}{0x18}
			\bitbox{5}{0x1F}
			\bitbox{5}{0x3F}
		\end{bytefield}
                \asm{\insnmipsref{CClearTags} cb}

	\subsection{Encoding Summary}

	All three-register-operand, non-memory-accessing CHERI-MIPS instructions use the following encoding:

	\vspace{1em}

	\cherithreeop[header]{func}{r1}{r2}{r3}

	\vspace{1em}

	{\scriptsize
	\begin{tabular}{r|cccccccc}
		     & 000                          & 001                            & 010                           & 011                          & 100                         & 101                         & 110                         & 111 \\ \hline
		000  & CGetPerm*                    & CGetType*                      & CGetBase*                     & CGetLen*                     & CGetCause*                  & CGetTag*                    & CGetSealed*                 & CGetPCC* \\
		001  & \insnmipsref*{CSetBounds}    & \insnmipsref*{CSetBoundsExact} & \insnmipsref*{CSub}           & \insnmipsref*{CSeal}         & \insnmipsref*{CUnseal}      & \insnmipsref*{CAndPerm}     & \insnmipsref*{CSetFlags}    & \insnmipsref*{CSetOffset} \\
		010  & -                            & \insnmipsref*{CIncOffset}      & \insnmipsref*{CToPtr}         & \insnmipsref*{CFromPtr}      & \insnmipsref*[cptrcmp]{CEQ} & \insnmipsref*[cptrcmp]{CNE} & \insnmipsref*[cptrcmp]{CLT} & \insnmipsref*[cptrcmp]{CLE} \\
		011  & \insnmipsref*[cptrcmp]{CLTU} & \insnmipsref*[cptrcmp]{CLEU}   & \insnmipsref*[cptrcmp]{CEXEQ} & \insnmipsref*{CMovN}**       & \insnmipsref*{CMovZ}**      & \insnmipsref*{CBuildCap}    & \insnmipsref*{CCopyType}    & \insnmipsref*{CCSeal}  \\
		100  & \insnmipsref*{CTestSubset}   & \insnmipsref*[cptrcmp]{CNEXEQ} & \insnmipsref*{CSetAddr}**     & \insnmipsref*{CGetAndAddr}** & \insnmipsref*{CAndAddr}**   & -                           & -                           & - \\
		101  & -                            & -                              & -                             & -                            & -                           & -                           & -                           & - \\
		110  & -                            & -                              & -                             & -                            & -                           & -                           & -                           & - \\
		111  & \insnmipsref*{CLCNT}$**$     & -                              & -                             & -                            & -                           & -                           & -                           & Two Op$\dagger$ \\
	\end{tabular}

	\begin{itemize}
		\item[*] Deprecated encoding for instruction
		\item[**] Reserved instruction slot for future opcode
		\item[$\dagger$] This value is used for two-operand instructions.
	\end{itemize}
	}

	\vspace{1em}

%	This frees several minor opcodes free and allows us to allocate 35 more three-operand instructions immediately, and eight more once the deprecated encodings are removed, without having to allocate a new minor opcode.

	All two-operand instructions are of the following form:

	\vspace{1em}

	\cheritwoop[header]{func}{r1}{r2}

	\vspace{1em}

	{\scriptsize
	\begin{tabular}{r|cccccccc}
		    & 000                     & 001                     & 010                      & 011                             & 100                           & 101                       & 110                       & 111 \\ \hline
		00  & \insnmipsref*{CGetPerm} & \insnmipsref*{CGetType} & \insnmipsref*{CGetBase}  & \insnmipsref*{CGetLen}          & \insnmipsref*{CGetTag}        & \insnmipsref*{CGetSealed} & \insnmipsref*{CGetOffset} & \insnmipsref*{CGetPCCSetOffset} \\
		01  & -**                     & -**                     & \insnmipsref*{CMove}     & \insnmipsref*{CClearTag}        & \insnmipsref*{CJALR}          & \insnmipsref*{CReadHwr}   & \insnmipsref*{CWriteHwr}  & \insnmipsref*{CGetAddr} \\
		10  & \insnmipsref*{CRRL}     & \insnmipsref*{CRAM}     & \insnmipsref*{CGetFlags} & \insnmipsref*{CGetPCCIncOffset} & \insnmipsref*{CGetPCCSetAddr} & -                         & -                         & - \\
		11  & -                       & -                       & -                        & -                               & \insnmipsref*{CSealEntry}     & -                         & \insnmipsref*{CLoadTags}* & One Op$\dagger$ \\
	\end{tabular}

	\begin{itemize}
		\item[*] This instruction accesses tag memory.
		\item[**] This value was previously used by a removed instruction.
		\item[$\dagger$] This value is used for one-operand instructions.
	\end{itemize}
	}

	\vspace{1em}

%	This allows us to allocate 21 new two-operand instructions without consuming a minor opcode.

	All one-operand instructions are of the following form:

	\vspace{1em}

	\cherioneop[header]{func}{r1}

	\vspace{1em}

	{\scriptsize
	\begin{tabular}{r|cccccccc}
		    & 000                                 & 001                      & 010                      & 011                & 100                             & 101                             & 110                      & 111 \\ \hline
		00  & \insnmipsref*{CGetPCC}              & \insnmipsref*{CGetCause} & \insnmipsref*{CSetCause} & \insnmipsref*{CJR} & \insnmipsref*{CGetCID}$\dagger$ & \insnmipsref*{CSetCID}$\dagger$ & \insnmipsref*{CCheckTag} & - \\
		01  & -                                   & -                        & -                        & -                  & -                               & -                               & -                        & - \\
		10  & -                                   & -                        & -                        & -                  & -                               & -                               & -                        & - \\
		11  & \insnmipsref*{CClearTags}$*\dagger$ & -                        & -                        & -                  & -                               & -                               & -                        & - \\
	\end{tabular}

	\begin{itemize}
		\item[*] This instruction accesses tag memory.
		\item[$\dagger$] Opcode may change
	\end{itemize}
	}

\section{Deprecated/Removed Encodings}

	The following encodings were present in prior CHERI ISA versions, but have been deprecated or removed.

	\optype{Capability-Inspection}

		\begin{bytefield}{32}
			\bitheader[endianness=big]{0,2,3,10,11,15,16,20,21,25,26,31}\\
			\bitbox{6}{0x12}
			\bitbox{5}{0x0}
			\bitbox{5}{rd}
			\bitbox{5}{cb}
			\bitbox{8}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{3}{0x0}
		\end{bytefield}
		\asm{\insnmipsref{CGetPerm} rd, cb}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x0}
			\bitbox{5}{rd}
			\bitbox{5}{cb}
			\bitbox{8}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{3}{0x1}
		\end{bytefield}
		\asm{\insnmipsref{CGetType} rd, cb}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x0}
			\bitbox{5}{rd}
			\bitbox{5}{cb}
			\bitbox{8}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{3}{0x2}
		\end{bytefield}
		\asm{\insnmipsref{CGetBase} rd, cb}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x0}
			\bitbox{5}{rd}
			\bitbox{5}{cb}
			\bitbox{8}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{3}{0x3}
		\end{bytefield}
		\asm{\insnmipsref{CGetLen} rd, cb}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x0}
			\bitbox{5}{rd}
			\bitbox{5}{cb}
			\bitbox{8}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{3}{0x5}
		\end{bytefield}
		\asm{\insnmipsref{CGetTag} rd, cb}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x0}
			\bitbox{5}{rd}
			\bitbox{5}{cb}
			\bitbox{8}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{3}{0x6}
		\end{bytefield}
		\asm{\insnmipsref{CGetSealed} rd, cb}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x0d}
			\bitbox{5}{rd}
			\bitbox{5}{cb}
			\bitbox{8}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{3}{0x2}
		\end{bytefield}
		\asm{\insnmipsref{CGetOffset} rd, cb}

		\cherioneop{0x0}{cd}
		\asm{\insnmipsref{CGetPCC} cd}

		\cheritwoop{0x7}{cd}{rs}
		\asm{\insnmipsref{CGetPCCSetOffset} cd, rs}

	\optype{Capability-Modification}

		\begin{bytefield}{32}
			\bitheader[endianness=big]{0,5,6,10,11,15,16,20,21,25,26,31}\\
			\bitbox{6}{0x12}
			\bitbox{5}{0x02}
			\bitbox{5}{cd}
			\bitbox{5}{cs}
			\bitbox{5}{ct}
			\bitbox{6}{\color{lightgray}\rule{\width}{\height}}
		\end{bytefield}
		\asm{\insnmipsref{CSeal} cd, cs, ct}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x03}
			\bitbox{5}{cd}
			\bitbox{5}{cs}
			\bitbox{5}{ct}
			\bitbox{6}{\color{lightgray}\rule{\width}{\height}}
		\end{bytefield}
		\asm{\insnmipsref{CUnseal} cd, cs, ct}\\

		\vspace{1.5ex}

		\begin{bytefield}{32}
			\bitheader[endianness=big]{0,2,3,5,6,10,11,15,16,20,21,25,26,31}\\
			\bitbox{6}{0x12}
			\bitbox{5}{0x04}
			\bitbox{5}{cd}
			\bitbox{5}{cb}
			\bitbox{5}{rt}
			\bitbox{3}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{3}{0x0}
		\end{bytefield}
		\asm{\insnmipsref{CAndPerm} cd, cb, rt}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x04}
			\bitbox{5}{cd}
			\bitbox{5}{cb}
			\bitbox{8}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{3}{0x5}
		\end{bytefield}
		\asm{\insnmipsref{CClearTag} cd, cb}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x0d}
			\bitbox{5}{cd}
			\bitbox{5}{cb}
			\bitbox{5}{rt}
			\bitbox{3}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{3}{0x0}
		\end{bytefield}
		\asm{\insnmipsref{CIncOffset} cd, cb, rt}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x13}
			\bitbox{5}{cd}
			\bitbox{5}{cb}
			\bitbox{11}{increment}
			\end{bytefield}
		\asm{\insnmipsref{CIncOffsetImm} cd, cb, increment}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x0d}
			\bitbox{5}{cd}
			\bitbox{5}{cb}
			\bitbox{5}{rt}
			\bitbox{3}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{3}{0x1}
		\end{bytefield}
		\asm{\insnmipsref{CSetOffset} cd, cb, rt}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x01}
			\bitbox{5}{cd}
			\bitbox{5}{cb}
			\bitbox{5}{rt}
			\bitbox{6}{\color{lightgray}\rule{\width}{\height}}
		\end{bytefield}
		\asm{\insnmipsref{CSetBounds} cd, cb, rt}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x0}
			\bitbox{5}{cd}
			\bitbox{5}{cb}
			\bitbox{5}{rt}
			\bitbox{6}{0x9}
		\end{bytefield}
		\asm{\insnmipsref{CSetBoundsExact} cd, cb, rt}

	 \begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x14}
			\bitbox{5}{cd}
			\bitbox{5}{cb}
			\bitbox{11}{length}
			\end{bytefield}
		\asm{\insnmipsref{CSetBoundsImm} cd, cb, length}

	\optype{Pointer-Arithmetic}

		\begin{bytefield}{32}
			\bitheader[endianness=big]{0,5,6,10,11,15,16,20,21,25,26,31}\\
			\bitbox{6}{0x12}
			\bitbox{5}{0x0c}
			\bitbox{5}{rd}
			\bitbox{5}{cb}
			\bitbox{5}{ct}
			\bitbox{6}{\color{lightgray}\rule{\width}{\height}}
		\end{bytefield}
		\asm{\insnmipsref{CToPtr} rd, cb, ct}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x04}
			\bitbox{5}{cd}
			\bitbox{5}{cb}
			\bitbox{5}{rt}
			\bitbox{3}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{3}{0x7}
		\end{bytefield}
		\asm{\insnmipsref{CFromPtr} cd, cb, rt}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x0}
			\bitbox{5}{rt}
			\bitbox{5}{cb}
			\bitbox{5}{ct}
			\bitbox{6}{0xa}
		\end{bytefield}
		\asm{\insnmipsref{CSub} rt, cb, ct}


	\optype{Pointer-Comparison}

		\newcommand{\cptrcmp}[3]{
			\begin{bytefield}{32}
				\ifthenelse{\equal{#3}{1}}
				{\bitheader[endianness=big]{0,2,3,5,6,10,11,15,16,20,21,25,26,31}}{}\\
				\bitbox{6}{0x12}
				\bitbox{5}{0x0e}
				\bitbox{5}{rd}
				\bitbox{5}{cb}
				\bitbox{5}{ct}
				\bitbox{3}{\color{lightgray}\rule{\width}{\height}}
				\bitbox{3}{#2}
			\end{bytefield}
			\asm{\insnmipsref[cptrcmp]{C#1} rd, cb, ct}

		}

		\cptrcmp{EQ}{0}{1}
		\cptrcmp{NE}{1}{0}
		\cptrcmp{LT}{2}{0}
		\cptrcmp{LE}{3}{0}
		\cptrcmp{LTU}{4}{0}
		\cptrcmp{LEU}{5}{0}
		\cptrcmp{EXEQ}{6}{0}

	\optype{Exception-Handling}

		\begin{bytefield}{32}
			\bitheader[endianness=big]{0,2,3,5,6,10,11,15,16,20,21,25,26,31} \\
			\bitbox{6}{0x12}
			\bitbox{5}{0x0}
			\bitbox{5}{rd}
			\bitbox{5}{0x0}
			\bitbox{8}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{3}{0x4}
		\end{bytefield}
		\asm{\insnmipsref{CGetCause} rd}


		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x04}
			\bitbox{5}{0x0}
			\bitbox{5}{0x0}
			\bitbox{5}{rt}
			\bitbox{3}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{3}{0x4}
		\end{bytefield}
		\asm{\insnmipsref{CSetCause} rd}

	\optype{Control-Flow}

		\begin{bytefield}{32}
			\bitheader[endianness=big]{0,15,16,25,20,21,25,26,31}\\
			\bitbox{6}{0x12}
			\bitbox{5}{0x09}
			\bitbox{5}{cd}
			\bitbox{16}{offset}
		\end{bytefield}
		\asm{\insnmipsref{CBTU} cd, offset}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x0a}
			\bitbox{5}{cd}
			\bitbox{16}{offset}
		\end{bytefield}
		\asm{\insnmipsref{CBTS} cd, offset}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x11}
			\bitbox{5}{cd}
			\bitbox{16}{offset}
		\end{bytefield}
		\asm{\insnmipsref{CBEZ} cd, offset}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x12}
			\bitbox{5}{cd}
			\bitbox{16}{offset}
		\end{bytefield}
		\asm{\insnmipsref{CBNZ} cd, offset}

		\vspace{1.5ex}

		\begin{bytefield}{32}
			\bitheader[endianness=big]{0,5,6,10,11,15,16,20,21,25,26,31}\\
			\bitbox{6}{0x12}
			\bitbox{5}{0x08}
			\bitbox{5}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{5}{cb}
			\bitbox{11}{\color{lightgray}\rule{\width}{\height}}
		\end{bytefield}
		\asm{\insnmipsref{CJR} cb}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x07}
			\bitbox{5}{cd}
			\bitbox{5}{cb}
			\bitbox{11}{\color{lightgray}\rule{\width}{\height}}
		\end{bytefield}
		\asm{\insnmipsref{CJALR} cd, cb}\\

		\vspace{1.5ex}

		\begin{bytefield}{32}
			\bitheader[endianness=big]{0,10,11,15,16,20,21,25,26,31}\\
			\bitbox{6}{0x12}
			\bitbox{5}{0x05}
			\bitbox{5}{cs}
			\bitbox{5}{cb}
			\bitbox{11}{0x001}
			\end{bytefield}
		\asm{\insnmipsref{CInvoke} cs, cb}

	\optype{Assertion}

		\cheritwoop[header]{0x8}{cs}{rt}
		\asm{\insnnoref{CCheckPerm} cs, rt}

		\cheritwoop{0x9}{cs}{cb}
		\asm{\insnnoref{CCheckType} cs, cb}

		\vspace{1.5ex}

		\begin{bytefield}{32}
			\bitheader[endianness=big]{0,2,3,5,6,10,11,15,16,20,21,25,26,31}\\
			\bitbox{6}{0x12}
			\bitbox{5}{0x0b}
			\bitbox{5}{cs}
			\bitbox{5}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{5}{rt}
			\bitbox{3}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{3}{0x0}
		\end{bytefield}
		\asm{\insnnoref{CCheckPerm} cs, rt}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0x0b}
			\bitbox{5}{cs}
			\bitbox{5}{cb}
			\bitbox{8}{\color{lightgray}\rule{\width}{\height}}
			\bitbox{3}{0x1}
		\end{bytefield}
		\asm{\insnnoref{CCheckType} cs, cb}

	\optype{Fast Register-Clearing}

		\begin{bytefield}{32}
			\bitheader[endianness=big]{0,15,16,20,21,25,26,31}\\
			\bitbox{6}{0x12}
			\bitbox{5}{0xf}
			\bitbox{5}{0x0}
			\bitbox{16}{mask}
		\end{bytefield}
		\asm{\insnmipsref{ClearLo} mask}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0xf}
			\bitbox{5}{0x1}
			\bitbox{16}{mask}
		\end{bytefield}
		\asm{\insnmipsref{ClearHi} mask}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0xf}
			\bitbox{5}{0x2}
			\bitbox{16}{mask}
		\end{bytefield}
		\asm{\insnmipsref{CClearLo} mask}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0xf}
			\bitbox{5}{0x3}
			\bitbox{16}{mask}
		\end{bytefield}
		\asm{\insnmipsref{CClearHi} mask}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0xf}
			\bitbox{5}{0x4}
			\bitbox{16}{mask}
		\end{bytefield}
		\asm{\insnmipsref{FPClearLo} mask}

		\begin{bytefield}{32}
			\bitbox{6}{0x12}
			\bitbox{5}{0xf}
			\bitbox{5}{0x5}
			\bitbox{16}{mask}
		\end{bytefield}
		\asm{\insnmipsref{FPClearHi} mask}

	\optype{Deprecated and Removed}

%		\begin{bytefield}{32}
%			\bitheader[endianness=big]{0,5,6,10,11,15,16,20,21,25,26,31}\\
%			\bitbox{6}{0x12}
%			\bitbox{5}{0x04}
%			\bitbox{5}{cd}
%			\bitbox{5}{cb}
%			\bitbox{5}{rt}
%			\bitbox{3}{\color{lightgray}\rule{\width}{\height}}
%			\bitbox{3}{0x3}
%		\end{bytefield}
%		\asm{\insnmipsref{CSetLen} cd, cb, rt}

%		\begin{bytefield}{32}
%			\bitbox{6}{0x12}
%			\bitbox{5}{0x04}
%			\bitbox{5}{cd}
%			\bitbox{5}{cb}
%			\bitbox{5}{rt}
%			\bitbox{3}{\color{lightgray}\rule{\width}{\height}}
%			\bitbox{3}{0x2}
%		\end{bytefield}
%		\asm{\insnmipsref{CIncBase} cd, cb, rt}

%		\vspace{1.5ex}

		\begin{bytefield}{32}
			\bitheader[endianness=big]{0,15,16,25,20,21,25,26,31}\\
			\bitbox{6}{0x32}
			\bitbox{5}{rd}
			\bitbox{5}{cb}
			\bitbox{5}{rt}
			\bitbox{8}{offset}
			\bitbox{1}{1}
			\bitbox{2}{3}
		\end{bytefield}
		\asm{\insnmipsref[cllbhwd]{CLLD} rd, rt, offset(cb)}

		\begin{bytefield}{32}
			\bitbox{6}{0x3a}
			\bitbox{5}{rs}
			\bitbox{5}{cb}
			\bitbox{5}{rt}
			\bitbox{8}{offset}
			\bitbox{1}{1}
			\bitbox{2}{3}
		\end{bytefield}
		\asm{\insnmipsref[cscbhwd]{CSCD} rs, rt, offset(cb)}\\

}

\newpage
