// Seed: 13535610
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1'b0;
  assign id_1 = id_2 ^ id_3;
  id_7(
      .id_0(1 - id_2), .id_1(id_5)
  );
  wire id_8;
endmodule
module module_1 (
    output wand id_0,
    output wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    input uwire id_4,
    input wor id_5
    , id_16,
    input wire id_6,
    input uwire id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri id_10,
    input supply1 id_11,
    input tri id_12,
    output supply1 id_13,
    output uwire id_14
);
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
  assign modCall_1.id_2 = 0;
endmodule
