From 7c472e6e709597e8454238c1801ed4fae6e51206 Mon Sep 17 00:00:00 2001
From: Arun Kumar <arunkumar.ev@adlinktech.com>
Date: Thu, 23 Apr 2020 15:32:02 +0530
Subject: [PATCH] IMX6R2: Pad register changes for IMX6 A2 module

Pad register changes for IMX6 A2 module

Signed-off-by: Arun Kumar <arunkumar.ev@adlinktech.com>

diff --git a/arch/arm/boot/dts/lec-imx6.dtsi b/arch/arm/boot/dts/lec-imx6.dtsi
index 94a81efe4ed1..605123064d50 100644
--- a/arch/arm/boot/dts/lec-imx6.dtsi
+++ b/arch/arm/boot/dts/lec-imx6.dtsi
@@ -967,9 +967,9 @@
 
 		pinctrl_gpio_keys: gpio_keysgrp {
 			fsl,pins = <
-				MX6QDL_PAD_GPIO_7__GPIO1_IO07		0x1b0b0 /* SMARC LID# */
-				MX6QDL_PAD_GPIO_6__GPIO1_IO06		0x1b0b0 /* SMARC POWER_BTN# */
-				MX6QDL_PAD_NANDF_D7__GPIO2_IO07		0x1b0b0 /* SMARC SLEEP# */
+				MX6QDL_PAD_GPIO_7__GPIO1_IO07		0x1A8B0 /* SMARC LID# */
+				MX6QDL_PAD_GPIO_6__GPIO1_IO06		0x1A8B0 /* SMARC POWER_BTN# */
+				MX6QDL_PAD_NANDF_D7__GPIO2_IO07		0x1A8B0 /* SMARC SLEEP# */
 				MX6QDL_PAD_GPIO_8__GPIO1_IO08		0x1b0b0 /* SMARC TEST# */
 			>;
 		};
@@ -1102,13 +1102,13 @@
 		pinctrl_pcie: pciegrp {
 			fsl,pins = <
 				MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x1b0b0 /* PCIE_RST_B */
-				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20	0x1b0b0 /* PCIE_WAKE_B */
+				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20	0x1F0B0 /* PCIE_WAKE_B */
 			>;
 		};
 
 		pinctrl_pwm1: pwm1grp {
 			fsl,pins = <
-				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10     0x80000000 /* SMARC LCD_BKLT_EN */
+				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10     	0x1A8B0 /* SMARC LCD_BKLT_EN */
 				MX6QDL_PAD_GPIO_9__PWM1_OUT		0x1b0b1 /* SMARC LCD_BKLT_PWM */
 				MX6QDL_PAD_EIM_D31__GPIO3_IO31	     0x80000000
 			>;
@@ -1182,9 +1182,9 @@
 				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17059
 				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17059
 				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17059
-				//MX6QDL_PAD_GPIO_4__SD2_CD_B	     0x80000000 /* controller internal CD doesn't work */
-				MX6QDL_PAD_GPIO_4__GPIO1_IO04	     0x80000000 /* SD2_CD_B: mux as GPIO instead */
-				MX6QDL_PAD_GPIO_2__SD2_WP	     0x80000000
+				MX6QDL_PAD_GPIO_4__SD2_CD_B	   	0x1F070 /* controller internal CD doesn't work */
+				/*MX6QDL_PAD_GPIO_4__GPIO1_IO04		0x1F070*/ /* SD2_CD_B: mux as GPIO instead */
+				MX6QDL_PAD_GPIO_2__SD2_WP	     	0x1F070
 			>;
 		};
 
-- 
2.17.1

