Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 23 16:35:14 2024
| Host         : LAPTOP-SERN8P89 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alu_top_control_sets_placed.rpt
| Design       : alu_top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              53 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              19 |            6 |
| Yes          | Yes                   | No                     |              40 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------------------------------------------------------------------+----------------------------+------------------+----------------+--------------+
|   Clock Signal   |                                              Enable Signal                                             |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------------------------------------------------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_i_IBUF_BUFG |                                                                                                        |                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG | u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | u_uart_top/u_uart_rx/rst_n |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_uart_top/u_uart_tx/sampleData                                                                        | u_uart_top/u_uart_rx/rst_n |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]         | u_uart_top/u_uart_rx/rst_n |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | u_uart_top/u_uart_rx/reg_bit_count_next                                                                | u_uart_top/u_uart_rx/rst_n |                4 |             11 |         2.75 |
|  clk_i_IBUF_BUFG | u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | u_uart_top/u_uart_rx/rst_n |                4 |             12 |         3.00 |
|  clk_i_IBUF_BUFG | u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | u_uart_top/u_uart_rx/rst_n |                3 |             12 |         4.00 |
|  clk_i_IBUF_BUFG |                                                                                                        | u_uart_top/u_uart_rx/rst_n |               19 |             53 |         2.79 |
+------------------+--------------------------------------------------------------------------------------------------------+----------------------------+------------------+----------------+--------------+


