// Seed: 1293414432
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output tri1 id_5,
    output wor id_6,
    input tri id_7,
    output uwire id_8,
    input tri id_9,
    input supply0 id_10,
    input tri0 id_11,
    input supply1 id_12
);
  wire id_14, id_15;
  wire id_16;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    input wire id_4,
    input wor id_5,
    input wor id_6,
    output supply0 id_7,
    input tri0 id_8,
    input tri0 id_9
);
  assign id_0 = 1;
  wire id_11;
  module_0(
      id_2, id_3, id_1, id_9, id_9, id_0, id_0, id_8, id_0, id_6, id_3, id_8, id_6
  );
  assign id_0 = 1;
  wire id_12;
endmodule
