module clock_gating (
 input clk_in,
 input enable,
 output clk_out
);
 reg latch1, latch2;
 always @(posedge clk_in) begin
 latch1 <= enable;
 end
 always @(negedge clk_in) begin
 latch2 <= latch1;
 end
 assign clk_out = clk_in & latch2;
endmodule
