--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
config_2.twr -v 30 -l 30 config_2_routed.ncd config_2.pcf

Design file:              config_2_routed.ncd
Physical constraint file: config_2.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2625 paths analyzed, 222 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.105ns.
--------------------------------------------------------------------------------
Slack:                  0.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/current_state_FSM_FFd2 (FF)
  Destination:          i_black_box/activa_dinamico_out (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.054ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (1.626 - 1.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/current_state_FSM_FFd2 to i_black_box/activa_dinamico_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X86Y70.BQ      Tcko                  0.337   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/current_state_FSM_FFd2
    SLICE_X89Y45.A4      net (fanout=2)        1.455   i_FSM_estatico/current_state_FSM_FFd2
    SLICE_X89Y45.A       Tilo                  0.068   activa_dinamico
                                                       i_FSM_estatico/activa_dinamico1
    SLICE_X103Y11.A6     net (fanout=1)        1.983   activa_dinamico
    SLICE_X103Y11.A      Tilo                  0.068   i_black_box/activa_led_e_PROXY
                                                       i_black_box/activa_dinamico_PROXY
                                                       (i_black_box.activa_dinamico)
    SLICE_X102Y11.AX     net (fanout=1)        0.128   i_black_box/activa_dinamico
    SLICE_X102Y11.CLK    Tdick                 0.015   i_black_box/activa_dinamico_out
                                                       i_black_box/activa_dinamico_out
    -------------------------------------------------  ---------------------------
    Total                                      4.054ns (0.488ns logic, 3.566ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  1.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/current_state_FSM_FFd1 (FF)
  Destination:          i_black_box/activa_dinamico_out (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (1.626 - 1.634)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/current_state_FSM_FFd1 to i_black_box/activa_dinamico_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X87Y64.BQ      Tcko                  0.337   i_FSM_estatico/current_state_FSM_FFd1
                                                       i_FSM_estatico/current_state_FSM_FFd1
    SLICE_X89Y45.A5      net (fanout=11)       1.178   i_FSM_estatico/current_state_FSM_FFd1
    SLICE_X89Y45.A       Tilo                  0.068   activa_dinamico
                                                       i_FSM_estatico/activa_dinamico1
    SLICE_X103Y11.A6     net (fanout=1)        1.983   activa_dinamico
    SLICE_X103Y11.A      Tilo                  0.068   i_black_box/activa_led_e_PROXY
                                                       i_black_box/activa_dinamico_PROXY
                                                       (i_black_box.activa_dinamico)
    SLICE_X102Y11.AX     net (fanout=1)        0.128   i_black_box/activa_dinamico
    SLICE_X102Y11.CLK    Tdick                 0.015   i_black_box/activa_dinamico_out
                                                       i_black_box/activa_dinamico_out
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (0.488ns logic, 3.289ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  1.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_10 (FF)
  Destination:          i_FSM_estatico/csm_timer_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_10 to i_FSM_estatico/csm_timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y74.DQ      Tcko                  0.381   i_FSM_estatico/csm_timer[10]
                                                       i_FSM_estatico/csm_timer_10
    SLICE_X85Y68.A4      net (fanout=2)        0.663   i_FSM_estatico/csm_timer[10]
    SLICE_X85Y68.A       Tilo                  0.068   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X86Y70.A2      net (fanout=1)        0.752   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X86Y70.A       Tilo                  0.068   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X86Y70.B3      net (fanout=14)       0.366   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X86Y70.BMUX    Tilo                  0.186   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X85Y73.SR      net (fanout=4)        0.486   i_FSM_estatico/csm_to_s1_0
    SLICE_X85Y73.CLK     Tsrck                 0.513   i_FSM_estatico/csm_timer[22]
                                                       i_FSM_estatico/csm_timer_22
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (1.216ns logic, 2.267ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  1.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_10 (FF)
  Destination:          i_FSM_estatico/csm_timer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.478ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_10 to i_FSM_estatico/csm_timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y74.DQ      Tcko                  0.381   i_FSM_estatico/csm_timer[10]
                                                       i_FSM_estatico/csm_timer_10
    SLICE_X85Y68.A4      net (fanout=2)        0.663   i_FSM_estatico/csm_timer[10]
    SLICE_X85Y68.A       Tilo                  0.068   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X86Y70.A2      net (fanout=1)        0.752   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X86Y70.A       Tilo                  0.068   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X86Y70.B3      net (fanout=14)       0.366   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X86Y70.BMUX    Tilo                  0.186   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X85Y73.SR      net (fanout=4)        0.486   i_FSM_estatico/csm_to_s1_0
    SLICE_X85Y73.CLK     Tsrck                 0.508   i_FSM_estatico/csm_timer[22]
                                                       i_FSM_estatico/csm_timer_20
    -------------------------------------------------  ---------------------------
    Total                                      3.478ns (1.211ns logic, 2.267ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  1.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_black_box/i_FSM_dinamico_iz_slow/csm_timer_4 (FF)
  Destination:          i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (1.009 - 1.071)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_black_box/i_FSM_dinamico_iz_slow/csm_timer_4 to i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y7.AQ      Tcko                  0.337   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[4]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_4
    SLICE_X103Y6.A1      net (fanout=2)        0.583   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[4]
    SLICE_X103Y6.A       Tilo                  0.068   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout[24]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>1
    SLICE_X100Y11.B5     net (fanout=1)        0.589   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout[24]
    SLICE_X100Y11.BMUX   Tilo                  0.205   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>5
    SLICE_X100Y11.C5     net (fanout=26)       0.357   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X100Y11.CMUX   Tilo                  0.198   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_01
    SLICE_X101Y6.SR      net (fanout=3)        0.587   i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_0
    SLICE_X101Y6.CLK     Tsrck                 0.513   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[10]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.321ns logic, 2.116ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  1.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_black_box/i_FSM_dinamico_iz_slow/csm_timer_0 (FF)
  Destination:          i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (1.009 - 1.071)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_black_box/i_FSM_dinamico_iz_slow/csm_timer_0 to i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y6.AQ      Tcko                  0.381   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[3]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_0
    SLICE_X103Y6.A4      net (fanout=2)        0.539   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[0]
    SLICE_X103Y6.A       Tilo                  0.068   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout[24]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>1
    SLICE_X100Y11.B5     net (fanout=1)        0.589   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout[24]
    SLICE_X100Y11.BMUX   Tilo                  0.205   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>5
    SLICE_X100Y11.C5     net (fanout=26)       0.357   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X100Y11.CMUX   Tilo                  0.198   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_01
    SLICE_X101Y6.SR      net (fanout=3)        0.587   i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_0
    SLICE_X101Y6.CLK     Tsrck                 0.513   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[10]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.365ns logic, 2.072ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  1.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_black_box/i_FSM_dinamico_iz_slow/csm_timer_18 (FF)
  Destination:          i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.093 - 0.109)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_black_box/i_FSM_dinamico_iz_slow/csm_timer_18 to i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y11.AQ     Tcko                  0.337   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[21]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_18
    SLICE_X101Y10.A1     net (fanout=2)        0.595   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[18]
    SLICE_X101Y10.A      Tilo                  0.068   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[24]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>4
    SLICE_X100Y11.B1     net (fanout=1)        0.597   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>3
    SLICE_X100Y11.BMUX   Tilo                  0.205   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>5
    SLICE_X100Y11.C5     net (fanout=26)       0.357   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X100Y11.CMUX   Tilo                  0.198   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_01
    SLICE_X101Y6.SR      net (fanout=3)        0.587   i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_0
    SLICE_X101Y6.CLK     Tsrck                 0.513   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[10]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (1.321ns logic, 2.136ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_11 (FF)
  Destination:          i_FSM_estatico/csm_timer_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.093 - 0.113)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_11 to i_FSM_estatico/csm_timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y71.DMUX    Tshcko                0.422   i_FSM_estatico/csm_timer[12]
                                                       i_FSM_estatico/csm_timer_11
    SLICE_X85Y68.A3      net (fanout=2)        0.589   i_FSM_estatico/csm_timer[11]
    SLICE_X85Y68.A       Tilo                  0.068   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X86Y70.A2      net (fanout=1)        0.752   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X86Y70.A       Tilo                  0.068   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X86Y70.B3      net (fanout=14)       0.366   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X86Y70.BMUX    Tilo                  0.186   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X85Y73.SR      net (fanout=4)        0.486   i_FSM_estatico/csm_to_s1_0
    SLICE_X85Y73.CLK     Tsrck                 0.513   i_FSM_estatico/csm_timer[22]
                                                       i_FSM_estatico/csm_timer_22
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (1.257ns logic, 2.193ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  1.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_11 (FF)
  Destination:          i_FSM_estatico/csm_timer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.445ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.093 - 0.113)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_11 to i_FSM_estatico/csm_timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y71.DMUX    Tshcko                0.422   i_FSM_estatico/csm_timer[12]
                                                       i_FSM_estatico/csm_timer_11
    SLICE_X85Y68.A3      net (fanout=2)        0.589   i_FSM_estatico/csm_timer[11]
    SLICE_X85Y68.A       Tilo                  0.068   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X86Y70.A2      net (fanout=1)        0.752   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X86Y70.A       Tilo                  0.068   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X86Y70.B3      net (fanout=14)       0.366   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X86Y70.BMUX    Tilo                  0.186   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X85Y73.SR      net (fanout=4)        0.486   i_FSM_estatico/csm_to_s1_0
    SLICE_X85Y73.CLK     Tsrck                 0.508   i_FSM_estatico/csm_timer[22]
                                                       i_FSM_estatico/csm_timer_20
    -------------------------------------------------  ---------------------------
    Total                                      3.445ns (1.252ns logic, 2.193ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  1.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_8 (FF)
  Destination:          i_FSM_estatico/csm_timer_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.445ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.093 - 0.111)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_8 to i_FSM_estatico/csm_timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y69.DMUX    Tshcko                0.422   i_FSM_estatico/csm_timer[5]
                                                       i_FSM_estatico/csm_timer_8
    SLICE_X85Y68.A2      net (fanout=2)        0.584   i_FSM_estatico/csm_timer[8]
    SLICE_X85Y68.A       Tilo                  0.068   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X86Y70.A2      net (fanout=1)        0.752   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X86Y70.A       Tilo                  0.068   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X86Y70.B3      net (fanout=14)       0.366   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X86Y70.BMUX    Tilo                  0.186   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X85Y73.SR      net (fanout=4)        0.486   i_FSM_estatico/csm_to_s1_0
    SLICE_X85Y73.CLK     Tsrck                 0.513   i_FSM_estatico/csm_timer[22]
                                                       i_FSM_estatico/csm_timer_22
    -------------------------------------------------  ---------------------------
    Total                                      3.445ns (1.257ns logic, 2.188ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  1.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_black_box/i_FSM_dinamico_iz_slow/csm_timer_19 (FF)
  Destination:          i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.446ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.093 - 0.109)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_black_box/i_FSM_dinamico_iz_slow/csm_timer_19 to i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y11.BQ     Tcko                  0.337   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[21]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_19
    SLICE_X101Y10.A2     net (fanout=2)        0.584   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[19]
    SLICE_X101Y10.A      Tilo                  0.068   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[24]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>4
    SLICE_X100Y11.B1     net (fanout=1)        0.597   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>3
    SLICE_X100Y11.BMUX   Tilo                  0.205   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>5
    SLICE_X100Y11.C5     net (fanout=26)       0.357   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X100Y11.CMUX   Tilo                  0.198   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_01
    SLICE_X101Y6.SR      net (fanout=3)        0.587   i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_0
    SLICE_X101Y6.CLK     Tsrck                 0.513   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[10]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    -------------------------------------------------  ---------------------------
    Total                                      3.446ns (1.321ns logic, 2.125ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_black_box/i_FSM_dinamico_iz_slow/csm_timer_15 (FF)
  Destination:          i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.442ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.093 - 0.112)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_black_box/i_FSM_dinamico_iz_slow/csm_timer_15 to i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y9.CQ      Tcko                  0.337   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[17]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_15
    SLICE_X103Y9.B2      net (fanout=2)        0.600   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[15]
    SLICE_X103Y9.B       Tilo                  0.068   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[16]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>3
    SLICE_X100Y11.B3     net (fanout=1)        0.584   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>2
    SLICE_X100Y11.BMUX   Tilo                  0.198   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>5
    SLICE_X100Y11.C5     net (fanout=26)       0.357   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X100Y11.CMUX   Tilo                  0.198   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_01
    SLICE_X101Y6.SR      net (fanout=3)        0.587   i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_0
    SLICE_X101Y6.CLK     Tsrck                 0.513   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[10]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (1.314ns logic, 2.128ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  1.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_0 (FF)
  Destination:          i_FSM_estatico/csm_timer_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.440ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.093 - 0.111)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_0 to i_FSM_estatico/csm_timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y69.AQ      Tcko                  0.337   i_FSM_estatico/csm_timer[5]
                                                       i_FSM_estatico/csm_timer_0
    SLICE_X87Y69.A2      net (fanout=2)        0.719   i_FSM_estatico/csm_timer[0]
    SLICE_X87Y69.A       Tilo                  0.068   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout[25]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X86Y70.A1      net (fanout=1)        0.697   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout[25]
    SLICE_X86Y70.A       Tilo                  0.068   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X86Y70.B3      net (fanout=14)       0.366   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X86Y70.BMUX    Tilo                  0.186   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X85Y73.SR      net (fanout=4)        0.486   i_FSM_estatico/csm_to_s1_0
    SLICE_X85Y73.CLK     Tsrck                 0.513   i_FSM_estatico/csm_timer[22]
                                                       i_FSM_estatico/csm_timer_22
    -------------------------------------------------  ---------------------------
    Total                                      3.440ns (1.172ns logic, 2.268ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  1.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_8 (FF)
  Destination:          i_FSM_estatico/csm_timer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.440ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.093 - 0.111)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_8 to i_FSM_estatico/csm_timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y69.DMUX    Tshcko                0.422   i_FSM_estatico/csm_timer[5]
                                                       i_FSM_estatico/csm_timer_8
    SLICE_X85Y68.A2      net (fanout=2)        0.584   i_FSM_estatico/csm_timer[8]
    SLICE_X85Y68.A       Tilo                  0.068   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X86Y70.A2      net (fanout=1)        0.752   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X86Y70.A       Tilo                  0.068   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X86Y70.B3      net (fanout=14)       0.366   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X86Y70.BMUX    Tilo                  0.186   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X85Y73.SR      net (fanout=4)        0.486   i_FSM_estatico/csm_to_s1_0
    SLICE_X85Y73.CLK     Tsrck                 0.508   i_FSM_estatico/csm_timer[22]
                                                       i_FSM_estatico/csm_timer_20
    -------------------------------------------------  ---------------------------
    Total                                      3.440ns (1.252ns logic, 2.188ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  1.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_0 (FF)
  Destination:          i_FSM_estatico/csm_timer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.435ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.093 - 0.111)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_0 to i_FSM_estatico/csm_timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y69.AQ      Tcko                  0.337   i_FSM_estatico/csm_timer[5]
                                                       i_FSM_estatico/csm_timer_0
    SLICE_X87Y69.A2      net (fanout=2)        0.719   i_FSM_estatico/csm_timer[0]
    SLICE_X87Y69.A       Tilo                  0.068   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout[25]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X86Y70.A1      net (fanout=1)        0.697   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout[25]
    SLICE_X86Y70.A       Tilo                  0.068   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X86Y70.B3      net (fanout=14)       0.366   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X86Y70.BMUX    Tilo                  0.186   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X85Y73.SR      net (fanout=4)        0.486   i_FSM_estatico/csm_to_s1_0
    SLICE_X85Y73.CLK     Tsrck                 0.508   i_FSM_estatico/csm_timer[22]
                                                       i_FSM_estatico/csm_timer_20
    -------------------------------------------------  ---------------------------
    Total                                      3.435ns (1.167ns logic, 2.268ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  1.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_black_box/i_FSM_dinamico_iz_slow/csm_timer_14 (FF)
  Destination:          i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.431ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.093 - 0.113)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_black_box/i_FSM_dinamico_iz_slow/csm_timer_14 to i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y8.DQ      Tcko                  0.337   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[14]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_14
    SLICE_X103Y9.B1      net (fanout=2)        0.589   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[14]
    SLICE_X103Y9.B       Tilo                  0.068   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[16]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>3
    SLICE_X100Y11.B3     net (fanout=1)        0.584   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>2
    SLICE_X100Y11.BMUX   Tilo                  0.198   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>5
    SLICE_X100Y11.C5     net (fanout=26)       0.357   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X100Y11.CMUX   Tilo                  0.198   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_01
    SLICE_X101Y6.SR      net (fanout=3)        0.587   i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_0
    SLICE_X101Y6.CLK     Tsrck                 0.513   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[10]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (1.314ns logic, 2.117ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  1.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_black_box/i_FSM_dinamico_iz_slow/csm_timer_1 (FF)
  Destination:          i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.368ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (1.009 - 1.071)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_black_box/i_FSM_dinamico_iz_slow/csm_timer_1 to i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y6.BQ      Tcko                  0.381   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[3]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_1
    SLICE_X103Y6.A2      net (fanout=2)        0.470   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[1]
    SLICE_X103Y6.A       Tilo                  0.068   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout[24]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>1
    SLICE_X100Y11.B5     net (fanout=1)        0.589   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout[24]
    SLICE_X100Y11.BMUX   Tilo                  0.205   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>5
    SLICE_X100Y11.C5     net (fanout=26)       0.357   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X100Y11.CMUX   Tilo                  0.198   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_01
    SLICE_X101Y6.SR      net (fanout=3)        0.587   i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_0
    SLICE_X101Y6.CLK     Tsrck                 0.513   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[10]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.365ns logic, 2.003ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  1.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_10 (FF)
  Destination:          i_FSM_estatico/csm_timer_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (1.036 - 1.100)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_10 to i_FSM_estatico/csm_timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y74.DQ      Tcko                  0.381   i_FSM_estatico/csm_timer[10]
                                                       i_FSM_estatico/csm_timer_10
    SLICE_X85Y68.A4      net (fanout=2)        0.663   i_FSM_estatico/csm_timer[10]
    SLICE_X85Y68.A       Tilo                  0.068   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X86Y70.A2      net (fanout=1)        0.752   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X86Y70.A       Tilo                  0.068   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X86Y70.B3      net (fanout=14)       0.366   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X86Y70.BMUX    Tilo                  0.186   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X86Y71.SR      net (fanout=4)        0.365   i_FSM_estatico/csm_to_s1_0
    SLICE_X86Y71.CLK     Tsrck                 0.513   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_16
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (1.216ns logic, 2.146ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_black_box/i_FSM_dinamico_iz_slow/csm_timer_22 (FF)
  Destination:          i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.407ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.093 - 0.111)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_black_box/i_FSM_dinamico_iz_slow/csm_timer_22 to i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y10.BQ     Tcko                  0.337   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[24]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_22
    SLICE_X101Y10.A5     net (fanout=2)        0.545   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[22]
    SLICE_X101Y10.A      Tilo                  0.068   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[24]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>4
    SLICE_X100Y11.B1     net (fanout=1)        0.597   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>3
    SLICE_X100Y11.BMUX   Tilo                  0.205   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>5
    SLICE_X100Y11.C5     net (fanout=26)       0.357   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X100Y11.CMUX   Tilo                  0.198   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_01
    SLICE_X101Y6.SR      net (fanout=3)        0.587   i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_0
    SLICE_X101Y6.CLK     Tsrck                 0.513   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[10]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (1.321ns logic, 2.086ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  1.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_10 (FF)
  Destination:          i_FSM_estatico/csm_timer_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.357ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (1.036 - 1.100)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_10 to i_FSM_estatico/csm_timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y74.DQ      Tcko                  0.381   i_FSM_estatico/csm_timer[10]
                                                       i_FSM_estatico/csm_timer_10
    SLICE_X85Y68.A4      net (fanout=2)        0.663   i_FSM_estatico/csm_timer[10]
    SLICE_X85Y68.A       Tilo                  0.068   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X86Y70.A2      net (fanout=1)        0.752   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X86Y70.A       Tilo                  0.068   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X86Y70.B3      net (fanout=14)       0.366   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X86Y70.BMUX    Tilo                  0.186   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X86Y71.SR      net (fanout=4)        0.365   i_FSM_estatico/csm_to_s1_0
    SLICE_X86Y71.CLK     Tsrck                 0.508   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_14
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (1.211ns logic, 2.146ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  1.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_black_box/i_FSM_dinamico_iz_slow/csm_timer_11 (FF)
  Destination:          i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.396ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.093 - 0.113)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_black_box/i_FSM_dinamico_iz_slow/csm_timer_11 to i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y8.AQ      Tcko                  0.337   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[14]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_11
    SLICE_X101Y6.B1      net (fanout=2)        0.592   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[11]
    SLICE_X101Y6.B       Tilo                  0.068   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[10]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>2
    SLICE_X100Y11.B4     net (fanout=1)        0.543   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>1
    SLICE_X100Y11.BMUX   Tilo                  0.201   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>5
    SLICE_X100Y11.C5     net (fanout=26)       0.357   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X100Y11.CMUX   Tilo                  0.198   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_01
    SLICE_X101Y6.SR      net (fanout=3)        0.587   i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_0
    SLICE_X101Y6.CLK     Tsrck                 0.513   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[10]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    -------------------------------------------------  ---------------------------
    Total                                      3.396ns (1.317ns logic, 2.079ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  1.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_4 (FF)
  Destination:          i_FSM_estatico/csm_timer_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.093 - 0.111)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_4 to i_FSM_estatico/csm_timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y69.CMUX    Tshcko                0.420   i_FSM_estatico/csm_timer[5]
                                                       i_FSM_estatico/csm_timer_4
    SLICE_X87Y69.A1      net (fanout=2)        0.591   i_FSM_estatico/csm_timer[4]
    SLICE_X87Y69.A       Tilo                  0.068   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout[25]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X86Y70.A1      net (fanout=1)        0.697   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout[25]
    SLICE_X86Y70.A       Tilo                  0.068   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X86Y70.B3      net (fanout=14)       0.366   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X86Y70.BMUX    Tilo                  0.186   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X85Y73.SR      net (fanout=4)        0.486   i_FSM_estatico/csm_to_s1_0
    SLICE_X85Y73.CLK     Tsrck                 0.513   i_FSM_estatico/csm_timer[22]
                                                       i_FSM_estatico/csm_timer_22
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (1.255ns logic, 2.140ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  1.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_4 (FF)
  Destination:          i_FSM_estatico/csm_timer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.390ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.093 - 0.111)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_4 to i_FSM_estatico/csm_timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y69.CMUX    Tshcko                0.420   i_FSM_estatico/csm_timer[5]
                                                       i_FSM_estatico/csm_timer_4
    SLICE_X87Y69.A1      net (fanout=2)        0.591   i_FSM_estatico/csm_timer[4]
    SLICE_X87Y69.A       Tilo                  0.068   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout[25]
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X86Y70.A1      net (fanout=1)        0.697   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout[25]
    SLICE_X86Y70.A       Tilo                  0.068   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X86Y70.B3      net (fanout=14)       0.366   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X86Y70.BMUX    Tilo                  0.186   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X85Y73.SR      net (fanout=4)        0.486   i_FSM_estatico/csm_to_s1_0
    SLICE_X85Y73.CLK     Tsrck                 0.508   i_FSM_estatico/csm_timer[22]
                                                       i_FSM_estatico/csm_timer_20
    -------------------------------------------------  ---------------------------
    Total                                      3.390ns (1.250ns logic, 2.140ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  1.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_10 (FF)
  Destination:          i_FSM_estatico/csm_timer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.380ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.092 - 0.115)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_10 to i_FSM_estatico/csm_timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y74.DQ      Tcko                  0.381   i_FSM_estatico/csm_timer[10]
                                                       i_FSM_estatico/csm_timer_10
    SLICE_X85Y68.A4      net (fanout=2)        0.663   i_FSM_estatico/csm_timer[10]
    SLICE_X85Y68.A       Tilo                  0.068   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X86Y70.A2      net (fanout=1)        0.752   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X86Y70.A       Tilo                  0.068   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X86Y70.B3      net (fanout=14)       0.366   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X86Y70.BMUX    Tilo                  0.186   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X85Y71.SR      net (fanout=4)        0.383   i_FSM_estatico/csm_to_s1_0
    SLICE_X85Y71.CLK     Tsrck                 0.513   i_FSM_estatico/csm_timer[12]
                                                       i_FSM_estatico/csm_timer_12
    -------------------------------------------------  ---------------------------
    Total                                      3.380ns (1.216ns logic, 2.164ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  1.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_10 (FF)
  Destination:          i_FSM_estatico/csm_timer_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.375ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.092 - 0.115)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_10 to i_FSM_estatico/csm_timer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y74.DQ      Tcko                  0.381   i_FSM_estatico/csm_timer[10]
                                                       i_FSM_estatico/csm_timer_10
    SLICE_X85Y68.A4      net (fanout=2)        0.663   i_FSM_estatico/csm_timer[10]
    SLICE_X85Y68.A       Tilo                  0.068   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X86Y70.A2      net (fanout=1)        0.752   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X86Y70.A       Tilo                  0.068   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X86Y70.B3      net (fanout=14)       0.366   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X86Y70.BMUX    Tilo                  0.186   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X85Y71.SR      net (fanout=4)        0.383   i_FSM_estatico/csm_to_s1_0
    SLICE_X85Y71.CLK     Tsrck                 0.508   i_FSM_estatico/csm_timer[12]
                                                       i_FSM_estatico/csm_timer_11
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (1.211ns logic, 2.164ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  1.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10 (FF)
  Destination:          i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10 to i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y6.AQ      Tcko                  0.337   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[10]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    SLICE_X101Y6.B2      net (fanout=2)        0.591   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[10]
    SLICE_X101Y6.B       Tilo                  0.068   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[10]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>2
    SLICE_X100Y11.B4     net (fanout=1)        0.543   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>1
    SLICE_X100Y11.BMUX   Tilo                  0.201   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>5
    SLICE_X100Y11.C5     net (fanout=26)       0.357   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X100Y11.CMUX   Tilo                  0.198   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_01
    SLICE_X101Y6.SR      net (fanout=3)        0.587   i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_0
    SLICE_X101Y6.CLK     Tsrck                 0.513   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[10]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (1.317ns logic, 2.078ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  1.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_11 (FF)
  Destination:          i_FSM_estatico/csm_timer_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.329ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (1.036 - 1.098)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_11 to i_FSM_estatico/csm_timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y71.DMUX    Tshcko                0.422   i_FSM_estatico/csm_timer[12]
                                                       i_FSM_estatico/csm_timer_11
    SLICE_X85Y68.A3      net (fanout=2)        0.589   i_FSM_estatico/csm_timer[11]
    SLICE_X85Y68.A       Tilo                  0.068   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X86Y70.A2      net (fanout=1)        0.752   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X86Y70.A       Tilo                  0.068   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X86Y70.B3      net (fanout=14)       0.366   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X86Y70.BMUX    Tilo                  0.186   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X86Y71.SR      net (fanout=4)        0.365   i_FSM_estatico/csm_to_s1_0
    SLICE_X86Y71.CLK     Tsrck                 0.513   i_FSM_estatico/csm_timer[16]
                                                       i_FSM_estatico/csm_timer_16
    -------------------------------------------------  ---------------------------
    Total                                      3.329ns (1.257ns logic, 2.072ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  1.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_black_box/i_FSM_dinamico_iz_slow/csm_timer_5 (FF)
  Destination:          i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.374ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.093 - 0.109)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_black_box/i_FSM_dinamico_iz_slow/csm_timer_5 to i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y11.DMUX   Tshcko                0.465   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_5
    SLICE_X103Y6.A6      net (fanout=2)        0.392   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[5]
    SLICE_X103Y6.A       Tilo                  0.068   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout[24]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>1
    SLICE_X100Y11.B5     net (fanout=1)        0.589   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout[24]
    SLICE_X100Y11.BMUX   Tilo                  0.205   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout<24>5
    SLICE_X100Y11.C5     net (fanout=26)       0.357   i_black_box/i_FSM_dinamico_iz_slow/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X100Y11.CMUX   Tilo                  0.198   i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_01
    SLICE_X101Y6.SR      net (fanout=3)        0.587   i_black_box/i_FSM_dinamico_iz_slow/csm_to_s2_0
    SLICE_X101Y6.CLK     Tsrck                 0.513   i_black_box/i_FSM_dinamico_iz_slow/csm_timer[10]
                                                       i_black_box/i_FSM_dinamico_iz_slow/csm_timer_10
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (1.449ns logic, 1.925ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  1.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_10 (FF)
  Destination:          i_FSM_estatico/csm_timer_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.091 - 0.115)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_10 to i_FSM_estatico/csm_timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y74.DQ      Tcko                  0.381   i_FSM_estatico/csm_timer[10]
                                                       i_FSM_estatico/csm_timer_10
    SLICE_X85Y68.A4      net (fanout=2)        0.663   i_FSM_estatico/csm_timer[10]
    SLICE_X85Y68.A       Tilo                  0.068   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X86Y70.A2      net (fanout=1)        0.752   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X86Y70.A       Tilo                  0.068   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X86Y70.B3      net (fanout=14)       0.366   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X86Y70.BMUX    Tilo                  0.186   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X85Y70.SR      net (fanout=4)        0.369   i_FSM_estatico/csm_to_s1_0
    SLICE_X85Y70.CLK     Tsrck                 0.513   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_9
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.216ns logic, 2.150ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  1.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_FSM_estatico/csm_timer_10 (FF)
  Destination:          i_FSM_estatico/csm_timer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.091 - 0.115)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_FSM_estatico/csm_timer_10 to i_FSM_estatico/csm_timer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y74.DQ      Tcko                  0.381   i_FSM_estatico/csm_timer[10]
                                                       i_FSM_estatico/csm_timer_10
    SLICE_X85Y68.A4      net (fanout=2)        0.663   i_FSM_estatico/csm_timer[10]
    SLICE_X85Y68.A       Tilo                  0.068   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>2
    SLICE_X86Y70.A2      net (fanout=1)        0.752   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>1
    SLICE_X86Y70.A       Tilo                  0.068   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout<25>5
    SLICE_X86Y70.B3      net (fanout=14)       0.366   i_FSM_estatico/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X86Y70.BMUX    Tilo                  0.186   i_FSM_estatico/current_state_FSM_FFd2
                                                       i_FSM_estatico/csm_to_s1_01
    SLICE_X85Y70.SR      net (fanout=4)        0.369   i_FSM_estatico/csm_to_s1_0
    SLICE_X85Y70.CLK     Tsrck                 0.513   i_FSM_estatico/csm_timer[9]
                                                       i_FSM_estatico/csm_timer_7
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.216ns logic, 2.150ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[10]/SR
  Logical resource: i_FSM_estatico/csm_timer_17/SR
  Location pin: SLICE_X84Y74.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[10]/SR
  Logical resource: i_FSM_estatico/csm_timer_13/SR
  Location pin: SLICE_X84Y74.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[18]/SR
  Logical resource: i_FSM_estatico/csm_timer_19/SR
  Location pin: SLICE_X84Y75.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[23]/SR
  Logical resource: i_FSM_estatico/csm_timer_25/SR
  Location pin: SLICE_X84Y76.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[5]/SR
  Logical resource: i_FSM_estatico/csm_timer_1/SR
  Location pin: SLICE_X85Y69.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[5]/SR
  Logical resource: i_FSM_estatico/csm_timer_21/SR
  Location pin: SLICE_X85Y69.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[5]/SR
  Logical resource: i_FSM_estatico/csm_timer_4/SR
  Location pin: SLICE_X85Y69.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[5]/SR
  Logical resource: i_FSM_estatico/csm_timer_8/SR
  Location pin: SLICE_X85Y69.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[9]/SR
  Logical resource: i_FSM_estatico/csm_timer_6/SR
  Location pin: SLICE_X85Y70.SR
  Clock network: i_FSM_estatico/csm_to_s1_0
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[9]/SR
  Logical resource: i_FSM_estatico/csm_timer_24/SR
  Location pin: SLICE_X85Y70.SR
  Clock network: i_FSM_estatico/csm_to_s1_0
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[12]/SR
  Logical resource: i_FSM_estatico/csm_timer_11/SR
  Location pin: SLICE_X85Y71.SR
  Clock network: i_FSM_estatico/csm_to_s1_0
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[22]/SR
  Logical resource: i_FSM_estatico/csm_timer_20/SR
  Location pin: SLICE_X85Y73.SR
  Clock network: i_FSM_estatico/csm_to_s1_0
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_FSM_estatico/csm_timer[16]/SR
  Logical resource: i_FSM_estatico/csm_timer_14/SR
  Location pin: SLICE_X86Y71.SR
  Clock network: i_FSM_estatico/csm_to_s1_0
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: i_black_box/i_FSM_dinamico_iz_slow/current_state_FSM_FFd2/SR
  Logical resource: i_black_box/i_FSM_dinamico_iz_slow/csm_timer_5/SR
  Location pin: SLICE_X100Y11.SR
  Clock network: i_black_box/rst
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: i_FSM_estatico/csm_timer[10]/CLK
  Logical resource: i_FSM_estatico/csm_timer_17/CK
  Location pin: SLICE_X84Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: i_FSM_estatico/csm_timer[10]/CLK
  Logical resource: i_FSM_estatico/csm_timer_17/CK
  Location pin: SLICE_X84Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: i_FSM_estatico/csm_timer[10]/CLK
  Logical resource: i_FSM_estatico/csm_timer_17/CK
  Location pin: SLICE_X84Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: i_FSM_estatico/csm_timer[10]/CLK
  Logical resource: i_FSM_estatico/csm_timer_15/CK
  Location pin: SLICE_X84Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: i_FSM_estatico/csm_timer[10]/CLK
  Logical resource: i_FSM_estatico/csm_timer_15/CK
  Location pin: SLICE_X84Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: i_FSM_estatico/csm_timer[10]/CLK
  Logical resource: i_FSM_estatico/csm_timer_15/CK
  Location pin: SLICE_X84Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: i_FSM_estatico/csm_timer[10]/CLK
  Logical resource: i_FSM_estatico/csm_timer_13/CK
  Location pin: SLICE_X84Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: i_FSM_estatico/csm_timer[10]/CLK
  Logical resource: i_FSM_estatico/csm_timer_13/CK
  Location pin: SLICE_X84Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: i_FSM_estatico/csm_timer[10]/CLK
  Logical resource: i_FSM_estatico/csm_timer_13/CK
  Location pin: SLICE_X84Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: i_FSM_estatico/csm_timer[10]/CLK
  Logical resource: i_FSM_estatico/csm_timer_10/CK
  Location pin: SLICE_X84Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: i_FSM_estatico/csm_timer[10]/CLK
  Logical resource: i_FSM_estatico/csm_timer_10/CK
  Location pin: SLICE_X84Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: i_FSM_estatico/csm_timer[10]/CLK
  Logical resource: i_FSM_estatico/csm_timer_10/CK
  Location pin: SLICE_X84Y74.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: i_FSM_estatico/csm_timer[18]/CLK
  Logical resource: i_FSM_estatico/csm_timer_19/CK
  Location pin: SLICE_X84Y75.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: i_FSM_estatico/csm_timer[18]/CLK
  Logical resource: i_FSM_estatico/csm_timer_19/CK
  Location pin: SLICE_X84Y75.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: i_FSM_estatico/csm_timer[18]/CLK
  Logical resource: i_FSM_estatico/csm_timer_19/CK
  Location pin: SLICE_X84Y75.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.105|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2625 paths, 0 nets, and 337 connections

Design statistics:
   Minimum period:   4.105ns{1}   (Maximum frequency: 243.605MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 07 18:27:20 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 669 MB



