# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity" --include "../../../../project_1.srcs/sim_1/imports/verilog" \
"../../../../project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_clkbuf.v" \
"../../../../project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_clkdiv_by_n.v" \
"../../../../project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_clkgate.v" \
"../../../../project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_mux.v" \
"../../../../project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_reset_sync.v" \
"../../../../project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_sync.v" \
"../../../../project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/rec_ctrl.v" \
"../../../../project_1.srcs/sources_1/imports/units/rec_stim64ch_macro/source/behavioral/verilog/rec_stim64ch_macro.v" \
"../../../../project_1.srcs/sources_1/imports/units/spi_wrap/source/rtl/verilog/spi_custom_logic.v" \
"../../../../project_1.srcs/sources_1/imports/units/spi_master_emulator/source/rtl/verilog/spi_master_emulator.v" \
"../../../../project_1.srcs/sources_1/imports/units/spi_wrap/source/rtl/verilog/spi_slave_common.v" \
"../../../../project_1.srcs/sources_1/imports/units/spi_wrap/source/rtl/verilog/spi_wrap.v" \
"../../../../project_1.srcs/sources_1/imports/units/stim_ctrls_wrap/source/rtl/verilog/stim_ctrl.v" \
"../../../../project_1.srcs/sources_1/imports/units/stim_ctrls_wrap/source/rtl/verilog/stim_ctrls_wrap.v" \
"../../../../project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/w_icons_core.v" \
"../../../../project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/w_icons_mgmt.v" \
"../../../../project_1.srcs/sources_1/imports/units/spi_wrap/source/rtl/verilog/w_icons_rf.v" \
"../../../../project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/w_icons_sync_rst.v" \
"../../../../project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/w_icons_top.v" \
"../../../../project_1.srcs/sim_1/imports/verilog/tb_w_icons_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
