$date
	Sun Oct 23 01:46:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#290191
b11000 !
1"
#290194
b11000 &
b11000 %
1$
#290195
0"
#290198
b1100 &
b1100 %
#290202
b110 &
b110 %
#290206
b11 &
b11 %
#290210
b1010 &
b1010 %
#290214
b101 &
b101 %
#290218
b10000 &
b10000 %
#290222
b1000 &
b1000 %
#290226
b100 &
b100 %
#290230
b10 &
b10 %
#290234
b1 &
b1 %
1#
#290238
b0 &
0#
b0 %
0$
#1337819
b100 !
1"
#1337822
b100 &
b100 %
1$
#1337823
0"
#1337826
b10 &
b10 %
#1337830
b1 &
1#
b1 %
#1337834
b0 &
b0 %
0#
0$
#2312273
b1011 !
1"
#2312274
b1011 &
b1011 %
1$
#2312275
0"
#2312278
b100010 &
b100010 %
#2312282
b10001 &
b10001 %
#2312286
b110100 &
b110100 %
#2312290
b11010 &
b11010 %
#2312294
b1101 &
b1101 %
#2312298
b101000 &
b101000 %
#2312302
b10100 &
b10100 %
#2312306
b1010 &
b1010 %
#2312310
b101 &
b101 %
#2312314
b10000 &
b10000 %
#2312318
b1000 &
b1000 %
#2312322
b100 &
b100 %
#2312326
b10 &
b10 %
#2312330
b1 &
b1 %
1#
#2312334
b0 &
0#
b0 %
0$
#4500012
