****************************************
Report : qor
Design : ORCA_TOP
Version: P-2019.03-SP1-VAL
Date   : Thu Jun 11 11:27:16 2020
****************************************
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49431 nets, 0 global routed, 304 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.088916 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.109027 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Error: Generated clock 'SD_DDR_CLK' has no path from master clock 'SDRAM_CLK'; zero source latency will be used. (GRF-014)
Error: Generated clock 'SD_DDR_CLKn' has no path from master clock 'SDRAM_CLK'; zero source latency will be used. (GRF-014)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49428, routed nets = 304, across physical hierarchy nets = 0, parasitics cached nets = 49428, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 708. (TIM-112)
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'func_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                     29
Critical Path Length:              7.03
Critical Path Slack:               0.01
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'v_PCI_CLK'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              2.30
Critical Path Slack:               1.67
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                     11
Critical Path Length:              2.30
Critical Path Slack:              -0.16
Critical Path Clk Period:          2.40
Total Negative Slack:             -0.47
No. of Violating Paths:              12
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     40
Critical Path Length:              4.65
Critical Path Slack:              -0.14
Critical Path Clk Period:          4.80
Total Negative Slack:             -4.74
No. of Violating Paths:              86
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:              2.55
Critical Path Slack:               0.06
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              3.36
Critical Path Slack:               3.46
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:              1.54
Critical Path Slack:               0.16
Critical Path Clk Period:          2.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              3.34
Critical Path Slack:               0.76
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              3.33
Critical Path Slack:               0.08
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'ate_clk'
----------------------------------------
Levels of Logic:                      5
Critical Path Length:              7.54
Critical Path Slack:               5.81
Critical Path Clk Period:         30.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             63
Hierarchical Port Count:           3028
Leaf Cell Count:                  46443
Buf/Inv Cell Count:                8387
Buf Cell Count:                    3919
Inv Cell Count:                    4468
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         41242
Sequential Cell Count:             5201
Macro Count:                         40
----------------------------------------


Area
----------------------------------------
Combinational Area:           106295.22
Noncombinational Area:         46346.97
Buf/Inv Area:                  18346.15
Total Buffer Area:             11753.40
Total Inverter Area:            6592.75
Macro/Black Box Area:         231744.78
Net Area:                             0
Net XLength:                       0.00
Net YLength:                       0.00
----------------------------------------
Cell Area (netlist):                         384386.97
Cell Area (netlist and physical only):       390253.89
Net Length:                        0.00


Design Rules
----------------------------------------
Total Number of Nets:             49465
Nets with Violations:               300
Max Trans Violations:                64
Max Cap Violations:                 297
----------------------------------------

1
