# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/ip/DCM_100MHz_10MHz" \
"TestBenchMIPSMulticiclo_time_impl.v" \

# Do not sort compile order
nosort
