# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1860 6.4e-05 4096 0.6 3940 272896 72.276 55.6116 5025.37 1675.82 6829.2 6829.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1860 6.4e-05 4096 0.6 3940 272736 72.4443 55.7118 5771.96 1676.13 7576.36 7576.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1860 6.4e-05 4096 0.6 3940 272960 72.2179 55.6954 6020.05 1677.27 7825.35 7825.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1860 6.4e-05 4096 0.6 3940 272640 72.1183 55.6073 5614.4 1676.5 7418.74 7418.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1860 6.4e-05 4096 0.6 3940 272800 72.6326 55.7379 5674.36 1677.37 7480.23 7480.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1860 6.4e-05 4096 0.6 3940 272832 72.2476 55.6741 5801.05 1675.47 7604.56 7604.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1860 6.4e-05 4096 0.6 3940 272640 72.4623 55.7256 5839.09 1674.15 7641.54 7641.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1860 6.4e-05 4096 0.6 3940 272896 72.23 55.6034 5658.51 1675.91 7462.37 7462.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1860 6.4e-05 4096 0.6 3940 271872 72.2347 55.6403 5691.26 1675.08 7494.34 7494.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1860 6.4e-05 4096 0.6 3940 272000 72.4855 55.7158 6060.44 1674.59 7863.35 7863.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1860 6.4e-05 4096 0.6 3940 271360 72.1857 55.5638 7095.74 1672.67 8896.28 8896.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1860 6.4e-05 4096 0.6 3945 272896 72.1743 55.6053 4963.25 1677.5 6768.65 6768.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1860 6.4e-05 4096 0.6 3945 272800 72.5157 55.7187 4996.55 1675.73 6800.63 6800.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1860 6.4e-05 4096 0.6 3945 272832 72.3452 55.662 4987.9 1675.65 6791.68 6791.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1860 6.4e-05 4096 0.6 3945 272608 72.5123 55.7233 5078.06 1676.84 6883.25 6883.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1860 6.4e-05 4096 0.6 3945 272640 72.2555 55.6279 5166.24 1676.06 6970.31 6970.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1860 6.4e-05 4096 0.6 3945 272736 72.407 55.7111 5862.13 1674.71 7665.08 7665.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1860 6.4e-05 4096 0.6 3945 272640 72.2433 55.6954 5724.23 1675.5 7527.79 7527.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1860 6.4e-05 4096 0.6 3945 272640 72.0453 55.6152 6086.02 1675.29 7889.1 7889.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1860 6.4e-05 4096 0.6 3945 272800 72.6139 55.7568 6040.18 1675.9 7844.57 7844.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1860 6.4e-05 4096 0.6 3945 272384 72.2862 55.6761 6085.24 1676.74 7890.05 7890.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1860 6.4e-05 4096 0.6 3945 272160 72.428 55.7339 5998.5 1675.57 7802.35 7802.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1860 6.4e-05 4096 0.6 3945 272384 72.2452 55.6215 5757.99 1675.73 7561.71 7561.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1860 6.4e-05 4096 0.6 3945 271872 72.2503 55.6093 6671.62 1673.17 8472.77 8472.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1860 6.4e-05 4096 0.6 3945 272000 72.4585 55.7081 6734.99 1674.56 8537.83 8537.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1860 6.4e-05 4096 0.6 3945 271360 72.182 55.5645 6134.73 1672.48 7935.08 7935.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1860 6.4e-05 4096 0.6 3940 272896 72.1657 55.6032 4666.58 1677.91 6472.37 6472.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1860 6.4e-05 4096 0.6 3940 272800 72.4557 55.7191 5242.01 1675.31 7045.61 7045.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1860 6.4e-05 4096 0.6 3940 272832 72.2652 55.6763 4885.04 1677.39 6690.48 6690.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1860 6.4e-05 4096 0.6 3940 272608 72.4659 55.7149 4950.6 1675.17 6754.07 6754.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1860 6.4e-05 4096 0.6 3940 272640 72.2549 55.6056 4990.83 1676.8 6795.61 6795.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1860 6.4e-05 4096 0.6 3940 272448 72.4012 55.7153 6124.83 1674.96 7928.03 7928.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1860 6.4e-05 4096 0.6 3940 272448 72.2204 55.6722 4257 1677.05 6062.05 6062.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1860 6.4e-05 4096 0.6 3940 272640 72.2345 55.6861 5931.24 1676.92 7736.2 7736.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1860 6.4e-05 4096 0.6 3940 272640 72.1408 55.6089 4141.84 1675.8 5945.5 5945.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1860 6.4e-05 4096 0.6 3940 272640 72.0744 55.6223 5586.6 1675.05 7389.46 7389.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1860 6.4e-05 4096 0.6 3940 271872 72.2244 55.6216 3957.99 1674.78 5760.72 5760.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1860 6.4e-05 4096 0.6 3940 272800 72.6089 55.758 5797.87 1677.78 7604.13 7604.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1860 6.4e-05 4096 0.6 3940 272000 72.4796 55.7041 4065.71 1674.66 5868.67 5868.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1860 6.4e-05 4096 0.6 3940 272384 72.2565 55.6868 7372.2 1675.3 9175.57 9175.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1860 6.4e-05 4096 0.6 3940 271488 72.1948 55.613 4834.27 1674.92 6637.12 6637.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1860 6.4e-05 4096 0.6 3940 272160 72.3927 55.7319 7075.47 1674.15 8877.86 8877.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1860 6.4e-05 4096 0.6 3940 271680 72.3596 55.6749 4781.5 1676.37 6586.02 6586.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1860 6.4e-05 4096 0.6 3940 272384 72.2384 55.6032 6910.79 1675.91 8714.66 8714.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1860 6.4e-05 4096 0.6 3940 271360 72.1755 55.5663 4620.1 1672.31 6420.28 6420.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1860 6.4e-05 4096 0.6 3940 271872 72.2034 55.6194 6036.34 1675.06 7839.35 7839.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1860 6.4e-05 4096 0.6 3940 271872 72.2435 55.6068 4201.67 1675.98 6005.62 6005.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1860 6.4e-05 4096 0.6 3940 272000 72.4724 55.7204 6192.83 1674.56 7995.71 7995.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1860 6.4e-05 4096 0.6 3940 272000 72.3255 55.6862 4444.23 1677.07 6249.42 6249.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1860 6.4e-05 4096 0.6 3960 272768 72.2459 55.6129 4647.33 1677.65 6452.96 6453.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1860 6.4e-05 4096 0.6 3960 272640 72.4873 55.7281 4889.16 1675.7 6693.2 6693.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1860 6.4e-05 4096 0.6 3960 272640 72.309 55.6831 4818.04 1677.36 6623.51 6623.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1860 6.4e-05 4096 0.6 3960 272256 72.1565 55.5989 3098.48 1675.06 4901.41 4901.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1860 6.4e-05 4096 0.6 3960 272608 72.4276 55.7137 5593.61 1675.03 7396.9 7396.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1860 6.4e-05 4096 0.6 3960 272384 72.2401 55.6826 3509.8 1677.09 5314.94 5315.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1860 6.4e-05 4096 0.6 3960 272640 72.181 55.62 5367.26 1675.56 7170.74 7170.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1860 6.4e-05 4096 0.6 3960 272384 72.2316 55.6032 3523.23 1675.45 5326.63 5326.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1860 6.4e-05 4096 0.6 3960 272448 72.4265 55.7136 5909 1674.5 7711.76 7711.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1860 6.4e-05 4096 0.6 3960 272448 72.2186 55.6685 4138.61 1676.73 5943.34 5943.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1860 6.4e-05 4096 0.6 3960 272640 72.2283 55.698 5636.71 1675.67 7440.43 7440.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1860 6.4e-05 4096 0.6 3960 272640 72.166 55.5956 4017.46 1676.4 5821.74 5821.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1860 6.4e-05 4096 0.6 3960 272256 72.1265 55.606 7163.52 1675.28 8966.66 8966.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1860 6.4e-05 4096 0.6 3960 271872 72.232 55.6157 4626.59 1674.51 6429.08 6429.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1860 6.4e-05 4096 0.6 3960 272400 72.6289 55.7507 7084.88 1676.16 8889.54 8889.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1860 6.4e-05 4096 0.6 3960 272000 72.4853 55.7146 4786.62 1675.7 6590.64 6590.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1860 6.4e-05 4096 0.6 3960 272384 72.236 55.6605 6954.37 1675.48 8757.88 8757.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1860 6.4e-05 4096 0.6 3960 271488 72.2035 55.604 4563.74 1674.94 6366.6 6366.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1860 6.4e-05 4096 0.6 3960 272160 72.3976 55.7413 6700.79 1674.37 8503.42 8503.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1860 6.4e-05 4096 0.6 3960 271680 72.3146 55.676 4314.43 1676.39 6118.92 6119.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1860 6.4e-05 4096 0.6 3960 272384 72.246 55.6052 6414.77 1675.92 8218.68 8218.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1860 6.4e-05 4096 0.6 3960 271360 72.1733 55.5615 4334.83 1672.48 6135.17 6135.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1860 6.4e-05 4096 0.6 3950 272640 72.1986 55.6054 5230.95 1677.64 7036.51 7036.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1860 6.4e-05 4096 0.6 3950 272480 72.5818 55.7548 4694.96 1676.86 6500.28 6500.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1860 6.4e-05 4096 0.6 3950 272320 72.3133 55.6913 3025.59 1675.58 4829.3 4829.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1860 6.4e-05 4096 0.6 3950 272640 72.3152 55.712 5004.94 1675.85 6808.95 6809.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1860 6.4e-05 4096 0.6 3950 272256 72.1571 55.5975 3221.25 1676.48 5025.6 5025.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1860 6.4e-05 4096 0.6 3950 272384 72.4374 55.7101 5367.78 1676.92 7172.96 7173.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1860 6.4e-05 4096 0.6 3950 272384 72.2541 55.6702 3374.2 1677.09 5179.34 5179.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1860 6.4e-05 4096 0.6 3950 272384 72.2513 55.6257 5543.98 1675.09 7347.07 7347.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1860 6.4e-05 4096 0.6 3950 272384 72.2679 55.6155 3652.35 1677.3 5457.65 5457.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1860 6.4e-05 4096 0.6 3950 272448 72.4266 55.7378 5906.89 1675.13 7710.3 7710.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1860 6.4e-05 4096 0.6 3950 272448 72.2311 55.6552 4225.01 1676.92 6029.94 6030.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1860 6.4e-05 4096 0.6 3950 272320 72.2917 55.6975 5735.2 1675.84 7539.14 7539.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1860 6.4e-05 4096 0.6 3950 272000 72.2144 55.6055 4021.36 1676.06 5825.36 5825.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1860 6.4e-05 4096 0.6 3950 272256 72.116 55.61 6982.72 1676.42 8786.99 8787.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1860 6.4e-05 4096 0.6 3950 271872 72.2327 55.6024 4689.27 1673.76 6490.99 6491.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1860 6.4e-05 4096 0.6 3950 272400 72.6395 55.7698 7022.07 1676.24 8826.84 8826.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1860 6.4e-05 4096 0.6 3950 272000 72.4391 55.6987 4702.57 1676.25 6507.07 6507.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1860 6.4e-05 4096 0.6 3950 272384 72.2657 55.6728 6772.36 1675.48 8575.91 8576.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1860 6.4e-05 4096 0.6 3950 271488 72.1757 55.6237 4421.85 1673.68 6223.44 6223.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1860 6.4e-05 4096 0.6 3950 272160 72.4131 55.722 6547.12 1675.52 8350.89 8351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1860 6.4e-05 4096 0.6 3950 271680 72.3359 55.6708 4342.7 1674.75 6145.57 6145.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1860 6.4e-05 4096 0.6 3950 272384 72.2675 55.6173 6279.04 1675.61 8082.65 8082.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1860 6.4e-05 4096 0.6 3950 271360 72.1751 55.5638 4457.74 1671.1 6256.7 6256.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1860 6.4e-05 4096 0.6 3968 272768 72.1613 55.6106 4591.94 1676.54 6396.38 6396.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1860 6.4e-05 4096 0.6 3968 272640 72.2996 55.6006 2950.52 1676.97 4755.51 4755.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1860 6.4e-05 4096 0.6 3968 272640 72.4897 55.7264 4694.24 1675.37 6497.94 6498.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1860 6.4e-05 4096 0.6 3968 272640 72.2889 55.695 3012.08 1675.95 4816.13 4816.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1860 6.4e-05 4096 0.6 3968 272640 72.2821 55.705 5076.88 1675.92 6880.91 6881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1860 6.4e-05 4096 0.6 3968 272256 72.1045 55.6075 3232.84 1676.66 5037.33 5037.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1860 6.4e-05 4096 0.6 3968 272608 72.4511 55.7158 4984.68 1676.4 6789.36 6789.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1860 6.4e-05 4096 0.6 3968 272384 72.2463 55.6757 3181.31 1676.74 4986.08 4986.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1860 6.4e-05 4096 0.6 3968 272160 72.4648 55.7447 2615.57 1674.58 4418.48 4418.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1860 6.4e-05 4096 0.6 3968 272640 72.2126 55.6145 5039.23 1677.17 6844.34 6844.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1860 6.4e-05 4096 0.6 3968 272384 72.2399 55.6032 3382.96 1692.34 5203.27 5203.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1860 6.4e-05 4096 0.6 3968 271872 72.1857 55.6127 2784.88 1675.07 4587.87 4587.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1860 6.4e-05 4096 0.6 3968 272448 72.3869 55.7167 7183.91 1675.2 8987.34 8987.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1860 6.4e-05 4096 0.6 3968 272448 72.2041 55.6605 4587.94 1676.51 6392.44 6392.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1860 6.4e-05 4096 0.6 3968 272160 72.3683 55.7318 3749.57 1674.18 5551.97 5552.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1860 6.4e-05 4096 0.6 3968 272640 72.2165 55.6913 6753.23 1675.93 8557.19 8557.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1860 6.4e-05 4096 0.6 3968 272640 72.1351 55.6012 4555.92 1677.34 6361.12 6361.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1860 6.4e-05 4096 0.6 3968 271680 72.3184 55.6646 3814.04 1674.79 5616.93 5617.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1860 6.4e-05 4096 0.6 3968 272256 72.1131 55.6083 6359.02 1675.35 8162.21 8162.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1860 6.4e-05 4096 0.6 3968 271872 72.2461 55.6188 4129.02 1673.35 5930.34 5930.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1860 6.4e-05 4096 0.6 3968 271872 72.2297 55.6055 3583.37 1677.24 5388.57 5388.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1860 6.4e-05 4096 0.6 3968 272400 72.688 55.7856 6276.02 1675.9 8080.52 8080.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1860 6.4e-05 4096 0.6 3968 272000 72.4685 55.7203 4405.68 1674.59 6208.58 6208.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1860 6.4e-05 4096 0.6 3968 271200 72.825 55.7607 3620.55 1675.32 5424.57 5424.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1860 6.4e-05 4096 0.6 3968 272384 72.278 55.6831 6139.51 1675.72 7943.31 7943.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1860 6.4e-05 4096 0.6 3968 271488 72.1887 55.6039 4269.1 1673.75 6070.76 6070.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1860 6.4e-05 4096 0.6 3968 271488 72.2718 55.6735 3495.89 1675.47 5299.42 5299.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1860 6.4e-05 4096 0.6 3968 272160 72.3984 55.7149 6049.33 1674.17 7851.74 7851.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1860 6.4e-05 4096 0.6 3968 271680 72.3563 55.6749 4263.16 1675.07 6066.39 6066.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1860 6.4e-05 4096 0.6 3968 270720 72.4136 55.686 3545.75 1670.55 5344.52 5344.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1860 6.4e-05 4096 0.6 3968 272384 72.2417 55.6073 6021.41 1677.51 7826.88 7826.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1860 6.4e-05 4096 0.6 3968 271360 72.1715 55.5684 4061.55 1672.49 5861.89 5861.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1860 6.4e-05 4096 0.6 3968 271872 72.1972 55.5831 3724.34 1675.74 5527.97 5528.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1860 6.4e-05 4096 0.6 3960 272640 72.2063 55.5951 4659.58 1675.65 6463.15 6463.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1860 6.4e-05 4096 0.6 3960 272384 72.2774 55.6128 2983.22 1676.75 4787.98 4788.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1860 6.4e-05 4096 0.6 3960 272480 72.4848 55.7404 5317.79 1676.66 7122.8 7122.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1860 6.4e-05 4096 0.6 3960 272320 72.2584 55.6833 3353.71 1675.8 5157.57 5157.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1860 6.4e-05 4096 0.6 3960 272160 72.3983 55.7363 2739.34 1674.22 4541.82 4541.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1860 6.4e-05 4096 0.6 3960 272448 72.3196 55.6827 4876.1 1692.32 6696.54 6696.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1860 6.4e-05 4096 0.6 3960 272256 72.1138 55.5889 3180.58 1691.26 4999.65 4999.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1860 6.4e-05 4096 0.6 3960 271872 72.334 55.6794 2603.51 1676.5 4408.14 4408.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1860 6.4e-05 4096 0.6 3960 272384 72.449 55.7114 6930.69 1675.17 8734.14 8734.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1860 6.4e-05 4096 0.6 3960 272384 72.2406 55.6626 4371.05 1677.08 6176.15 6176.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1860 6.4e-05 4096 0.6 3960 271488 72.5358 55.7384 3541.15 1673.59 5343.13 5343.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1860 6.4e-05 4096 0.6 3960 272384 72.2856 55.616 6462.11 1677.19 8267.32 8267.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1860 6.4e-05 4096 0.6 3960 272384 72.2419 55.6138 4113.74 1676.26 5917.99 5918.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1860 6.4e-05 4096 0.6 3960 271872 72.2126 55.6012 3331.87 1673.68 5133.48 5133.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1860 6.4e-05 4096 0.6 3960 272160 72.4688 55.7207 6630.2 1676.48 8434.98 8435.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1860 6.4e-05 4096 0.6 3960 271872 72.3264 55.6843 4304.68 1676.93 6109.74 6109.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1860 6.4e-05 4096 0.6 3960 271296 72.5432 55.726 3792.93 1674.16 5595.48 5595.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1860 6.4e-05 4096 0.6 3960 271872 72.231 55.5957 3387.28 1677.52 5192.75 5192.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1860 6.4e-05 4096 0.6 3960 272320 72.2772 55.6909 6239.93 1676.69 8044.7 8044.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1860 6.4e-05 4096 0.6 3960 272000 72.2143 55.5991 4257.89 1675.92 6061.75 6061.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1860 6.4e-05 4096 0.6 3960 271680 72.3206 55.679 3554.05 1674.96 5357.12 5357.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1860 6.4e-05 4096 0.6 3960 270080 72.2327 55.5483 3550.26 1671.65 5349.81 5349.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1860 6.4e-05 4096 0.6 3960 272256 72.1384 55.5981 5947.02 1675.03 7749.9 7749.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1860 6.4e-05 4096 0.6 3960 271872 72.228 55.637 4187.25 1673.76 5988.99 5989.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1860 6.4e-05 4096 0.6 3960 271872 72.2229 55.6033 3446.79 1675.61 5250.33 5250.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1860 6.4e-05 4096 0.6 3960 271872 72.2003 55.6005 3228.3 1675.94 5032.16 5032.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1860 6.4e-05 4096 0.6 3960 272400 72.6192 55.7512 6101.9 1675.98 7906.37 7906.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1860 6.4e-05 4096 0.6 3960 272000 72.4905 55.7181 4142.88 1691.02 5962.23 5962.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1860 6.4e-05 4096 0.6 3960 271200 72.8378 55.767 3688.73 1676.54 5494 5494.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1860 6.4e-05 4096 0.6 3960 272000 72.3204 55.6891 3293.13 1677.06 5098.31 5098.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1860 6.4e-05 4096 0.6 3984 272640 72.1401 55.6135 5055.82 1677.29 6860.98 6861.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1860 6.4e-05 4096 0.6 3984 272384 72.2396 55.633 3227.62 1675.61 5031.22 5031.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1860 6.4e-05 4096 0.6 3984 272256 72.12 55.6093 2670.69 1676.44 4474.98 4475.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1860 6.4e-05 4096 0.6 3984 272480 72.5152 55.7343 4886.7 1676.8 6691.88 6691.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1860 6.4e-05 4096 0.6 3984 272320 72.2933 55.6995 3190.97 1676.82 4995.9 4996.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1860 6.4e-05 4096 0.6 3984 272160 72.3924 55.7583 2597.19 1674.12 4399.58 4399.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1860 6.4e-05 4096 0.6 3984 272640 72.2483 55.6728 6769.42 1675.9 8573.37 8573.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1860 6.4e-05 4096 0.6 3984 272256 72.1161 55.606 4258.77 1675.08 6061.7 6061.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1860 6.4e-05 4096 0.6 3984 272448 72.1729 55.7032 3437.21 1676.73 5241.94 5242.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1860 6.4e-05 4096 0.6 3984 271872 72.2017 55.6074 2899.04 1675.14 4702.11 4702.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1860 6.4e-05 4096 0.6 3984 272384 72.438 55.7117 6243.55 1676.59 8048.41 8048.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1860 6.4e-05 4096 0.6 3984 272384 72.2461 55.6729 3955.92 1677.08 5761.03 5761.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1860 6.4e-05 4096 0.6 3984 271488 72.504 55.7447 3240.06 1673.63 5042.05 5042.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1860 6.4e-05 4096 0.6 3984 271488 72.1917 55.624 2921.71 1675.36 4725 4725.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1860 6.4e-05 4096 0.6 3984 272384 72.2301 55.6223 6058.06 1675.65 7861.68 7861.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1860 6.4e-05 4096 0.6 3984 272384 72.2652 55.6385 3908.6 1676.15 5712.77 5712.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1860 6.4e-05 4096 0.6 3984 271872 72.2205 55.5971 3261.93 1673.8 5063.67 5063.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1860 6.4e-05 4096 0.6 3984 271360 72.1454 55.556 2877.01 1672.71 4677.54 4677.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1860 6.4e-05 4096 0.6 3984 272448 72.4185 55.723 6029.39 1675.23 7832.88 7833.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1860 6.4e-05 4096 0.6 3984 272448 72.2173 55.6524 4169.64 1675.55 5973.18 5973.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1860 6.4e-05 4096 0.6 3984 272160 72.3885 55.7407 3506.76 1674.45 5309.46 5309.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1860 6.4e-05 4096 0.6 3984 271872 72.2384 55.6083 3515.67 1677.32 5320.96 5321.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1860 6.4e-05 4096 0.6 3984 272320 72.2944 55.6846 5962.13 1676.75 7766.98 7767.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1860 6.4e-05 4096 0.6 3984 272000 72.2616 55.5944 4231.87 1676.37 6036.21 6036.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1860 6.4e-05 4096 0.6 3984 271680 72.2664 55.6658 3477.71 1676.39 5282.15 5282.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1860 6.4e-05 4096 0.6 3984 270080 72.2298 55.5596 3223.55 1671.64 5023.1 5023.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1860 6.4e-05 4096 0.6 3950 272640 72.1517 55.5957 5256.47 1677.49 7061.82 7061.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1860 6.4e-05 4096 0.6 3950 272384 72.2691 55.6284 3328.18 1675.54 5131.73 5131.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1860 6.4e-05 4096 0.6 3950 272256 72.1333 55.5958 2727.4 1676.26 4531.5 4531.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1860 6.4e-05 4096 0.6 3950 272480 72.5101 55.721 4883.22 1676.65 6688.22 6688.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1860 6.4e-05 4096 0.6 3950 272320 72.2916 55.6908 3129.5 1675.62 4933.22 4933.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1860 6.4e-05 4096 0.6 3950 272160 72.367 55.7117 2599.83 1675.39 4403.4 4403.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1860 6.4e-05 4096 0.6 3950 272000 72.2295 55.595 2241.19 1676.22 4045.35 4045.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1860 6.4e-05 4096 0.6 3950 272640 72.2148 55.6712 6636.6 1677.23 8441.83 8441.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1860 6.4e-05 4096 0.6 3950 272256 72.0992 55.6057 4125.58 1675.33 5928.73 5928.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1860 6.4e-05 4096 0.6 3950 272448 72.1758 55.6575 3365.25 1676.5 5169.7 5169.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1860 6.4e-05 4096 0.6 3950 271872 72.2178 55.6052 2857.61 1673.14 4658.7 4658.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1860 6.4e-05 4096 0.6 3950 272384 72.4369 55.7056 6080.27 1676.75 7885.28 7885.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1860 6.4e-05 4096 0.6 3950 272384 72.2565 55.6688 3867.4 1675.5 5670.94 5671.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1860 6.4e-05 4096 0.6 3950 271488 72.5153 55.7542 3156.09 1673.64 4958.12 4958.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1860 6.4e-05 4096 0.6 3950 271488 72.1756 55.6132 2848.67 1673.72 4650.3 4650.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1860 6.4e-05 4096 0.6 3950 272384 72.2114 55.6265 6014.41 1677.3 7819.68 7819.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1860 6.4e-05 4096 0.6 3950 272384 72.2491 55.6257 3906.42 1677.1 5711.51 5711.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1860 6.4e-05 4096 0.6 3950 271872 72.199 55.6292 3285.96 1675.07 5088.98 5089.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1860 6.4e-05 4096 0.6 3950 271360 72.155 55.593 2919.69 1671.15 4718.69 4718.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1860 6.4e-05 4096 0.6 3950 272448 72.4291 55.7387 6224.81 1674.59 8027.7 8027.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1860 6.4e-05 4096 0.6 3950 272448 72.2155 55.6605 4428.64 1675.1 6231.74 6231.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1860 6.4e-05 4096 0.6 3950 272160 72.3447 55.7326 3636.7 1674.27 5439.17 5439.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1860 6.4e-05 4096 0.6 3950 271872 72.2372 55.6043 3435.84 1677.46 5241.26 5241.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1860 6.4e-05 4096 0.6 3950 270720 72.4034 55.6787 3125.76 1671.74 4925.7 4925.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1860 6.4e-05 4096 0.6 3950 272320 72.2616 55.7114 6011.74 1675.63 7815.45 7815.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1860 6.4e-05 4096 0.6 3950 272000 72.2438 55.6019 4124.3 1676.11 5928.38 5928.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1860 6.4e-05 4096 0.6 3950 271680 72.286 55.6767 3535.44 1676.39 5339.91 5340.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1860 6.4e-05 4096 0.6 3950 270080 72.2464 55.5525 3207.86 1671.47 5007.23 5007.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1860 6.4e-05 4096 0.6 3950 272000 72.3106 55.6909 3117.57 1677.27 4922.96 4923.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1860 6.4e-05 4096 0.6 3960 272384 72.1897 55.6196 4848.11 1676.36 6652.41 6652.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1860 6.4e-05 4096 0.6 3960 272128 72.2914 55.6114 3163.35 1676 4967.37 4967.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1860 6.4e-05 4096 0.6 3960 271872 72.167 55.5887 2546.48 1675.1 4349.44 4349.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1860 6.4e-05 4096 0.6 3960 271872 72.3289 55.6073 2211.98 1677.49 4017.52 4017.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1860 6.4e-05 4096 0.6 3960 272320 72.4562 55.7222 6639.38 1675.85 8443.54 8443.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1860 6.4e-05 4096 0.6 3960 272320 72.2738 55.7053 4135.13 1677.21 5940.43 5940.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1860 6.4e-05 4096 0.6 3960 271680 72.4582 55.7167 3362.57 1674.19 5165.05 5165.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1860 6.4e-05 4096 0.6 3960 272000 72.2371 55.609 2852.02 1677.7 4657.69 4657.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1860 6.4e-05 4096 0.6 3960 272256 72.2953 55.6717 6101.97 1676.03 7906.09 7906.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1860 6.4e-05 4096 0.6 3960 271872 72.1637 55.5969 3823.14 1676.44 5627.46 5627.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1860 6.4e-05 4096 0.6 3960 271872 72.2938 55.6687 3139.64 1676.75 4944.49 4944.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1860 6.4e-05 4096 0.6 3960 271104 72.3346 55.6158 2830.75 1673.19 4632 4632.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1860 6.4e-05 4096 0.6 3960 271680 72.3094 55.6892 2454.02 1674.58 4256.72 4256.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1860 6.4e-05 4096 0.6 3960 272160 72.4748 55.7061 5828.53 1676.8 7633.63 7633.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1860 6.4e-05 4096 0.6 3960 271936 72.3356 55.6674 3698.35 1676.75 5503.22 5503.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1860 6.4e-05 4096 0.6 3960 271488 72.552 55.7544 3090.44 1674.79 4893.66 4893.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1860 6.4e-05 4096 0.6 3960 271488 72.1693 55.6017 2719.56 1675.22 4522.67 4522.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1860 6.4e-05 4096 0.6 3960 271040 72.4682 55.6974 2396.06 1671.57 4195.9 4195.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1860 6.4e-05 4096 0.6 3960 272128 72.2768 55.6164 5494.03 1675.54 7297.58 7297.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1860 6.4e-05 4096 0.6 3960 271872 72.3667 55.6196 3749.7 1676.16 5553.96 5554.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1860 6.4e-05 4096 0.6 3960 271104 72.3343 55.6114 3100.64 1674.94 4903.65 4903.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1860 6.4e-05 4096 0.6 3960 270336 72.234 55.5576 2841.82 1672.51 4642.25 4642.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1860 6.4e-05 4096 0.6 3960 270080 72.2128 55.552 2593.93 1670.13 4391.95 4392.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1860 6.4e-05 4096 0.6 3968 272512 72.1547 55.6052 4785.35 1676.31 6589.53 6589.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1860 6.4e-05 4096 0.6 3968 272384 72.2493 55.613 3065.8 1675.48 4869.26 4869.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1860 6.4e-05 4096 0.6 3968 272256 72.0906 55.6017 2525.23 1675.3 4328.34 4328.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1860 6.4e-05 4096 0.6 3968 272384 72.212 55.6147 2183.23 1677.31 3988.48 3988.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1860 6.4e-05 4096 0.6 3968 272480 72.4554 55.722 6429.35 1675.4 8233.05 8233.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1860 6.4e-05 4096 0.6 3968 272320 72.2858 55.6933 3907.73 1675.61 5711.44 5711.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1860 6.4e-05 4096 0.6 3968 272160 72.3599 55.7372 3236.42 1675.58 5040.21 5040.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1860 6.4e-05 4096 0.6 3968 272000 72.2119 55.6093 2775.25 1676.12 4579.31 4579.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1860 6.4e-05 4096 0.6 3968 272000 72.4397 55.7073 2534.41 1675.86 4338.53 4338.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1860 6.4e-05 4096 0.6 3968 272448 72.2538 55.6749 5917.87 1675.81 7721.72 7721.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1860 6.4e-05 4096 0.6 3968 272256 72.144 55.5966 3692.13 1675.06 5495.04 5495.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1860 6.4e-05 4096 0.6 3968 271872 72.3071 55.6669 3034.37 1675.4 4837.86 4837.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1860 6.4e-05 4096 0.6 3968 271872 72.2017 55.6143 2701.62 1673.07 4502.62 4502.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1860 6.4e-05 4096 0.6 3968 271680 72.3067 55.6729 2369.91 1675.07 4173.06 4173.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1860 6.4e-05 4096 0.6 3968 272384 72.4334 55.7169 5565.96 1675.22 7369.44 7369.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1860 6.4e-05 4096 0.6 3968 272384 72.2579 55.6755 3536.28 1675.49 5339.83 5339.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1860 6.4e-05 4096 0.6 3968 271488 72.5328 55.7503 2971.92 1674.8 4775.11 4775.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1860 6.4e-05 4096 0.6 3968 271488 72.1612 55.6175 2612.53 1673.89 4414.32 4414.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1860 6.4e-05 4096 0.6 3968 271040 72.4827 55.73 2309.5 1671.6 4109.43 4109.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1860 6.4e-05 4096 0.6 3968 272384 72.2106 55.6243 5476.29 1675.85 7280.1 7280.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1860 6.4e-05 4096 0.6 3968 272384 72.2427 55.635 3683.64 1676.17 5487.82 5487.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1860 6.4e-05 4096 0.6 3968 271872 72.2092 55.6067 3042.15 1673.84 4843.92 4844.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1860 6.4e-05 4096 0.6 3968 271360 72.1448 55.5708 2782.21 1672.69 4582.72 4582.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1860 6.4e-05 4096 0.6 3968 270080 72.2356 55.5483 2552.9 1671.51 4352.31 4352.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1860 6.4e-05 4096 0.6 3968 271872 72.2064 55.5905 2426.44 1674.52 4228.87 4228.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1860 6.4e-05 4096 0.6 3968 271488 72.6701 55.6646 7534.74 1677.45 9340.64 9340.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1860 6.4e-05 4096 0.6 3968 271488 72.3465 55.6023 5346 1677.49 7151.56 7151.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1860 6.4e-05 4096 0.6 3968 271360 72.4442 55.632 3458.05 1675.45 5261.7 5261.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1860 6.4e-05 4096 0.6 3968 271104 72.3185 55.6078 2815.85 1675.12 4619.01 4619.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1860 6.4e-05 4096 0.6 3968 271360 72.4671 55.6168 2518.96 1692 4339.16 4339.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1860 6.4e-05 4096 0.6 3968 271360 72.3699 55.6212 2308.86 1676.34 4113.3 4113.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1860 6.4e-05 4096 0.6 3968 270336 72.4846 55.619 2125.45 1675.25 3928.92 3929.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1860 6.4e-05 4096 0.6 3968 270592 72.3621 55.6048 1999.54 1673.9 3801.53 3801.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1860 6.4e-05 4096 0.6 3968 270336 72.2616 55.5622 1900.97 1671.14 3700.05 3700.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1860 6.4e-05 4096 0.6 3960 271488 72.1764 55.6114 1838.21 1673.68 3639.79 3639.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1860 6.4e-05 4096 0.6 3968 271488 72.1479 55.6196 1801.77 1674.9 3604.55 3604.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1860 6.4e-05 4096 0.6 3950 271040 72.5008 55.7109 1838.45 1672.62 3639.4 3639.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1860 6.4e-05 4096 0.6 3984 271040 72.4726 55.6974 1840.34 1671.56 3640.18 3640.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1860 6.4e-05 4096 0.6 3968 272384 72.4414 55.6163 6999.15 1677.13 8804.46 8804.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1860 6.4e-05 4096 0.6 3968 270720 72.1397 55.5542 3201.39 1672.03 5001.23 5001.33
