
Selected circuits
===================
 - **Circuit**: 8x2-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mae parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8x2u_106 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](mul8x2u_106.v)]  [[C](mul8x2u_106.c)] |
| mul8x2u_07K | 0.024 | 0.098 | 25.00 | 0.59 | 0.25 |  [[Verilog](mul8x2u_07K.v)]  [[C](mul8x2u_07K.c)] |
| mul8x2u_0PJ | 0.049 | 0.20 | 25.00 | 0.76 | 1.0 |  [[Verilog](mul8x2u_0PJ.v)]  [[C](mul8x2u_0PJ.c)] |
| mul8x2u_0X3 | 0.14 | 0.68 | 53.12 | 2.72 | 5.0 |  [[Verilog](mul8x2u_0X3.v)]  [[C](mul8x2u_0X3.c)] |
| mul8x2u_0SV | 0.32 | 1.46 | 65.62 | 6.33 | 23 |  [[Verilog](mul8x2u_0SV.v)]  [[C](mul8x2u_0SV.c)] |
| mul8x2u_0A3 | 0.68 | 3.03 | 71.78 | 11.78 | 105 |  [[Verilog](mul8x2u_0A3.v)]  [[C](mul8x2u_0A3.c)] |
| mul8x2u_16M | 1.50 | 8.30 | 72.75 | 21.82 | 528 |  [[Verilog](mul8x2u_16M.v)]  [[C](mul8x2u_16M.c)] |
| mul8x2u_0SJ | 3.53 | 12.70 | 74.41 | 37.40 | 2582 |  [[Verilog](mul8x2u_0SJ.v)]  [[C](mul8x2u_0SJ.c)] |
| mul8x2u_0SN | 7.50 | 25.39 | 74.71 | 60.33 | 10903 |  [[Verilog](mul8x2u_0SN.v)]  [[C](mul8x2u_0SN.c)] |
| mul8x2u_0NG | 18.68 | 74.71 | 74.71 | 100.00 | 76011 |  [[Verilog](mul8x2u_0NG.v)]  [[C](mul8x2u_0NG.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, L. Sekanina and Z. Vasicek, "Libraries of Approximate Circuits: Design and Application in CNN Accelerators"

             