Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Mar 09 19:46:03 2017
| Host         : DETI-PC0018 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FirstBlock_wrapper_timing_summary_routed.rpt -rpx FirstBlock_wrapper_timing_summary_routed.rpx
| Design       : FirstBlock_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.902        0.000                      0                  116        0.189        0.000                      0                  116        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.902        0.000                      0                  116        0.189        0.000                      0                  116        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.728ns (19.351%)  route 3.034ns (80.649%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.727     5.330    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X86Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[2]/Q
                         net (fo=4, routed)           0.897     6.682    FirstBlock_i/BinToBCD16_0/U0/BCD0_c[2]
    SLICE_X86Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.806 r  FirstBlock_i/BinToBCD16_0/U0/BCD1[0]_i_2/O
                         net (fo=1, routed)           0.670     7.477    FirstBlock_i/BinToBCD16_0/U0/BCD1[0]_i_2_n_0
    SLICE_X84Y86         LUT2 (Prop_lut2_I0_O)        0.148     7.625 r  FirstBlock_i/BinToBCD16_0/U0/BCD1[0]_i_1/O
                         net (fo=2, routed)           1.467     9.092    FirstBlock_i/BinToBCD16_0/U0/BCD1[0]_i_1_n_0
    SLICE_X84Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.605    15.028    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X84Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X84Y85         FDRE (Setup_fdre_C_D)       -0.258    14.993    FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[0]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/BinToBCD16_0/U0/BCD1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.728ns (21.295%)  route 2.691ns (78.705%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.727     5.330    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X86Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[2]/Q
                         net (fo=4, routed)           0.897     6.682    FirstBlock_i/BinToBCD16_0/U0/BCD0_c[2]
    SLICE_X86Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.806 r  FirstBlock_i/BinToBCD16_0/U0/BCD1[0]_i_2/O
                         net (fo=1, routed)           0.670     7.477    FirstBlock_i/BinToBCD16_0/U0/BCD1[0]_i_2_n_0
    SLICE_X84Y86         LUT2 (Prop_lut2_I0_O)        0.148     7.625 r  FirstBlock_i/BinToBCD16_0/U0/BCD1[0]_i_1/O
                         net (fo=2, routed)           1.124     8.748    FirstBlock_i/BinToBCD16_0/U0/BCD1[0]_i_1_n_0
    SLICE_X85Y86         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.605    15.028    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X85Y86         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD1_reg[0]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X85Y86         FDRE (Setup_fdre_C_D)       -0.309    14.942    FirstBlock_i/BinToBCD16_0/U0/BCD1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/BinToBCD16_0/U0/BCD3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.766ns (22.042%)  route 2.709ns (77.958%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.727     5.330    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.848 r  FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          1.026     6.874    FirstBlock_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X83Y86         LUT6 (Prop_lut6_I4_O)        0.124     6.998 r  FirstBlock_i/BinToBCD16_0/U0/BCD3[0]_i_2/O
                         net (fo=1, routed)           0.870     7.868    FirstBlock_i/BinToBCD16_0/U0/BCD3[0]_i_2_n_0
    SLICE_X82Y86         LUT2 (Prop_lut2_I0_O)        0.124     7.992 r  FirstBlock_i/BinToBCD16_0/U0/BCD3[0]_i_1/O
                         net (fo=2, routed)           0.813     8.805    FirstBlock_i/BinToBCD16_0/U0/BCD3[0]_i_1_n_0
    SLICE_X82Y86         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.605    15.028    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X82Y86         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD3_reg[0]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X82Y86         FDRE (Setup_fdre_C_D)       -0.081    15.170    FirstBlock_i/BinToBCD16_0/U0/BCD3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 FirstBlock_i/BinToBCD16_0/U0/BCD3_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.730ns (24.492%)  route 2.251ns (75.508%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.725     5.328    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X82Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD3_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  FirstBlock_i/BinToBCD16_0/U0/BCD3_c_reg[2]/Q
                         net (fo=4, routed)           1.063     6.846    FirstBlock_i/BinToBCD16_0/U0/BCD3_c[2]
    SLICE_X82Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.970 r  FirstBlock_i/BinToBCD16_0/U0/BCD4[0]_i_2/O
                         net (fo=1, routed)           0.646     7.617    FirstBlock_i/BinToBCD16_0/U0/BCD4[0]_i_2_n_0
    SLICE_X82Y86         LUT2 (Prop_lut2_I0_O)        0.150     7.767 r  FirstBlock_i/BinToBCD16_0/U0/BCD4[0]_i_1/O
                         net (fo=2, routed)           0.542     8.308    FirstBlock_i/BinToBCD16_0/U0/BCD4[0]_i_1_n_0
    SLICE_X82Y86         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.605    15.028    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X82Y86         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X82Y86         FDRE (Setup_fdre_C_D)       -0.260    15.007    FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 1.002ns (33.433%)  route 1.995ns (66.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.727     5.330    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.848 f  FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          1.085     6.933    FirstBlock_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X89Y86         LUT5 (Prop_lut5_I2_O)        0.152     7.085 f  FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.371     7.455    FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I0_O)        0.332     7.787 r  FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.539     8.327    FirstBlock_i/BinToBCD16_0/U0/get_outputs
    SLICE_X83Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.605    15.028    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[1]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X83Y85         FDRE (Setup_fdre_C_CE)      -0.205    15.046    FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 1.002ns (33.433%)  route 1.995ns (66.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.727     5.330    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.848 f  FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          1.085     6.933    FirstBlock_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X89Y86         LUT5 (Prop_lut5_I2_O)        0.152     7.085 f  FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.371     7.455    FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I0_O)        0.332     7.787 r  FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.539     8.327    FirstBlock_i/BinToBCD16_0/U0/get_outputs
    SLICE_X83Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.605    15.028    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[2]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X83Y85         FDRE (Setup_fdre_C_CE)      -0.205    15.046    FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 1.002ns (33.433%)  route 1.995ns (66.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.727     5.330    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.848 f  FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          1.085     6.933    FirstBlock_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X89Y86         LUT5 (Prop_lut5_I2_O)        0.152     7.085 f  FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.371     7.455    FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I0_O)        0.332     7.787 r  FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.539     8.327    FirstBlock_i/BinToBCD16_0/U0/get_outputs
    SLICE_X83Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.605    15.028    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[3]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X83Y85         FDRE (Setup_fdre_C_CE)      -0.205    15.046    FirstBlock_i/BinToBCD16_0/U0/BCD4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.739ns  (required time - arrival time)
  Source:                 FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 1.002ns (33.650%)  route 1.976ns (66.350%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.727     5.330    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.848 f  FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          1.085     6.933    FirstBlock_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X89Y86         LUT5 (Prop_lut5_I2_O)        0.152     7.085 f  FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.371     7.455    FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I0_O)        0.332     7.787 r  FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.520     8.307    FirstBlock_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.605    15.028    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X85Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[1]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X85Y85         FDRE (Setup_fdre_C_CE)      -0.205    15.046    FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.739    

Slack (MET) :             6.739ns  (required time - arrival time)
  Source:                 FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 1.002ns (33.650%)  route 1.976ns (66.350%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.727     5.330    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.848 f  FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          1.085     6.933    FirstBlock_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X89Y86         LUT5 (Prop_lut5_I2_O)        0.152     7.085 f  FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.371     7.455    FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I0_O)        0.332     7.787 r  FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.520     8.307    FirstBlock_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.605    15.028    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X85Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[2]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X85Y85         FDRE (Setup_fdre_C_CE)      -0.205    15.046    FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.739    

Slack (MET) :             6.739ns  (required time - arrival time)
  Source:                 FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 1.002ns (33.650%)  route 1.976ns (66.350%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.727     5.330    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.848 f  FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          1.085     6.933    FirstBlock_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X89Y86         LUT5 (Prop_lut5_I2_O)        0.152     7.085 f  FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.371     7.455    FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I0_O)        0.332     7.787 r  FirstBlock_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.520     8.307    FirstBlock_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.605    15.028    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X85Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[3]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X85Y85         FDRE (Setup_fdre_C_CE)      -0.205    15.046    FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 FirstBlock_i/BinToBCD16_0/U0/index_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.187%)  route 0.139ns (42.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.603     1.522    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X89Y86         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/index_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  FirstBlock_i/BinToBCD16_0/U0/index_c_reg[3]/Q
                         net (fo=5, routed)           0.139     1.803    FirstBlock_i/BinToBCD16_0/U0/index_c[3]
    SLICE_X88Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.848 r  FirstBlock_i/BinToBCD16_0/U0/c_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    FirstBlock_i/BinToBCD16_0/U0/c_s[1]_i_1_n_0
    SLICE_X88Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.874     2.039    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.121     1.658    FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.599     1.518    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[4]/Q
                         net (fo=1, routed)           0.086     1.733    FirstBlock_i/BinToBCD16_0/U0/int_rg_c[4]
    SLICE_X89Y80         LUT3 (Prop_lut3_I0_O)        0.102     1.835 r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c[5]_i_1/O
                         net (fo=1, routed)           0.000     1.835    FirstBlock_i/BinToBCD16_0/U0/int_rg_n[5]
    SLICE_X89Y80         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.869     2.034    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[5]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X89Y80         FDRE (Hold_fdre_C_D)         0.107     1.625    FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.599     1.518    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[5]/Q
                         net (fo=1, routed)           0.086     1.732    FirstBlock_i/BinToBCD16_0/U0/int_rg_c[5]
    SLICE_X89Y80         LUT3 (Prop_lut3_I0_O)        0.098     1.830 r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c[6]_i_1/O
                         net (fo=1, routed)           0.000     1.830    FirstBlock_i/BinToBCD16_0/U0/int_rg_n[6]
    SLICE_X89Y80         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.869     2.034    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[6]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X89Y80         FDRE (Hold_fdre_C_D)         0.092     1.610    FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.599     1.518    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[6]/Q
                         net (fo=1, routed)           0.158     1.817    FirstBlock_i/BinToBCD16_0/U0/int_rg_c[6]
    SLICE_X89Y80         LUT3 (Prop_lut3_I0_O)        0.042     1.859 r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c[7]_i_1/O
                         net (fo=1, routed)           0.000     1.859    FirstBlock_i/BinToBCD16_0/U0/int_rg_n[7]
    SLICE_X89Y80         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.869     2.034    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[7]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X89Y80         FDRE (Hold_fdre_C_D)         0.107     1.625    FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.599     1.518    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X88Y80         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[10]/Q
                         net (fo=1, routed)           0.163     1.845    FirstBlock_i/BinToBCD16_0/U0/int_rg_c[10]
    SLICE_X88Y80         LUT3 (Prop_lut3_I0_O)        0.045     1.890 r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c[11]_i_1/O
                         net (fo=1, routed)           0.000     1.890    FirstBlock_i/BinToBCD16_0/U0/int_rg_n[11]
    SLICE_X88Y80         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.869     2.034    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X88Y80         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[11]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.121     1.639    FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.599     1.518    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[0]/Q
                         net (fo=1, routed)           0.158     1.817    FirstBlock_i/BinToBCD16_0/U0/int_rg_c[0]
    SLICE_X89Y80         LUT3 (Prop_lut3_I0_O)        0.045     1.862 r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    FirstBlock_i/BinToBCD16_0/U0/int_rg_n[1]
    SLICE_X89Y80         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.869     2.034    FirstBlock_i/BinToBCD16_0/U0/clk
    SLICE_X89Y80         FDRE                                         r  FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X89Y80         FDRE (Hold_fdre_C_D)         0.092     1.610    FirstBlock_i/BinToBCD16_0/U0/int_rg_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 FirstBlock_i/EightDispControl_0/U0/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/EightDispControl_0/U0/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.600     1.519    FirstBlock_i/EightDispControl_0/U0/clk
    SLICE_X87Y81         FDRE                                         r  FirstBlock_i/EightDispControl_0/U0/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  FirstBlock_i/EightDispControl_0/U0/div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.769    FirstBlock_i/EightDispControl_0/U0/div_reg_n_0_[11]
    SLICE_X87Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  FirstBlock_i/EightDispControl_0/U0/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    FirstBlock_i/EightDispControl_0/U0/div_reg[8]_i_1_n_4
    SLICE_X87Y81         FDRE                                         r  FirstBlock_i/EightDispControl_0/U0/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.870     2.035    FirstBlock_i/EightDispControl_0/U0/clk
    SLICE_X87Y81         FDRE                                         r  FirstBlock_i/EightDispControl_0/U0/div_reg[11]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X87Y81         FDRE (Hold_fdre_C_D)         0.105     1.624    FirstBlock_i/EightDispControl_0/U0/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 FirstBlock_i/EightDispControl_0/U0/div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/EightDispControl_0/U0/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.599     1.518    FirstBlock_i/EightDispControl_0/U0/clk
    SLICE_X87Y80         FDRE                                         r  FirstBlock_i/EightDispControl_0/U0/div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  FirstBlock_i/EightDispControl_0/U0/div_reg[7]/Q
                         net (fo=1, routed)           0.108     1.768    FirstBlock_i/EightDispControl_0/U0/div_reg_n_0_[7]
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  FirstBlock_i/EightDispControl_0/U0/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    FirstBlock_i/EightDispControl_0/U0/div_reg[4]_i_1_n_4
    SLICE_X87Y80         FDRE                                         r  FirstBlock_i/EightDispControl_0/U0/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.869     2.034    FirstBlock_i/EightDispControl_0/U0/clk
    SLICE_X87Y80         FDRE                                         r  FirstBlock_i/EightDispControl_0/U0/div_reg[7]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X87Y80         FDRE (Hold_fdre_C_D)         0.105     1.623    FirstBlock_i/EightDispControl_0/U0/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 FirstBlock_i/EightDispControl_0/U0/div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/EightDispControl_0/U0/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.598     1.517    FirstBlock_i/EightDispControl_0/U0/clk
    SLICE_X87Y79         FDRE                                         r  FirstBlock_i/EightDispControl_0/U0/div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  FirstBlock_i/EightDispControl_0/U0/div_reg[3]/Q
                         net (fo=1, routed)           0.108     1.767    FirstBlock_i/EightDispControl_0/U0/div_reg_n_0_[3]
    SLICE_X87Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  FirstBlock_i/EightDispControl_0/U0/div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    FirstBlock_i/EightDispControl_0/U0/div_reg[0]_i_1_n_4
    SLICE_X87Y79         FDRE                                         r  FirstBlock_i/EightDispControl_0/U0/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.868     2.033    FirstBlock_i/EightDispControl_0/U0/clk
    SLICE_X87Y79         FDRE                                         r  FirstBlock_i/EightDispControl_0/U0/div_reg[3]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X87Y79         FDRE (Hold_fdre_C_D)         0.105     1.622    FirstBlock_i/EightDispControl_0/U0/div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 FirstBlock_i/EightDispControl_0/U0/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FirstBlock_i/EightDispControl_0/U0/div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.599     1.518    FirstBlock_i/EightDispControl_0/U0/clk
    SLICE_X87Y80         FDRE                                         r  FirstBlock_i/EightDispControl_0/U0/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  FirstBlock_i/EightDispControl_0/U0/div_reg[4]/Q
                         net (fo=1, routed)           0.105     1.765    FirstBlock_i/EightDispControl_0/U0/div_reg_n_0_[4]
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  FirstBlock_i/EightDispControl_0/U0/div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    FirstBlock_i/EightDispControl_0/U0/div_reg[4]_i_1_n_7
    SLICE_X87Y80         FDRE                                         r  FirstBlock_i/EightDispControl_0/U0/div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.869     2.034    FirstBlock_i/EightDispControl_0/U0/clk
    SLICE_X87Y80         FDRE                                         r  FirstBlock_i/EightDispControl_0/U0/div_reg[4]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X87Y80         FDRE (Hold_fdre_C_D)         0.105     1.623    FirstBlock_i/EightDispControl_0/U0/div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y85    FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    FirstBlock_i/BinToBCD16_0/U0/BCD1_c_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    FirstBlock_i/BinToBCD16_0/U0/c_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    FirstBlock_i/BinToBCD16_0/U0/c_s_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    FirstBlock_i/BinToBCD16_0/U0/index_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    FirstBlock_i/BinToBCD16_0/U0/index_c_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y85    FirstBlock_i/BinToBCD16_0/U0/BCD0_reg[3]/C



