{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1546895758688 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1546895758689 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1546895760076 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1546895760085 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1546895760085 ""}
{ "Info" "" "" "2019.01.07.16:16:23 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.01.07.16:16:23 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1546895783797 ""}
{ "Info" "" "" "2019.01.07.16:16:23 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.01.07.16:16:23 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1546895783819 ""}
{ "Info" "soc_system_generation.rpt" "" "2019.01.07.16:16:43 Info: Saving generation log to F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Saving generation log to F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system" 0 0 "Shell" 0 -1 1546895803648 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1546895803648 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: qsys-generate F:\\Courses\\ENGG4560_Intel\\my_first_hps-fpga_base-update2019\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=F:\\Courses\\ENGG4560_Intel\\my_first_hps-fpga_base-update2019\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.01.07.16:16:43 Info: qsys-generate F:\\Courses\\ENGG4560_Intel\\my_first_hps-fpga_base-update2019\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=F:\\Courses\\ENGG4560_Intel\\my_first_hps-fpga_base-update2019\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1546895803653 ""}
{ "Info" "soc_system.qsys" "" "2019.01.07.16:16:43 Info: Loading my_first_hps-fpga_base-update2019" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Loading my_first_hps-fpga_base-update2019" 0 0 "Shell" 0 -1 1546895803724 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Reading input file" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Reading input file" 0 0 "Shell" 0 -1 1546895803854 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1546895803857 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1546895803858 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1546895803858 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1546895803859 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1546895803859 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1546895803862 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1546895803866 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1546895803867 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1546895803867 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1546895803868 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1546895803868 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1546895803869 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1546895803869 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1546895803869 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1546895803870 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1546895803870 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Building connections" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Building connections" 0 0 "Shell" 0 -1 1546895803871 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Parameterizing connections" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1546895803874 ""}
{ "Info" "" "" "2019.01.07.16:16:43 Info: Validating" {  } {  } 0 0 "2019.01.07.16:16:43 Info: Validating" 0 0 "Shell" 0 -1 1546895803875 ""}
{ "Info" "" "" "2019.01.07.16:16:51 Info: Done reading input file" {  } {  } 0 0 "2019.01.07.16:16:51 Info: Done reading input file" 0 0 "Shell" 0 -1 1546895811263 ""}
{ "Info" "" "" "2019.01.07.16:16:53 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.01.07.16:16:53 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1546895813994 ""}
{ "Info" "" "" "2019.01.07.16:16:53 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.01.07.16:16:53 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1546895813995 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.01.07.16:16:53 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2019.01.07.16:16:53 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1546895813995 ""}
{ "Warning" "" "" "2019.01.07.16:16:53 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.01.07.16:16:53 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1546895813995 ""}
{ "Warning" "" "" "2019.01.07.16:16:53 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.01.07.16:16:53 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1546895813996 ""}
{ "Info" "" "" "2019.01.07.16:16:53 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.01.07.16:16:53 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1546895813999 ""}
{ "Info" "" "" "2019.01.07.16:16:54 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.01.07.16:16:54 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1546895814000 ""}
{ "Info" "" "" "2019.01.07.16:16:54 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.01.07.16:16:54 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1546895814000 ""}
{ "Info" "" "" "2019.01.07.16:16:55 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2019.01.07.16:16:55 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1546895815563 ""}
{ "Info" "" "" "2019.01.07.16:17:01 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2019.01.07.16:17:01 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1546895821572 ""}
{ "Warning" "" "" "2019.01.07.16:17:02 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.01.07.16:17:02 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1546895822003 ""}
{ "Warning" "" "" "2019.01.07.16:17:02 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.01.07.16:17:02 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1546895822003 ""}
{ "Warning" "" "" "2019.01.07.16:17:02 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.01.07.16:17:02 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1546895822004 ""}
{ "Warning" "" "" "2019.01.07.16:17:02 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.01.07.16:17:02 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1546895822004 ""}
{ "Info" "" "" "2019.01.07.16:17:07 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2019.01.07.16:17:07 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1546895827182 ""}
{ "Info" "" "" "2019.01.07.16:17:07 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.01.07.16:17:07 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1546895827193 ""}
{ "Info" "" "" "2019.01.07.16:17:07 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.01.07.16:17:07 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1546895827866 ""}
{ "Info" "" "" "2019.01.07.16:17:08 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.01.07.16:17:08 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1546895828368 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.01.07.16:17:08 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2019.01.07.16:17:08 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1546895828371 ""}
{ "Warning" "" "" "2019.01.07.16:17:08 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.01.07.16:17:08 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1546895828372 ""}
{ "Warning" "" "" "2019.01.07.16:17:08 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.01.07.16:17:08 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1546895828373 ""}
{ "Info" "" "" "2019.01.07.16:17:09 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.01.07.16:17:09 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1546895829819 ""}
{ "Info" "" "" "2019.01.07.16:17:09 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2019.01.07.16:17:09 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1546895829828 ""}
{ "Info" "" "" "2019.01.07.16:17:09 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.01.07.16:17:09 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1546895829879 ""}
{ "Info" "  ]" "" "2019.01.07.16:17:09 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0003_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0003_jtag_uart_gen" {  } {  } 0 0 "2019.01.07.16:17:09 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0003_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0003_jtag_uart_gen" 0 0 "Shell" 0 -1 1546895829880 ""}
{ "Info" "" "" "2019.01.07.16:17:11 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.01.07.16:17:11 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1546895831199 ""}
{ "Info" "" "" "2019.01.07.16:17:11 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.01.07.16:17:11 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1546895831202 ""}
{ "Info" "" "" "2019.01.07.16:17:11 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2019.01.07.16:17:11 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1546895831265 ""}
{ "Info" "  ]" "" "2019.01.07.16:17:11 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0004_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0004_onchip_memory2_0_gen" {  } {  } 0 0 "2019.01.07.16:17:11 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0004_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0004_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1546895831266 ""}
{ "Info" "" "" "2019.01.07.16:17:11 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2019.01.07.16:17:11 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1546895831835 ""}
{ "Info" "" "" "2019.01.07.16:17:11 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2019.01.07.16:17:11 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1546895831842 ""}
{ "Info" "" "" "2019.01.07.16:17:11 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2019.01.07.16:17:11 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1546895831883 ""}
{ "Info" "" "" "2019.01.07.16:17:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.07.16:17:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1546895833288 ""}
{ "Info" "" "" "2019.01.07.16:17:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.07.16:17:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1546895833472 ""}
{ "Info" "" "" "2019.01.07.16:17:13 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.07.16:17:13 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1546895833666 ""}
{ "Info" "" "" "2019.01.07.16:17:13 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.07.16:17:13 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1546895833816 ""}
{ "Info" "" "" "2019.01.07.16:17:14 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.01.07.16:17:14 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1546895834767 ""}
{ "Info" "" "" "2019.01.07.16:17:15 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.01.07.16:17:15 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1546895835297 ""}
{ "Info" "" "" "2019.01.07.16:17:15 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.01.07.16:17:15 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1546895835326 ""}
{ "Info" "" "" "2019.01.07.16:17:15 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.01.07.16:17:15 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1546895835337 ""}
{ "Info" "" "" "2019.01.07.16:17:15 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.01.07.16:17:15 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1546895835402 ""}
{ "Info" "" "" "2019.01.07.16:17:15 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.01.07.16:17:15 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1546895835527 ""}
{ "Info" "" "" "2019.01.07.16:17:15 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.01.07.16:17:15 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1546895835562 ""}
{ "Info" "" "" "2019.01.07.16:17:15 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.01.07.16:17:15 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1546895835586 ""}
{ "Info" "" "" "2019.01.07.16:17:15 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.01.07.16:17:15 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1546895835605 ""}
{ "Info" "" "" "2019.01.07.16:17:15 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.01.07.16:17:15 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1546895835623 ""}
{ "Info" "" "" "2019.01.07.16:17:15 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.01.07.16:17:15 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1546895835663 ""}
{ "Info" "" "" "2019.01.07.16:17:15 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.01.07.16:17:15 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1546895835683 ""}
{ "Info" "" "" "2019.01.07.16:17:15 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.01.07.16:17:15 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1546895835694 ""}
{ "Info" "" "" "2019.01.07.16:17:16 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.01.07.16:17:16 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1546895836022 ""}
{ "Info" "" "" "2019.01.07.16:17:16 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.01.07.16:17:16 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1546895836412 ""}
{ "Info" "" "" "2019.01.07.16:17:16 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2019.01.07.16:17:16 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1546895836436 ""}
{ "Info" "" "" "2019.01.07.16:17:16 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2019.01.07.16:17:16 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1546895836460 ""}
{ "Info" "" "" "2019.01.07.16:17:16 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2019.01.07.16:17:16 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1546895836493 ""}
{ "Info" "" "" "2019.01.07.16:17:16 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2019.01.07.16:17:16 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1546895836536 ""}
{ "Info" "" "" "2019.01.07.16:17:16 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2019.01.07.16:17:16 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1546895836574 ""}
{ "Info" "" "" "2019.01.07.16:17:16 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.01.07.16:17:16 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1546895836626 ""}
{ "Info" "" "" "2019.01.07.16:17:16 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.01.07.16:17:16 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1546895836644 ""}
{ "Info" "" "" "2019.01.07.16:17:16 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.01.07.16:17:16 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1546895836688 ""}
{ "Info" "" "" "2019.01.07.16:17:16 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2019.01.07.16:17:16 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1546895836714 ""}
{ "Info" "" "" "2019.01.07.16:17:16 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2019.01.07.16:17:16 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1546895836732 ""}
{ "Info" "" "" "2019.01.07.16:17:16 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2019.01.07.16:17:16 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1546895836750 ""}
{ "Info" "" "" "2019.01.07.16:17:16 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2019.01.07.16:17:16 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1546895836778 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.01.07.16:17:16 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:16 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895836795 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.01.07.16:17:16 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:16 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895836796 ""}
{ "Info" "" "" "2019.01.07.16:17:16 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2019.01.07.16:17:16 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1546895836900 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.01.07.16:17:16 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:16 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895836952 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.01.07.16:17:16 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:16 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895836953 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.01.07.16:17:16 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:16 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895836953 ""}
{ "Info" "" "" "2019.01.07.16:17:16 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.01.07.16:17:16 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1546895836971 ""}
{ "Info" "" "" "2019.01.07.16:17:16 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2019.01.07.16:17:16 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1546895836984 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1546895837020 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1546895837070 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1546895837103 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895837114 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1546895837126 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895837142 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1546895837148 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1546895837161 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1546895837174 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1546895837194 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895837203 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1546895837220 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895837229 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1546895837242 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895837253 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1546895837274 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895837287 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895837287 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1546895837544 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1546895837802 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1546895837821 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895837830 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895837830 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895837830 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1546895837849 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1546895837876 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1546895837881 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1546895837903 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895837912 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1546895837917 ""}
{ "Info" "" "" "2019.01.07.16:17:17 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.01.07.16:17:17 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1546895837938 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:17 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895837947 ""}
{ "Info" "" "" "2019.01.07.16:17:18 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.01.07.16:17:18 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1546895838051 ""}
{ "Info" "verbosity_pkg.sv" "" "2019.01.07.16:17:18 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:18 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895838051 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2019.01.07.16:17:18 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:18 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895838052 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2019.01.07.16:17:18 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:18 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895838052 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2019.01.07.16:17:18 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:18 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895838052 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2019.01.07.16:17:18 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:18 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895838053 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2019.01.07.16:17:18 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:18 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895838053 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2019.01.07.16:17:18 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" {  } {  } 0 0 "2019.01.07.16:17:18 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1546895838053 ""}
{ "Info" "" "" "2019.01.07.16:17:18 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.01.07.16:17:18 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1546895838109 ""}
{ "Info" "" "" "2019.01.07.16:17:18 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.01.07.16:17:18 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1546895838122 ""}
{ "Info" "" "" "2019.01.07.16:17:18 Info: soc_system: Done \"soc_system\" with 60 modules, 100 files" {  } {  } 0 0 "2019.01.07.16:17:18 Info: soc_system: Done \"soc_system\" with 60 modules, 100 files" 0 0 "Shell" 0 -1 1546895838132 ""}
{ "Info" "" "" "2019.01.07.16:17:18 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.01.07.16:17:18 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1546895838192 ""}
{ "Info" "" "" "2019.01.07.16:17:18 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.01.07.16:17:18 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1546895838192 ""}
{ "Info" "" "" "2019.01.07.16:17:18 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.01.07.16:17:18 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1546895838192 ""}
{ "Info" " --use-relative-paths=true" "" "2019.01.07.16:17:18 Info: sim-script-gen --spd=F:\\Courses\\ENGG4560_Intel\\my_first_hps-fpga_base-update2019\\soc_system\\soc_system.spd --output-directory=F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation" {  } {  } 0 0 "2019.01.07.16:17:18 Info: sim-script-gen --spd=F:\\Courses\\ENGG4560_Intel\\my_first_hps-fpga_base-update2019\\soc_system\\soc_system.spd --output-directory=F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation" 0 0 "Shell" 0 -1 1546895838192 ""}
{ "Info" " --use-relative-paths=true" "" "2019.01.07.16:17:18 Info: Doing: ip-make-simscript --spd=F:\\Courses\\ENGG4560_Intel\\my_first_hps-fpga_base-update2019\\soc_system\\soc_system.spd --output-directory=F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation" {  } {  } 0 0 "2019.01.07.16:17:18 Info: Doing: ip-make-simscript --spd=F:\\Courses\\ENGG4560_Intel\\my_first_hps-fpga_base-update2019\\soc_system\\soc_system.spd --output-directory=F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation" 0 0 "Shell" 0 -1 1546895838197 ""}
{ "Info" " directory:" "" "2019.01.07.16:17:19 Info: Generating the following file(s) for MODELSIM simulator in F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Generating the following file(s) for MODELSIM simulator in F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation" 0 0 "Shell" 0 -1 1546895839347 ""}
{ "Info" "msim_setup.tcl" "" "2019.01.07.16:17:19 Info:     mentor" {  } {  } 0 0 "2019.01.07.16:17:19 Info:     mentor" 0 0 "Shell" 0 -1 1546895839356 ""}
{ "Info" " directory:" "" "2019.01.07.16:17:19 Info: Generating the following file(s) for VCS simulator in F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Generating the following file(s) for VCS simulator in F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation" 0 0 "Shell" 0 -1 1546895839362 ""}
{ "Info" "vcs_setup.sh" "" "2019.01.07.16:17:19 Info:     synopsys/vcs" {  } {  } 0 0 "2019.01.07.16:17:19 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1546895839369 ""}
{ "Info" " directory:" "" "2019.01.07.16:17:19 Info: Generating the following file(s) for VCSMX simulator in F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Generating the following file(s) for VCSMX simulator in F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation" 0 0 "Shell" 0 -1 1546895839378 ""}
{ "Info" "synopsys_sim.setup" "" "2019.01.07.16:17:19 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.01.07.16:17:19 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1546895839383 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.01.07.16:17:19 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.01.07.16:17:19 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1546895839389 ""}
{ "Info" " directory:" "" "2019.01.07.16:17:19 Info: Generating the following file(s) for NCSIM simulator in F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Generating the following file(s) for NCSIM simulator in F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation" 0 0 "Shell" 0 -1 1546895839424 ""}
{ "Info" "cds.lib" "" "2019.01.07.16:17:19 Info:     cadence" {  } {  } 0 0 "2019.01.07.16:17:19 Info:     cadence" 0 0 "Shell" 0 -1 1546895839430 ""}
{ "Info" "hdl.var" "" "2019.01.07.16:17:19 Info:     cadence" {  } {  } 0 0 "2019.01.07.16:17:19 Info:     cadence" 0 0 "Shell" 0 -1 1546895839648 ""}
{ "Info" "ncsim_setup.sh" "" "2019.01.07.16:17:19 Info:     cadence" {  } {  } 0 0 "2019.01.07.16:17:19 Info:     cadence" 0 0 "Shell" 0 -1 1546895839653 ""}
{ "Info" " directory" "" "2019.01.07.16:17:19 Info:     54 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.01.07.16:17:19 Info:     54 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1546895839654 ""}
{ "Info" " directory:" "" "2019.01.07.16:17:19 Info: Generating the following file(s) for RIVIERA simulator in F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Generating the following file(s) for RIVIERA simulator in F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation" 0 0 "Shell" 0 -1 1546895839660 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.01.07.16:17:19 Info:     aldec" {  } {  } 0 0 "2019.01.07.16:17:19 Info:     aldec" 0 0 "Shell" 0 -1 1546895839669 ""}
{ "Info" "." "" "2019.01.07.16:17:19 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation" {  } {  } 0 0 "2019.01.07.16:17:19 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/simulation" 0 0 "Shell" 0 -1 1546895839669 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.01.07.16:17:19 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1546895839669 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.01.07.16:17:19 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1546895839669 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1546895839669 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: qsys-generate F:\\Courses\\ENGG4560_Intel\\my_first_hps-fpga_base-update2019\\soc_system.qsys --block-symbol-file --output-directory=F:\\Courses\\ENGG4560_Intel\\my_first_hps-fpga_base-update2019\\soc_system --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.01.07.16:17:19 Info: qsys-generate F:\\Courses\\ENGG4560_Intel\\my_first_hps-fpga_base-update2019\\soc_system.qsys --block-symbol-file --output-directory=F:\\Courses\\ENGG4560_Intel\\my_first_hps-fpga_base-update2019\\soc_system --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1546895839670 ""}
{ "Info" "soc_system.qsys" "" "2019.01.07.16:17:19 Info: Loading my_first_hps-fpga_base-update2019" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Loading my_first_hps-fpga_base-update2019" 0 0 "Shell" 0 -1 1546895839672 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Reading input file" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Reading input file" 0 0 "Shell" 0 -1 1546895839793 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1546895839795 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1546895839795 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1546895839795 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1546895839796 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1546895839796 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1546895839798 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1546895839802 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1546895839802 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1546895839802 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1546895839802 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1546895839803 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1546895839803 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1546895839803 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1546895839804 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1546895839804 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1546895839804 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Building connections" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Building connections" 0 0 "Shell" 0 -1 1546895839804 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Parameterizing connections" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1546895839806 ""}
{ "Info" "" "" "2019.01.07.16:17:19 Info: Validating" {  } {  } 0 0 "2019.01.07.16:17:19 Info: Validating" 0 0 "Shell" 0 -1 1546895839806 ""}
{ "Info" "" "" "2019.01.07.16:17:27 Info: Done reading input file" {  } {  } 0 0 "2019.01.07.16:17:27 Info: Done reading input file" 0 0 "Shell" 0 -1 1546895847227 ""}
{ "Info" "" "" "2019.01.07.16:17:29 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.01.07.16:17:29 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1546895849656 ""}
{ "Info" "" "" "2019.01.07.16:17:29 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.01.07.16:17:29 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1546895849656 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.01.07.16:17:29 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2019.01.07.16:17:29 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1546895849656 ""}
{ "Warning" "" "" "2019.01.07.16:17:29 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.01.07.16:17:29 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1546895849656 ""}
{ "Warning" "" "" "2019.01.07.16:17:29 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.01.07.16:17:29 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1546895849656 ""}
{ "Info" "" "" "2019.01.07.16:17:29 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.01.07.16:17:29 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1546895849658 ""}
{ "Info" "" "" "2019.01.07.16:17:29 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.01.07.16:17:29 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1546895849658 ""}
{ "Info" "" "" "2019.01.07.16:17:29 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.01.07.16:17:29 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1546895849658 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.01.07.16:17:30 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1546895850288 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1546895850288 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info:" {  } {  } 0 0 "2019.01.07.16:17:30 Info:" 0 0 "Shell" 0 -1 1546895850288 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1546895850289 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: qsys-generate F:\\Courses\\ENGG4560_Intel\\my_first_hps-fpga_base-update2019\\soc_system.qsys --synthesis=VERILOG --output-directory=F:\\Courses\\ENGG4560_Intel\\my_first_hps-fpga_base-update2019\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.01.07.16:17:30 Info: qsys-generate F:\\Courses\\ENGG4560_Intel\\my_first_hps-fpga_base-update2019\\soc_system.qsys --synthesis=VERILOG --output-directory=F:\\Courses\\ENGG4560_Intel\\my_first_hps-fpga_base-update2019\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1546895850289 ""}
{ "Info" "soc_system.qsys" "" "2019.01.07.16:17:30 Info: Loading my_first_hps-fpga_base-update2019" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Loading my_first_hps-fpga_base-update2019" 0 0 "Shell" 0 -1 1546895850292 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Reading input file" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Reading input file" 0 0 "Shell" 0 -1 1546895850414 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1546895850416 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1546895850416 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1546895850416 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1546895850417 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1546895850417 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1546895850419 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1546895850423 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1546895850423 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1546895850423 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1546895850424 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1546895850424 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1546895850424 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1546895850425 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1546895850425 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1546895850425 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1546895850426 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Building connections" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Building connections" 0 0 "Shell" 0 -1 1546895850426 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Parameterizing connections" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1546895850428 ""}
{ "Info" "" "" "2019.01.07.16:17:30 Info: Validating" {  } {  } 0 0 "2019.01.07.16:17:30 Info: Validating" 0 0 "Shell" 0 -1 1546895850428 ""}
{ "Info" "" "" "2019.01.07.16:17:37 Info: Done reading input file" {  } {  } 0 0 "2019.01.07.16:17:37 Info: Done reading input file" 0 0 "Shell" 0 -1 1546895857963 ""}
{ "Info" "" "" "2019.01.07.16:17:40 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.01.07.16:17:40 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1546895860349 ""}
{ "Info" "" "" "2019.01.07.16:17:40 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.01.07.16:17:40 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1546895860349 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.01.07.16:17:40 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2019.01.07.16:17:40 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1546895860349 ""}
{ "Warning" "" "" "2019.01.07.16:17:40 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.01.07.16:17:40 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1546895860349 ""}
{ "Warning" "" "" "2019.01.07.16:17:40 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.01.07.16:17:40 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1546895860349 ""}
{ "Info" "" "" "2019.01.07.16:17:40 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.01.07.16:17:40 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1546895860351 ""}
{ "Info" "" "" "2019.01.07.16:17:40 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.01.07.16:17:40 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1546895860351 ""}
{ "Info" "" "" "2019.01.07.16:17:40 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.01.07.16:17:40 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1546895860352 ""}
{ "Info" "" "" "2019.01.07.16:17:42 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.01.07.16:17:42 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1546895862735 ""}
{ "Info" "" "" "2019.01.07.16:17:46 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2019.01.07.16:17:46 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1546895866598 ""}
{ "Warning" "" "" "2019.01.07.16:17:46 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.01.07.16:17:46 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1546895866937 ""}
{ "Warning" "" "" "2019.01.07.16:17:46 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.01.07.16:17:46 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1546895866937 ""}
{ "Warning" "" "" "2019.01.07.16:17:46 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.01.07.16:17:46 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1546895866938 ""}
{ "Warning" "" "" "2019.01.07.16:17:46 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.01.07.16:17:46 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1546895866938 ""}
{ "Info" "" "" "2019.01.07.16:17:50 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2019.01.07.16:17:50 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1546895870868 ""}
{ "Info" "" "" "2019.01.07.16:17:50 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.01.07.16:17:50 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1546895870876 ""}
{ "Info" "" "" "2019.01.07.16:17:51 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.01.07.16:17:51 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1546895871543 ""}
{ "Info" "" "" "2019.01.07.16:17:52 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.01.07.16:17:52 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1546895872042 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.01.07.16:17:52 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2019.01.07.16:17:52 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1546895872046 ""}
{ "Warning" "" "" "2019.01.07.16:17:52 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.01.07.16:17:52 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1546895872046 ""}
{ "Warning" "" "" "2019.01.07.16:17:52 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.01.07.16:17:52 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1546895872047 ""}
{ "Info" "" "" "2019.01.07.16:17:53 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.01.07.16:17:53 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1546895873110 ""}
{ "Info" "" "" "2019.01.07.16:17:53 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2019.01.07.16:17:53 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1546895873119 ""}
{ "Info" "" "" "2019.01.07.16:17:53 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.01.07.16:17:53 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1546895873141 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.07.16:17:53 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0056_jtag_uart_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0056_jtag_uart_gen/" {  } {  } 0 0 "2019.01.07.16:17:53 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0056_jtag_uart_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0056_jtag_uart_gen/" 0 0 "Shell" 0 -1 1546895873141 ""}
{ "Info" "" "" "2019.01.07.16:17:53 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.01.07.16:17:53 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1546895873498 ""}
{ "Info" "" "" "2019.01.07.16:17:53 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.01.07.16:17:53 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1546895873502 ""}
{ "Info" "" "" "2019.01.07.16:17:53 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2019.01.07.16:17:53 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1546895873539 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2019.01.07.16:17:53 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0057_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0057_onchip_memory2_0_gen/" {  } {  } 0 0 "2019.01.07.16:17:53 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0057_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/kdong/AppData/Local/Temp/alt7903_7565376467246150513.dir/0057_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1546895873539 ""}
{ "Info" "" "" "2019.01.07.16:17:54 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2019.01.07.16:17:54 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1546895874006 ""}
{ "Info" "" "" "2019.01.07.16:17:54 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2019.01.07.16:17:54 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1546895874012 ""}
{ "Info" "" "" "2019.01.07.16:17:54 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2019.01.07.16:17:54 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1546895874029 ""}
{ "Info" "" "" "2019.01.07.16:17:55 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.07.16:17:55 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1546895875282 ""}
{ "Info" "" "" "2019.01.07.16:17:55 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.07.16:17:55 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1546895875439 ""}
{ "Info" "" "" "2019.01.07.16:17:55 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.07.16:17:55 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1546895875591 ""}
{ "Info" "" "" "2019.01.07.16:17:55 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.01.07.16:17:55 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1546895875743 ""}
{ "Info" "" "" "2019.01.07.16:17:56 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.01.07.16:17:56 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1546895876640 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1546895877124 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1546895877139 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1546895877143 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1546895877148 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1546895877162 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1546895877219 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1546895877222 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1546895877232 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1546895877240 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1546895877248 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1546895877262 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1546895877267 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1546895877357 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1546895877669 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1546895877677 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1546895877686 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1546895877695 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1546895877711 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1546895877721 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1546895877748 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1546895877766 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1546895877790 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1546895877808 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1546895877819 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1546895877837 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1546895877841 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.01.07.16:17:57 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.01.07.16:17:57 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1546895877857 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.01.07.16:17:57 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.01.07.16:17:57 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1546895877858 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1546895877864 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.01.07.16:17:57 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.01.07.16:17:57 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1546895877907 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.01.07.16:17:57 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.01.07.16:17:57 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1546895877907 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.01.07.16:17:57 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.01.07.16:17:57 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1546895877908 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1546895877912 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1546895877917 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1546895877922 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1546895877935 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1546895877963 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.07.16:17:57 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.01.07.16:17:57 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1546895877971 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1546895877982 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.07.16:17:57 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.01.07.16:17:57 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1546895877983 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1546895877987 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1546895877992 ""}
{ "Info" "" "" "2019.01.07.16:17:57 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2019.01.07.16:17:57 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1546895877997 ""}
{ "Info" "" "" "2019.01.07.16:17:58 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.01.07.16:17:58 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1546895878008 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1546895878010 ""}
{ "Info" "" "" "2019.01.07.16:17:58 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2019.01.07.16:17:58 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1546895878032 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1546895878040 ""}
{ "Info" "" "" "2019.01.07.16:17:58 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2019.01.07.16:17:58 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1546895878052 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1546895878061 ""}
{ "Info" "" "" "2019.01.07.16:17:58 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2019.01.07.16:17:58 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1546895878064 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1546895878074 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1546895878075 ""}
{ "Info" "" "" "2019.01.07.16:17:58 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.01.07.16:17:58 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1546895878324 ""}
{ "Info" "" "" "2019.01.07.16:17:58 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2019.01.07.16:17:58 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1546895878579 ""}
{ "Info" "" "" "2019.01.07.16:17:58 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.01.07.16:17:58 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1546895878583 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1546895878592 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1546895878592 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1546895878593 ""}
{ "Info" "" "" "2019.01.07.16:17:58 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.01.07.16:17:58 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1546895878611 ""}
{ "Info" "" "" "2019.01.07.16:17:58 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.01.07.16:17:58 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1546895878630 ""}
{ "Info" "" "" "2019.01.07.16:17:58 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.01.07.16:17:58 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1546895878635 ""}
{ "Info" "" "" "2019.01.07.16:17:58 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.01.07.16:17:58 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1546895878646 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1546895878648 ""}
{ "Info" "" "" "2019.01.07.16:17:58 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.01.07.16:17:58 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1546895878651 ""}
{ "Info" "" "" "2019.01.07.16:17:58 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.01.07.16:17:58 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1546895878664 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.01.07.16:17:58 Info: Reusing file F:/Courses/ENGG4560_Intel/my_first_hps-fpga_base-update2019/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1546895878672 ""}
{ "Info" "" "" "2019.01.07.16:18:26 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.01.07.16:18:26 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1546895906781 ""}
{ "Info" "" "" "2019.01.07.16:18:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.01.07.16:18:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1546895906958 ""}
{ "Info" "" "" "2019.01.07.16:18:26 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.01.07.16:18:26 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1546895906964 ""}
{ "Info" "" "" "2019.01.07.16:18:26 Info: soc_system: Done \"soc_system\" with 60 modules, 126 files" {  } {  } 0 0 "2019.01.07.16:18:26 Info: soc_system: Done \"soc_system\" with 60 modules, 126 files" 0 0 "Shell" 0 -1 1546895906965 ""}
{ "Info" "" "" "2019.01.07.16:18:27 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.01.07.16:18:27 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1546895907714 ""}
{ "Info" "" "" "2019.01.07.16:18:27 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.01.07.16:18:27 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1546895907715 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1546895913963 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1546895913963 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1546895920245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 23 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546895920245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 07 16:18:40 2019 " "Processing ended: Mon Jan 07 16:18:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546895920245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:56 " "Elapsed time: 00:02:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546895920245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:23 " "Total CPU time (on all processors): 00:04:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546895920245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1546895920245 ""}
