0.6
2018.1
Apr  4 2018
19:30:32
D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sim_1/new/CPUSIM.v,1527530313,verilog,,,,CPUSIM,,,,,,,,
D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/ALU.v,1527565349,verilog,,D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/ControlUnit.v,,ALU,,,,,,,,
D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/ControlUnit.v,1527527669,verilog,,D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/DataRegister.v,,ControlUnit,,,,,,,,
D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/DataRegister.v,1527528180,verilog,,D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/Extend.v,,DataRegister,,,,,,,,
D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/Extend.v,1527528765,verilog,,D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v,,Extend,,,,,,,,
D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/InstructionRegister.v,1527578172,verilog,,D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PC.v,,InstructionRegister,,,,,,,,
D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PC.v,1527531101,verilog,,D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PCSelect.v,,PC,,,,,,,,
D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/PCSelect.v,1527528910,verilog,,D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/RegFile.v,,PCSelect,,,,,,,,
D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/RegFile.v,1527527906,verilog,,D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDA.v,,RegFile,,,,,,,,
D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDA.v,1527529029,verilog,,D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDB.v,,SelectALUDA,,,,,,,,
D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectALUDB.v,1527529126,verilog,,D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectDB.v,,SelectALUDB,,,,,,,,
D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectDB.v,1527529256,verilog,,D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectWriReg.v,,SelectDB,,,,,,,,
D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/SelectWriReg.v,1527529391,verilog,,D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v,,SelectWriReg,,,,,,,,
D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sources_1/new/top.v,1527565335,verilog,,D:/Chen Yanan/Computer Organization and Design Experiment/Homework/ECOP-16340041-02/ECOP-16340041-02/cscpu/cscpu.srcs/sim_1/new/CPUSIM.v,,top,,,,,,,,
