// Seed: 1791135750
module module_0;
  wor   id_2 = 1'd0;
  wire  id_4;
  wire  id_5;
  uwire id_6;
  assign id_6 = id_2;
  always @(1 == 1) id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_4 :
  assert property (@(posedge 1'b0 >= id_2) 1)
  else @(posedge id_4 ? id_1 : 1) id_2 <= 1'h0;
  wire id_5;
  tri0 id_6 = 1 + 1'd0;
  wire id_7;
  module_0();
  wire id_8;
endmodule
