{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640792667975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "IP Generation Tool Quartus Prime " "Running Quartus Prime IP Generation Tool" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition " "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640792667990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 29 22:44:27 2021 " "Processing started: Wed Dec 29 22:44:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640792667990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "IP Generation Tool" 0 -1 1640792667990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_ipgenerate polyunit_core2 -c polyunit_core2 --run_default_mode_op " "Command: quartus_ipgenerate polyunit_core2 -c polyunit_core2 --run_default_mode_op" {  } {  } 0 0 "Command: %1!s!" 0 0 "IP Generation Tool" 0 -1 1640792667991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "IP Generation Tool 0 s 0 s Quartus Prime " "Quartus Prime IP Generation Tool was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640792670282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 29 22:44:30 2021 " "Processing ended: Wed Dec 29 22:44:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640792670282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640792670282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "IP Generation Tool" 0 -1 1640792670282 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "IP Generation Tool" 0 -1 1640792676020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Synthesis Quartus Prime " "Running Quartus Prime Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition " "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640792676026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 29 22:44:35 2021 " "Processing started: Wed Dec 29 22:44:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640792676026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Synthesis" 0 -1 1640792676026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_syn --read_settings_files=on --write_settings_files=off polyunit_core2 -c polyunit_core2 " "Command: quartus_syn --read_settings_files=on --write_settings_files=off polyunit_core2 -c polyunit_core2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Synthesis" 0 -1 1640792676026 ""}
{ "Info" "0" "" "qis_default_flow_script.tcl version: #1" {  } {  } 0 0 "qis_default_flow_script.tcl version: #1" 0 0 "Synthesis" 0 0 1640792677903 ""}
{ "Info" "0" "" "Initializing Synthesis..." {  } {  } 0 0 "Initializing Synthesis..." 0 0 "Synthesis" 0 0 1640792677903 ""}
{ "Info" "0" "" "Project = \"polyunit_core2\"" {  } {  } 0 0 "Project = \"polyunit_core2\"" 0 0 "Synthesis" 0 0 1640792677915 ""}
{ "Info" "0" "" "Revision = \"polyunit_core2\"" {  } {  } 0 0 "Revision = \"polyunit_core2\"" 0 0 "Synthesis" 0 0 1640792677915 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "Synthesis" 0 0 1640792678104 ""}
{ "Info" "0" "" "Elaborating from top-level entity \"polyunit_core2\"" {  } {  } 0 0 "Elaborating from top-level entity \"polyunit_core2\"" 0 0 "Synthesis" 0 0 1640792681675 ""}
{ "Info" "IVRFX2_USER_LIBRARY_SEARCH_ORDER" "ctp " "Library search order is as follows: \"ctp\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." {  } {  } 0 18235 "Library search order is as follows: \"%1!s!\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." 0 0 "Synthesis" 0 -1 1640792682149 ""}
{ "Info" "0" "" "Found 26 design entities" {  } {  } 0 0 "Found 26 design entities" 0 0 "Synthesis" 0 0 1640792684260 ""}
{ "Info" "0" "" "There are 926 partitions after elaboration." {  } {  } 0 0 "There are 926 partitions after elaboration." 0 0 "Synthesis" 0 0 1640792684263 ""}
{ "Info" "0" "" "Creating instance-specific data models and dissolving soft partitions" {  } {  } 0 0 "Creating instance-specific data models and dissolving soft partitions" 0 0 "Synthesis" 0 0 1640792684264 ""}
{ "Info" "IQIS_ENTITY_WILDCARD_EXPANSION_START" "" "Expanding entity and wildcard assignments." {  } {  } 0 18299 "Expanding entity and wildcard assignments." 0 0 "Synthesis" 0 -1 1640792685016 ""}
{ "Info" "IQIS_ENTITY_WILDCARD_EXPANSION_END" "00:00:00 " "Expanded entity and wildcard assignments. Elapsed time: 00:00:00" {  } {  } 0 18300 "Expanded entity and wildcard assignments. Elapsed time: %1!s!" 0 0 "Synthesis" 0 -1 1640792685023 ""}
{ "Info" "0" "" "found pre-synthesis snapshots for 1 partition(s)" {  } {  } 0 0 "found pre-synthesis snapshots for 1 partition(s)" 0 0 "Synthesis" 0 0 1640792685235 ""}
{ "Info" "0" "" "Synthesizing partition \"root_partition\"" {  } {  } 0 0 "Synthesizing partition \"root_partition\"" 0 0 "Synthesis" 0 0 1640792685584 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ialram112x\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ialram112x\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640792688196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 48 " "Parameter WIDTH_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640792688196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640792688196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640792688196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 48 " "Parameter WIDTH_B set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640792688196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640792688196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640792688196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640792688196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640792688196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640792688196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640792688196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640792688196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640792688196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640792688196 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1640792688196 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1640792688196 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Synthesis" 0 -1 1640792688196 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Synthesis" 0 -1 1640792689331 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "439 " "439 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Synthesis" 0 -1 1640792696444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4901 " "Implemented 4901 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "59 " "Implemented 59 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640792697022 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640792697022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4741 " "Implemented 4741 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640792697022 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1640792697022 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1640792697022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Synthesis" 0 -1 1640792697022 ""}
{ "Info" "0" "" "Successfully synthesized partition" {  } {  } 0 0 "Successfully synthesized partition" 0 0 "Synthesis" 0 0 1640792698852 ""}
{ "Info" "0" "" "Saving post-synthesis snapshots for 1 partition(s)" {  } {  } 0 0 "Saving post-synthesis snapshots for 1 partition(s)" 0 0 "Synthesis" 0 0 1640792699038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5123 " "Peak virtual memory: 5123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640792699574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 29 22:44:59 2021 " "Processing ended: Wed Dec 29 22:44:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640792699574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640792699574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Synthesis" 0 -1 1640792699574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Synthesis" 0 -1 1640792706811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition " "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640792706819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 29 22:45:03 2021 " "Processing started: Wed Dec 29 22:45:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640792706819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1640792706819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off polyunit_core2 -c polyunit_core2 " "Command: quartus_fit --read_settings_files=on --write_settings_files=off polyunit_core2 -c polyunit_core2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1640792706819 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1640792706999 ""}
{ "Info" "0" "" "Project  = polyunit_core2" {  } {  } 0 0 "Project  = polyunit_core2" 0 0 "Fitter" 0 0 1640792707000 ""}
{ "Info" "0" "" "Revision = polyunit_core2" {  } {  } 0 0 "Revision = polyunit_core2" 0 0 "Fitter" 0 0 1640792707000 ""}
{ "Info" "IQHD_LOADING_DATABASE" "synthesized " "Loading synthesized database" {  } {  } 0 16677 "Loading %1!s! database" 0 0 "Fitter" 0 -1 1640792707705 ""}
{ "Info" "IQHD_LOADED_PARTITION_FROM_SNAPSHOT" "synthesized root_partition " "Loading \"synthesized\" snapshot for partition \"root_partition\"." {  } {  } 0 16734 "Loading \"%1!s!\" snapshot for partition \"%2!s!\"." 0 0 "Fitter" 0 -1 1640792709066 ""}
{ "Info" "IQHD_LOADED_DATABASE" "synthesized 00:00:02 " "Successfully loaded synthesized database: elapsed time is 00:00:02" {  } {  } 0 16678 "Successfully loaded %1!s! database: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1640792710429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1640792710545 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "polyunit_core2 10CX220YF780I5G " "Selected device 10CX220YF780I5G for design \"polyunit_core2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1640792710980 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640792711008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640792711008 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640792711602 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1640792717699 ""}
{ "Info" "IPCC_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 12262 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1640792718795 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_START_INFO" "" "Loading the periphery placement data." {  } {  } 0 12290 "Loading the periphery placement data." 0 0 "Fitter" 0 -1 1640792718795 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_END_INFO" "00:00:07 " "Periphery placement data loaded: elapsed time is 00:00:07" {  } {  } 0 12291 "Periphery placement data loaded: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640792726185 ""}
{ "Info" "ICIO_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ AE10 " "Pin ~ALTERA_DATA0~ is reserved at location AE10" {  } { { "" "" { Generic "K:/kyber90sfpga/kyber90sfpga/quartus-polyunit_core2/" { { 0 { 0 ""} 0 37243 27938 31236 0 0 "" 0 "" "" }  }  } }  } 0 12627 "Pin %1!s! is reserved at location %2!s!" 0 0 "Fitter" 0 -1 1640792726550 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1640792726648 ""}
{ "Critical Warning" "WCIO_PINS_MISSING_LOCATION_ASSIGNMENT" "108 108 " "No exact pin location assignment(s) for 108 pins of 108 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report" {  } {  } 1 12677 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report" 0 0 "Fitter" 0 -1 1640792726872 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1640792727633 ""}
{ "Info" "IPCC_PDP_CONSTRAINT_PROP_SUCCESS" "" "Plan updated with currently enabled project assignments." {  } {  } 0 16210 "Plan updated with currently enabled project assignments." 0 0 "Fitter" 0 -1 1640792728091 ""}
{ "Info" "IPCC_PERIPHERY_PLACE_ALL_END_INFO" "00:00:00 " "Periphery placement of all unplaced cells complete: elapsed time is 00:00:00" {  } {  } 0 12295 "Periphery placement of all unplaced cells complete: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640792728308 ""}
{ "Critical Warning" "WHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED" "12 " "There are 12 unused RX channels in the design." { { "Info" "IHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED_SUB_MSG1" "" "Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future." {  } {  } 0 19540 "Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future." 0 0 "Design Software" 0 -1 1640792728488 ""} { "Info" "IHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED_SUB_MSG2" "" "The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel." {  } {  } 0 19541 "The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel." 0 0 "Design Software" 0 -1 1640792728488 ""}  } {  } 1 17951 "There are %1!d! unused RX channels in the design." 0 0 "Fitter" 0 -1 1640792728488 ""}
{ "Critical Warning" "WHSSI_HSSI_UNUSED_TX_CLOCK_WORKAROUND_NOT_ENABLED" "12 " "There are 12 unused TX channels in the design." { { "Info" "IHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED_SUB_MSG1" "" "Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future." {  } {  } 0 19540 "Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future." 0 0 "Design Software" 0 -1 1640792728488 ""} { "Info" "IHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED_SUB_MSG2" "" "The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel." {  } {  } 0 19541 "The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel." 0 0 "Design Software" 0 -1 1640792728488 ""}  } {  } 1 18655 "There are %1!d! unused TX channels in the design." 0 0 "Fitter" 0 -1 1640792728488 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 3107 Global Clock Region CLKCTRL_3A_G_I23 " "clk~inputCLKENA0 (3107 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I23" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1640792732104 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1640792732104 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1640792732495 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640792732516 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640792732551 ""}
{ "Info" "ISTA_ELAPSED_HDL_EMBEDDED_READ_SDC_TIME" "00:00:00 " "Reading the HDL-embedded SDC files elapsed 00:00:00." {  } {  } 0 19539 "Reading the HDL-embedded SDC files elapsed %1!s!." 0 0 "Fitter" 0 -1 1640792740216 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "polyunit_core2.sdc " "Synopsys Design Constraints File file not found: 'polyunit_core2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1640792740216 ""}
{ "Info" "ISTA_ELAPSED_READ_SDC_TIME" "00:00:00 " "Reading SDC files elapsed 00:00:00." {  } {  } 0 19449 "Reading SDC files elapsed %1!s!." 0 0 "Fitter" 0 -1 1640792740216 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design. They will be automatically derived." {  } {  } 0 332144 "No user constrained %1!s! found in the design. They will be automatically derived." 0 0 "Fitter" 0 -1 1640792740256 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1640792740305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1640792740526 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1640792740588 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1640792743267 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1640792743308 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1640792743321 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1640792743600 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "96 DSP block " "Packed 96 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1640792743672 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640792743672 ""}
{ "Warning" "WFSAC_FSAC_MAC_REGPACK_CONTROL_GENERIC_DISALLOW" "" "One or more registers failed to be packed into a DSP bank due to a Quartus or user restriction" {  } {  } 0 16226 "One or more registers failed to be packed into a DSP bank due to a Quartus or user restriction" 0 0 "Fitter" 0 -1 1640792743673 ""}
{ "Warning" "WFSAC_FSAC_MAC_REGPACK_CONTROL_OTERM_FANOUT" "" "One or more output registers failed to be packed into a DSP bank due to multiple fan-outs from the DSP block" {  } {  } 0 16229 "One or more output registers failed to be packed into a DSP bank due to multiple fan-outs from the DSP block" 0 0 "Fitter" 0 -1 1640792743673 ""}
{ "Warning" "WFSAC_FSAC_NOT_ALL_MACS_FULLY_PACKED" "4 4 " "4 out of 4 DSP block(s) in the design are not fully utilizing recommended internal DSP register banks. Design performance may be limited. To take full advantage of device resources, you should either enable the register banks directly (if using WYSIWYG entry) or provide additional registers in your design that the Quartus register packing optimization algorithm can convert to internal DSP register banks. The \"Fixed Point DSP Register Packing Details\" Fitter report indicates which DSP blocks are affected." { { "Warning" "WFSAC_FSAC_MACS_PARTIALLY_PACKED" "4 " "4 DSP block(s) are partially registered - they use some, but not all of the recommended internal DSP register banks. Intel advises using all the recommended internal DSP register banks for high performance designs." {  } {  } 0 16069 "%1!d! DSP block(s) are partially registered - they use some, but not all of the recommended internal DSP register banks. Intel advises using all the recommended internal DSP register banks for high performance designs." 0 0 "Design Software" 0 -1 1640792743673 ""} { "Info" "IFSAC_FSAC_MAC_REGPACK_SYNCHRONIZER" "" "One or more registers failed to be packed into a DSP bank because they are identified as synchronizers. For more information on synchronizer identification, refer to the Managing Metastability section of the Design Recommendations User Guide." {  } {  } 0 20222 "One or more registers failed to be packed into a DSP bank because they are identified as synchronizers. For more information on synchronizer identification, refer to the Managing Metastability section of the Design Recommendations User Guide." 0 0 "Design Software" 0 -1 1640792743673 ""}  } {  } 0 16067 "%1!d! out of %2!d! DSP block(s) in the design are not fully utilizing recommended internal DSP register banks. Design performance may be limited. To take full advantage of device resources, you should either enable the register banks directly (if using WYSIWYG entry) or provide additional registers in your design that the Quartus register packing optimization algorithm can convert to internal DSP register banks. The \"Fixed Point DSP Register Packing Details\" Fitter report indicates which DSP blocks are affected." 0 0 "Fitter" 0 -1 1640792743673 ""}
{ "Info" "IFDRGN_INTERMEDIATE_FIT_SNAPSHOT" "not be committed ENABLE_INTERMEDIATE_SNAPSHOTS QSF assignment is disabled " "Intermediate fitter snapshots will not be committed because ENABLE_INTERMEDIATE_SNAPSHOTS QSF assignment is disabled during compilation." {  } {  } 0 20273 "Intermediate fitter snapshots will %1!s! because %2!s! during compilation." 0 0 "Fitter" 0 -1 1640792744273 ""}
{ "Info" "IFIT2_PERIPHERY_PLACEMENT_END_INFO" "00:00:39 " "Periphery placement operations ending: elapsed time is 00:00:39" {  } {  } 0 12517 "Periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640792746732 ""}
{ "Info" "IFDRGN_FITTER_PREPARATION_END" "00:00:29 " "Fitter preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 11165 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640792747900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1640792756963 ""}
{ "Info" "IVPR20K_VPR_RAM_DOES_NOT_FIT_IN_LUTRAM_DUE_TO_READ_DURING_WRITE_MODE" "" "The Fitter could not convert one or more RAM instances into MLABs automatically because auto MLAB conversion requires the Read-During-Write mode set to Don't Care. Change the Read-During-Write mode to Don't Care in the affected RAMS. Alternatively, to keep the current Read-During-Write mode, change the RAM type to MLAB instead of AUTO. For information on which RAM instances are affected, refer to the 'Fitter RAM Summary' table in the Fitter Report." {  } {  } 0 20288 "The Fitter could not convert one or more RAM instances into MLABs automatically because auto MLAB conversion requires the Read-During-Write mode set to Don't Care. Change the Read-During-Write mode to Don't Care in the affected RAMS. Alternatively, to keep the current Read-During-Write mode, change the RAM type to MLAB instead of AUTO. For information on which RAM instances are affected, refer to the 'Fitter RAM Summary' table in the Fitter Report." 0 0 "Fitter" 0 -1 1640792757360 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1640792759533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640792771395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1640792776571 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1640792783759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640792783759 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Placement 3.41 " "Total time spent on timing analysis during Placement is 3.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1640792791517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1640792792786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1640792810895 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1640792810895 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Routing 1.09 " "Total time spent on timing analysis during Routing is 1.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1640792818579 ""}
{ "Info" "IFDRGN_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 16607 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640792819166 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Post-Routing 0.27 " "Total time spent on timing analysis during Post-Routing is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1640792834190 ""}
{ "Info" "IFDRGN_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 16557 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640792835363 ""}
{ "Info" "IQHD_COMMIT_DESIGN" "final " "Successfully committed final database." {  } {  } 0 20274 "Successfully committed %1!s! database." 0 0 "Fitter" 0 -1 1640792836937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "9022 " "Peak virtual memory: 9022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640792838226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 29 22:47:18 2021 " "Processing ended: Wed Dec 29 22:47:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640792838226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:15 " "Elapsed time: 00:02:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640792838226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640792838226 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Fast Forward FLOW_ENABLE_HYPER_RETIMER_FAST_FORWARD " "Skipped module Fast Forward due to the assignment FLOW_ENABLE_HYPER_RETIMER_FAST_FORWARD" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Fitter" 0 -1 1640792841767 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1640792843517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition " "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640792843526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 29 22:47:22 2021 " "Processing started: Wed Dec 29 22:47:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640792843526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1640792843526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta polyunit_core2 -c polyunit_core2 --mode=finalize " "Command: quartus_sta polyunit_core2 -c polyunit_core2 --mode=finalize" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1640792843526 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1640792843669 ""}
{ "Info" "IQHD_LOADING_DATABASE" "final " "Loading final database" {  } {  } 0 16677 "Loading %1!s! database" 0 0 "Timing Analyzer" 0 -1 1640792843691 ""}
{ "Info" "IQHD_LOADED_PARTITION_FROM_SNAPSHOT" "final root_partition " "Loading \"final\" snapshot for partition \"root_partition\"." {  } {  } 0 16734 "Loading \"%1!s!\" snapshot for partition \"%2!s!\"." 0 0 "Timing Analyzer" 0 -1 1640792844870 ""}
{ "Info" "IQHD_LOADED_DATABASE" "final 00:00:02 " "Successfully loaded final database: elapsed time is 00:00:02" {  } {  } 0 16678 "Successfully loaded %1!s! database: elapsed time is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640792846124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1640792846129 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640792846131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640792846131 ""}
{ "Info" "ISTA_ELAPSED_HDL_EMBEDDED_READ_SDC_TIME" "00:00:00 " "Reading the HDL-embedded SDC files elapsed 00:00:00." {  } {  } 0 19539 "Reading the HDL-embedded SDC files elapsed %1!s!." 0 0 "Timing Analyzer" 0 -1 1640792852882 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "polyunit_core2.sdc " "Synopsys Design Constraints File file not found: 'polyunit_core2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1640792852882 ""}
{ "Info" "ISTA_ELAPSED_READ_SDC_TIME" "00:00:00 " "Reading SDC files elapsed 00:00:00." {  } {  } 0 19449 "Reading SDC files elapsed %1!s!." 0 0 "Timing Analyzer" 0 -1 1640792852882 ""}
{ "Critical Warning" "WSTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 1 19317 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1640792852883 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640792852885 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640792852885 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1640792853021 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640792853174 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1640792853266 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "Timing Analyzer" 0 0 1640792853424 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1640792853790 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1640792853790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.056 " "Worst-case setup slack is -5.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792853988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792853988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.056           -1880.424 clk  " "   -5.056           -1880.424 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792853988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640792853988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.055 " "Worst-case hold slack is 0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 clk  " "    0.055               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640792854015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640792854030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640792854044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.180 " "Worst-case minimum pulse width slack is -1.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.180             -59.414 clk  " "   -1.180             -59.414 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640792854063 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640792854098 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640792854098 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1640792854552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.105 " "Worst-case setup slack is -5.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.105           -1823.773 clk  " "   -5.105           -1823.773 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640792854604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.052 " "Worst-case hold slack is 0.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 clk  " "    0.052               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640792854618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640792854633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640792854648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.180 " "Worst-case minimum pulse width slack is -1.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.180             -60.070 clk  " "   -1.180             -60.070 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640792854668 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640792854698 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640792854698 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 100C Model" {  } {  } 0 0 "Analyzing Fast 900mV 100C Model" 0 0 "Timing Analyzer" 0 0 1640792854759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.628 " "Worst-case setup slack is -2.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.628            -784.488 clk  " "   -2.628            -784.488 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640792854904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.019 " "Worst-case hold slack is 0.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 clk  " "    0.019               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640792854929 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640792854947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640792854961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.818 " "Worst-case minimum pulse width slack is -0.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.818             -41.934 clk  " "   -0.818             -41.934 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792854980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640792854980 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640792855038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640792855038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 9 Registers " "Shortest Synchronizer Chain: 9 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640792855038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640792855038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.466 ns " "Worst Case Available Settling Time: 5.466 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640792855038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640792855038 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640792855038 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1640792855098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.183 " "Worst-case setup slack is -2.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792855114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792855114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.183            -579.839 clk  " "   -2.183            -579.839 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792855114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640792855114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.016 " "Worst-case hold slack is 0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792855130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792855130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 clk  " "    0.016               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792855130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640792855130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640792855305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1640792855327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.818 " "Worst-case minimum pulse width slack is -0.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792855349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792855349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.818             -41.934 clk  " "   -0.818             -41.934 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640792855349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640792855349 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640792855380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640792855380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 9 Registers " "Shortest Synchronizer Chain: 9 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640792855380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640792855380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.908 ns " "Worst Case Available Settling Time: 5.908 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640792855380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640792855380 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640792855380 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640792856124 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640792856129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6745 " "Peak virtual memory: 6745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640792856717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 29 22:47:36 2021 " "Processing ended: Wed Dec 29 22:47:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640792856717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640792856717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1640792856717 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Timing Analyzer" 0 -1 1640792858511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1640792861693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition " "Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640792861700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 29 22:47:41 2021 " "Processing started: Wed Dec 29 22:47:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640792861700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1640792861700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=on --write_settings_files=off polyunit_core2 -c polyunit_core2 " "Command: quartus_asm --read_settings_files=on --write_settings_files=off polyunit_core2 -c polyunit_core2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1640792861700 ""}
{ "Info" "IQHD_LOADING_DATABASE" "final " "Loading final database" {  } {  } 0 16677 "Loading %1!s! database" 0 0 "Assembler" 0 -1 1640792861801 ""}
{ "Info" "IQHD_LOADED_PARTITION_FROM_SNAPSHOT" "final root_partition " "Loading \"final\" snapshot for partition \"root_partition\"." {  } {  } 0 16734 "Loading \"%1!s!\" snapshot for partition \"%2!s!\"." 0 0 "Assembler" 0 -1 1640792862870 ""}
{ "Info" "IQHD_LOADED_DATABASE" "final 00:00:02 " "Successfully loaded final database: elapsed time is 00:00:02" {  } {  } 0 16678 "Successfully loaded %1!s! database: elapsed time is %2!s!" 0 0 "Assembler" 0 -1 1640792864026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6499 " "Peak virtual memory: 6499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640792877953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 29 22:47:57 2021 " "Processing ended: Wed Dec 29 22:47:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640792877953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640792877953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1640792877953 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus Prime Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1640792879298 ""}
