/home/yl/repo/cs140e/1-shell/ttywrite/target/debug/deps/libstrsim-f763d1d170263042.rlib: /home/yl/.cargo/registry/src/github.com-1ecc6299db9ec823/strsim-0.7.0/src/lib.rs

/home/yl/repo/cs140e/1-shell/ttywrite/target/debug/deps/strsim-f763d1d170263042.d: /home/yl/.cargo/registry/src/github.com-1ecc6299db9ec823/strsim-0.7.0/src/lib.rs

/home/yl/.cargo/registry/src/github.com-1ecc6299db9ec823/strsim-0.7.0/src/lib.rs:
