# AXI to uart IP
This file contains a IP for an axi slave to uart.<br>
<br>
***MARK -> 80%***
Tested with TB and a zynq with vitis needs deeper test
<br>
use example and doc [DOC](doc.pdf)